// Generated by gen_regs.tcl
// DO NOT EDIT THIS FILE

#ifndef __SYS_REGS_H__
#define __SYS_REGS_H__

#include <stdint.h>
#include "chip_mem_layout.h"

////////////////////////////////////////////////////////////////
// baisc reg info                                             //
////////////////////////////////////////////////////////////////

#define SYS_MPLL_REFDIV_ADDR                                                                              (SYS_BASE+0x0)
#define SYS_MPLL_REFDIV_LSB                                                                               0
#define SYS_MPLL_REFDIV_MASK                                                                              0x0000003f

#define SYS_MPLL_POSTDIV1_ADDR                                                                            (SYS_BASE+0x0)
#define SYS_MPLL_POSTDIV1_LSB                                                                             8
#define SYS_MPLL_POSTDIV1_MASK                                                                            0x00000700

#define SYS_MPLL_POSTDIV2_ADDR                                                                            (SYS_BASE+0x0)
#define SYS_MPLL_POSTDIV2_LSB                                                                             12
#define SYS_MPLL_POSTDIV2_MASK                                                                            0x00007000

#define SYS_MPLL_FBDIV_ADDR                                                                               (SYS_BASE+0x0)
#define SYS_MPLL_FBDIV_LSB                                                                                16
#define SYS_MPLL_FBDIV_MASK                                                                               0x0fff0000

#define SYS_MPLL_LOCK_ADDR                                                                                (SYS_BASE+0x10)

#define SYS_REG_CLK_CFG_DIV0_EN_ADDR                                                                      (SYS_BASE+0x100)
#define SYS_REG_CLK_CFG_DIV0_EN_LSB                                                                       0
#define SYS_REG_CLK_CFG_DIV0_EN_MASK                                                                      0x00000001

#define SYS_REG_CLK_CFG_DIV1_EN_ADDR                                                                      (SYS_BASE+0x100)
#define SYS_REG_CLK_CFG_DIV1_EN_LSB                                                                       1
#define SYS_REG_CLK_CFG_DIV1_EN_MASK                                                                      0x00000002

#define SYS_REG_CLK_TOP_FAB1_EN_ADDR                                                                      (SYS_BASE+0x100)
#define SYS_REG_CLK_TOP_FAB1_EN_LSB                                                                       2
#define SYS_REG_CLK_TOP_FAB1_EN_MASK                                                                      0x00000004

#define SYS_REG_CLK_GPIO_DB_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_GPIO_DB_EN_LSB                                                                        3
#define SYS_REG_CLK_GPIO_DB_EN_MASK                                                                       0x00000008

#define SYS_REG_CLK_ADC_EN_ADDR                                                                           (SYS_BASE+0x100)
#define SYS_REG_CLK_ADC_EN_LSB                                                                            4
#define SYS_REG_CLK_ADC_EN_MASK                                                                           0x00000010

#define SYS_REG_CLK_PMU_EN_ADDR                                                                           (SYS_BASE+0x100)
#define SYS_REG_CLK_PMU_EN_LSB                                                                            5
#define SYS_REG_CLK_PMU_EN_MASK                                                                           0x00000020

#define SYS_REG_CLK_GTIMER_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_GTIMER_EN_LSB                                                                         6
#define SYS_REG_CLK_GTIMER_EN_MASK                                                                        0x00000040

#define SYS_REG_CLK_SENSOR0_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_SENSOR0_EN_LSB                                                                        7
#define SYS_REG_CLK_SENSOR0_EN_MASK                                                                       0x00000080

#define SYS_REG_CLK_SENSOR1_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_SENSOR1_EN_LSB                                                                        8
#define SYS_REG_CLK_SENSOR1_EN_MASK                                                                       0x00000100

#define SYS_REG_CLK_SENSOR2_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_SENSOR2_EN_LSB                                                                        9
#define SYS_REG_CLK_SENSOR2_EN_MASK                                                                       0x00000200

#define SYS_REG_CLK_SENSOR3_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_SENSOR3_EN_LSB                                                                        10
#define SYS_REG_CLK_SENSOR3_EN_MASK                                                                       0x00000400

#define SYS_REG_CLK_DPHY_RX_ESC_EN_ADDR                                                                   (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_RX_ESC_EN_LSB                                                                    11
#define SYS_REG_CLK_DPHY_RX_ESC_EN_MASK                                                                   0x00000800

#define SYS_REG_CLK_CLCI_CFG_EN_ADDR                                                                      (SYS_BASE+0x100)
#define SYS_REG_CLK_CLCI_CFG_EN_LSB                                                                       12
#define SYS_REG_CLK_CLCI_CFG_EN_MASK                                                                      0x00001000

#define SYS_REG_CLK_DPHY_CFG_EN_ADDR                                                                      (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_CFG_EN_LSB                                                                       13
#define SYS_REG_CLK_DPHY_CFG_EN_MASK                                                                      0x00002000

#define SYS_REG_CLK_DPHY_BIST_EN_ADDR                                                                     (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_BIST_EN_LSB                                                                      14
#define SYS_REG_CLK_DPHY_BIST_EN_MASK                                                                     0x00004000

#define SYS_REG_CLK_DPHY_RX_REF_DIV0_EN_ADDR                                                              (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_RX_REF_DIV0_EN_LSB                                                               15
#define SYS_REG_CLK_DPHY_RX_REF_DIV0_EN_MASK                                                              0x00008000

#define SYS_REG_CLK_DPHY_RX_REF_DIV1_EN_ADDR                                                              (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_RX_REF_DIV1_EN_LSB                                                               16
#define SYS_REG_CLK_DPHY_RX_REF_DIV1_EN_MASK                                                              0x00010000

#define SYS_REG_CLK_DPHY_RX_REF_EN_ADDR                                                                   (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_RX_REF_EN_LSB                                                                    17
#define SYS_REG_CLK_DPHY_RX_REF_EN_MASK                                                                   0x00020000

#define SYS_REG_CLK_DPHY_TX_REF_DIV0_EN_ADDR                                                              (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_TX_REF_DIV0_EN_LSB                                                               18
#define SYS_REG_CLK_DPHY_TX_REF_DIV0_EN_MASK                                                              0x00040000

#define SYS_REG_CLK_DPHY_TX_REF_DIV1_EN_ADDR                                                              (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_TX_REF_DIV1_EN_LSB                                                               19
#define SYS_REG_CLK_DPHY_TX_REF_DIV1_EN_MASK                                                              0x00080000

#define SYS_REG_CLK_DPHY_TX_REF_EN_ADDR                                                                   (SYS_BASE+0x100)
#define SYS_REG_CLK_DPHY_TX_REF_EN_LSB                                                                    20
#define SYS_REG_CLK_DPHY_TX_REF_EN_MASK                                                                   0x00100000

#define SYS_REG_CLK_LP_CFG_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_LP_CFG_EN_LSB                                                                         21
#define SYS_REG_CLK_LP_CFG_EN_MASK                                                                        0x00200000

#define SYS_REG_CLK_LP_AXI_DIV0_EN_ADDR                                                                   (SYS_BASE+0x100)
#define SYS_REG_CLK_LP_AXI_DIV0_EN_LSB                                                                    22
#define SYS_REG_CLK_LP_AXI_DIV0_EN_MASK                                                                   0x00400000

#define SYS_REG_CLK_LP_AXI_DIV1_EN_ADDR                                                                   (SYS_BASE+0x100)
#define SYS_REG_CLK_LP_AXI_DIV1_EN_LSB                                                                    23
#define SYS_REG_CLK_LP_AXI_DIV1_EN_MASK                                                                   0x00800000

#define SYS_REG_CLK_LP_AXI_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_LP_AXI_EN_LSB                                                                         24
#define SYS_REG_CLK_LP_AXI_EN_MASK                                                                        0x01000000

#define SYS_REG_CLK_I2S_LP_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_I2S_LP_EN_LSB                                                                         25
#define SYS_REG_CLK_I2S_LP_EN_MASK                                                                        0x02000000

#define SYS_REG_CLK_UART_LP_EN_ADDR                                                                       (SYS_BASE+0x100)
#define SYS_REG_CLK_UART_LP_EN_LSB                                                                        26
#define SYS_REG_CLK_UART_LP_EN_MASK                                                                       0x04000000

#define SYS_REG_CLK_I2C_LP_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_I2C_LP_EN_LSB                                                                         27
#define SYS_REG_CLK_I2C_LP_EN_MASK                                                                        0x08000000

#define SYS_REG_CLK_PDM_LP_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_PDM_LP_EN_LSB                                                                         28
#define SYS_REG_CLK_PDM_LP_EN_MASK                                                                        0x10000000

#define SYS_REG_CLK_TIMER0_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_TIMER0_EN_LSB                                                                         29
#define SYS_REG_CLK_TIMER0_EN_MASK                                                                        0x20000000

#define SYS_REG_CLK_AP_CFG_EN_ADDR                                                                        (SYS_BASE+0x100)
#define SYS_REG_CLK_AP_CFG_EN_LSB                                                                         30
#define SYS_REG_CLK_AP_CFG_EN_MASK                                                                        0x40000000

#define SYS_REG_CLK_CPU_CORE0_DIV0_EN_ADDR                                                                (SYS_BASE+0x100)
#define SYS_REG_CLK_CPU_CORE0_DIV0_EN_LSB                                                                 31
#define SYS_REG_CLK_CPU_CORE0_DIV0_EN_MASK                                                                0x80000000

#define SYS_REG_CLK_CPU_CORE0_DIV1_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE0_DIV1_EN_LSB                                                                 0
#define SYS_REG_CLK_CPU_CORE0_DIV1_EN_MASK                                                                0x00000001

#define SYS_REG_CLK_CPU_CORE0_EN_ADDR                                                                     (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE0_EN_LSB                                                                      1
#define SYS_REG_CLK_CPU_CORE0_EN_MASK                                                                     0x00000002

#define SYS_REG_CLK_CPU_CORE1_DIV0_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE1_DIV0_EN_LSB                                                                 2
#define SYS_REG_CLK_CPU_CORE1_DIV0_EN_MASK                                                                0x00000004

#define SYS_REG_CLK_CPU_CORE1_DIV1_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE1_DIV1_EN_LSB                                                                 3
#define SYS_REG_CLK_CPU_CORE1_DIV1_EN_MASK                                                                0x00000008

#define SYS_REG_CLK_CPU_CORE1_EN_ADDR                                                                     (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE1_EN_LSB                                                                      4
#define SYS_REG_CLK_CPU_CORE1_EN_MASK                                                                     0x00000010

#define SYS_REG_CLK_CPU_CORE2_DIV0_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE2_DIV0_EN_LSB                                                                 5
#define SYS_REG_CLK_CPU_CORE2_DIV0_EN_MASK                                                                0x00000020

#define SYS_REG_CLK_CPU_CORE2_DIV1_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE2_DIV1_EN_LSB                                                                 6
#define SYS_REG_CLK_CPU_CORE2_DIV1_EN_MASK                                                                0x00000040

#define SYS_REG_CLK_CPU_CORE2_EN_ADDR                                                                     (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE2_EN_LSB                                                                      7
#define SYS_REG_CLK_CPU_CORE2_EN_MASK                                                                     0x00000080

#define SYS_REG_CLK_CPU_CORE3_DIV0_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE3_DIV0_EN_LSB                                                                 8
#define SYS_REG_CLK_CPU_CORE3_DIV0_EN_MASK                                                                0x00000100

#define SYS_REG_CLK_CPU_CORE3_DIV1_EN_ADDR                                                                (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE3_DIV1_EN_LSB                                                                 9
#define SYS_REG_CLK_CPU_CORE3_DIV1_EN_MASK                                                                0x00000200

#define SYS_REG_CLK_CPU_CORE3_EN_ADDR                                                                     (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_CORE3_EN_LSB                                                                      10
#define SYS_REG_CLK_CPU_CORE3_EN_MASK                                                                     0x00000400

#define SYS_REG_CLK_CPU_ACE_DIV0_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ACE_DIV0_EN_LSB                                                                   11
#define SYS_REG_CLK_CPU_ACE_DIV0_EN_MASK                                                                  0x00000800

#define SYS_REG_CLK_CPU_ACE_DIV1_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ACE_DIV1_EN_LSB                                                                   12
#define SYS_REG_CLK_CPU_ACE_DIV1_EN_MASK                                                                  0x00001000

#define SYS_REG_CLK_CPU_ACE_EN_ADDR                                                                       (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ACE_EN_LSB                                                                        13
#define SYS_REG_CLK_CPU_ACE_EN_MASK                                                                       0x00002000

#define SYS_REG_CLK_CPU_PERI_DIV0_EN_ADDR                                                                 (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_PERI_DIV0_EN_LSB                                                                  14
#define SYS_REG_CLK_CPU_PERI_DIV0_EN_MASK                                                                 0x00004000

#define SYS_REG_CLK_CPU_PERI_DIV1_EN_ADDR                                                                 (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_PERI_DIV1_EN_LSB                                                                  15
#define SYS_REG_CLK_CPU_PERI_DIV1_EN_MASK                                                                 0x00008000

#define SYS_REG_CLK_CPU_PERI_EN_ADDR                                                                      (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_PERI_EN_LSB                                                                       16
#define SYS_REG_CLK_CPU_PERI_EN_MASK                                                                      0x00010000

#define SYS_REG_CLK_CPU_ATB_DIV0_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ATB_DIV0_EN_LSB                                                                   17
#define SYS_REG_CLK_CPU_ATB_DIV0_EN_MASK                                                                  0x00020000

#define SYS_REG_CLK_CPU_ATB_DIV1_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ATB_DIV1_EN_LSB                                                                   18
#define SYS_REG_CLK_CPU_ATB_DIV1_EN_MASK                                                                  0x00040000

#define SYS_REG_CLK_CPU_ATB_EN_ADDR                                                                       (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_ATB_EN_LSB                                                                        19
#define SYS_REG_CLK_CPU_ATB_EN_MASK                                                                       0x00080000

#define SYS_REG_CLK_CPU_GIC_DIV0_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_GIC_DIV0_EN_LSB                                                                   20
#define SYS_REG_CLK_CPU_GIC_DIV0_EN_MASK                                                                  0x00100000

#define SYS_REG_CLK_CPU_GIC_DIV1_EN_ADDR                                                                  (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_GIC_DIV1_EN_LSB                                                                   21
#define SYS_REG_CLK_CPU_GIC_DIV1_EN_MASK                                                                  0x00200000

#define SYS_REG_CLK_CPU_GIC_EN_ADDR                                                                       (SYS_BASE+0x104)
#define SYS_REG_CLK_CPU_GIC_EN_LSB                                                                        22
#define SYS_REG_CLK_CPU_GIC_EN_MASK                                                                       0x00400000

#define SYS_REG_CLK_AP_DDR_DIV0_EN_ADDR                                                                   (SYS_BASE+0x104)
#define SYS_REG_CLK_AP_DDR_DIV0_EN_LSB                                                                    23
#define SYS_REG_CLK_AP_DDR_DIV0_EN_MASK                                                                   0x00800000

#define SYS_REG_CLK_AP_DDR_DIV1_EN_ADDR                                                                   (SYS_BASE+0x104)
#define SYS_REG_CLK_AP_DDR_DIV1_EN_LSB                                                                    24
#define SYS_REG_CLK_AP_DDR_DIV1_EN_MASK                                                                   0x01000000

#define SYS_REG_CLK_AP_DDR_EN_ADDR                                                                        (SYS_BASE+0x104)
#define SYS_REG_CLK_AP_DDR_EN_LSB                                                                         25
#define SYS_REG_CLK_AP_DDR_EN_MASK                                                                        0x02000000

#define SYS_REG_CLK_GTIMER_AP_EN_ADDR                                                                     (SYS_BASE+0x104)
#define SYS_REG_CLK_GTIMER_AP_EN_LSB                                                                      26
#define SYS_REG_CLK_GTIMER_AP_EN_MASK                                                                     0x04000000

#define SYS_REG_CLK_TIMER1_EN_ADDR                                                                        (SYS_BASE+0x104)
#define SYS_REG_CLK_TIMER1_EN_LSB                                                                         27
#define SYS_REG_CLK_TIMER1_EN_MASK                                                                        0x08000000

#define SYS_REG_CLK_DDR0_CFG_EN_ADDR                                                                      (SYS_BASE+0x104)
#define SYS_REG_CLK_DDR0_CFG_EN_LSB                                                                       28
#define SYS_REG_CLK_DDR0_CFG_EN_MASK                                                                      0x10000000

#define SYS_REG_CLK_DDRCTRL0_EN_ADDR                                                                      (SYS_BASE+0x104)
#define SYS_REG_CLK_DDRCTRL0_EN_LSB                                                                       29
#define SYS_REG_CLK_DDRCTRL0_EN_MASK                                                                      0x20000000

#define SYS_REG_CLK_TOP_FAB1_DDR0_EN_ADDR                                                                 (SYS_BASE+0x104)
#define SYS_REG_CLK_TOP_FAB1_DDR0_EN_LSB                                                                  30
#define SYS_REG_CLK_TOP_FAB1_DDR0_EN_MASK                                                                 0x40000000

#define SYS_REG_CLK_AP_DDR_DDR0_EN_ADDR                                                                   (SYS_BASE+0x104)
#define SYS_REG_CLK_AP_DDR_DDR0_EN_LSB                                                                    31
#define SYS_REG_CLK_AP_DDR_DDR0_EN_MASK                                                                   0x80000000

#define SYS_REG_CLK_GPU_DDR0_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_GPU_DDR0_EN_LSB                                                                       0
#define SYS_REG_CLK_GPU_DDR0_EN_MASK                                                                      0x00000001

#define SYS_REG_CLK_IMAGE_AXI_DDR0_EN_ADDR                                                                (SYS_BASE+0x108)
#define SYS_REG_CLK_IMAGE_AXI_DDR0_EN_LSB                                                                 1
#define SYS_REG_CLK_IMAGE_AXI_DDR0_EN_MASK                                                                0x00000002

#define SYS_REG_CLK_ISP_AXI_DDR0_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_ISP_AXI_DDR0_EN_LSB                                                                   2
#define SYS_REG_CLK_ISP_AXI_DDR0_EN_MASK                                                                  0x00000004

#define SYS_REG_CLK_NPU0_DDR0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_NPU0_DDR0_EN_LSB                                                                      3
#define SYS_REG_CLK_NPU0_DDR0_EN_MASK                                                                     0x00000008

#define SYS_REG_CLK_NPU1_DDR0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_NPU1_DDR0_EN_LSB                                                                      4
#define SYS_REG_CLK_NPU1_DDR0_EN_MASK                                                                     0x00000010

#define SYS_REG_CLK_DDR1_CFG_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_DDR1_CFG_EN_LSB                                                                       5
#define SYS_REG_CLK_DDR1_CFG_EN_MASK                                                                      0x00000020

#define SYS_REG_CLK_DDRCTRL1_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_DDRCTRL1_EN_LSB                                                                       6
#define SYS_REG_CLK_DDRCTRL1_EN_MASK                                                                      0x00000040

#define SYS_REG_CLK_TOP_FAB1_DDR1_EN_ADDR                                                                 (SYS_BASE+0x108)
#define SYS_REG_CLK_TOP_FAB1_DDR1_EN_LSB                                                                  7
#define SYS_REG_CLK_TOP_FAB1_DDR1_EN_MASK                                                                 0x00000080

#define SYS_REG_CLK_AP_DDR_DDR1_EN_ADDR                                                                   (SYS_BASE+0x108)
#define SYS_REG_CLK_AP_DDR_DDR1_EN_LSB                                                                    8
#define SYS_REG_CLK_AP_DDR_DDR1_EN_MASK                                                                   0x00000100

#define SYS_REG_CLK_GPU_DDR1_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_GPU_DDR1_EN_LSB                                                                       9
#define SYS_REG_CLK_GPU_DDR1_EN_MASK                                                                      0x00000200

#define SYS_REG_CLK_IMAGE_AXI_DDR1_EN_ADDR                                                                (SYS_BASE+0x108)
#define SYS_REG_CLK_IMAGE_AXI_DDR1_EN_LSB                                                                 10
#define SYS_REG_CLK_IMAGE_AXI_DDR1_EN_MASK                                                                0x00000400

#define SYS_REG_CLK_ISP_AXI_DDR1_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_ISP_AXI_DDR1_EN_LSB                                                                   11
#define SYS_REG_CLK_ISP_AXI_DDR1_EN_MASK                                                                  0x00000800

#define SYS_REG_CLK_NPU0_DDR1_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_NPU0_DDR1_EN_LSB                                                                      12
#define SYS_REG_CLK_NPU0_DDR1_EN_MASK                                                                     0x00001000

#define SYS_REG_CLK_NPU1_DDR1_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_NPU1_DDR1_EN_LSB                                                                      13
#define SYS_REG_CLK_NPU1_DDR1_EN_MASK                                                                     0x00002000

#define SYS_REG_CLK_PERI0_CFG_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PERI0_CFG_EN_LSB                                                                      14
#define SYS_REG_CLK_PERI0_CFG_EN_MASK                                                                     0x00004000

#define SYS_REG_CLK_PERI0_DDR_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PERI0_DDR_EN_LSB                                                                      15
#define SYS_REG_CLK_PERI0_DDR_EN_MASK                                                                     0x00008000

#define SYS_REG_CLK_GPIO_DB_PERI0_EN_ADDR                                                                 (SYS_BASE+0x108)
#define SYS_REG_CLK_GPIO_DB_PERI0_EN_LSB                                                                  16
#define SYS_REG_CLK_GPIO_DB_PERI0_EN_MASK                                                                 0x00010000

#define SYS_REG_CLK_I2C_PERI0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_I2C_PERI0_EN_LSB                                                                      17
#define SYS_REG_CLK_I2C_PERI0_EN_MASK                                                                     0x00020000

#define SYS_REG_CLK_UART_PERI0_EN_ADDR                                                                    (SYS_BASE+0x108)
#define SYS_REG_CLK_UART_PERI0_EN_LSB                                                                     18
#define SYS_REG_CLK_UART_PERI0_EN_MASK                                                                    0x00040000

#define SYS_REG_CLK_BOOTSPI_DIV0_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_BOOTSPI_DIV0_EN_LSB                                                                   19
#define SYS_REG_CLK_BOOTSPI_DIV0_EN_MASK                                                                  0x00080000

#define SYS_REG_CLK_BOOTSPI_DIV1_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_BOOTSPI_DIV1_EN_LSB                                                                   20
#define SYS_REG_CLK_BOOTSPI_DIV1_EN_MASK                                                                  0x00100000

#define SYS_REG_CLK_BOOTSPI_EN_ADDR                                                                       (SYS_BASE+0x108)
#define SYS_REG_CLK_BOOTSPI_EN_LSB                                                                        21
#define SYS_REG_CLK_BOOTSPI_EN_MASK                                                                       0x00200000

#define SYS_REG_CLK_PWM_PERI0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PWM_PERI0_EN_LSB                                                                      22
#define SYS_REG_CLK_PWM_PERI0_EN_MASK                                                                     0x00400000

#define SYS_REG_CLK_I2S_PERI0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_I2S_PERI0_EN_LSB                                                                      23
#define SYS_REG_CLK_I2S_PERI0_EN_MASK                                                                     0x00800000

#define SYS_REG_CLK_PDM_PERI0_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PDM_PERI0_EN_LSB                                                                      24
#define SYS_REG_CLK_PDM_PERI0_EN_MASK                                                                     0x01000000

#define SYS_REG_CLK_PERI1_CFG_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PERI1_CFG_EN_LSB                                                                      25
#define SYS_REG_CLK_PERI1_CFG_EN_MASK                                                                     0x02000000

#define SYS_REG_CLK_PERI1_DDR_EN_ADDR                                                                     (SYS_BASE+0x108)
#define SYS_REG_CLK_PERI1_DDR_EN_LSB                                                                      26
#define SYS_REG_CLK_PERI1_DDR_EN_MASK                                                                     0x04000000

#define SYS_REG_CLK_SPI_DIV0_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_SPI_DIV0_EN_LSB                                                                       27
#define SYS_REG_CLK_SPI_DIV0_EN_MASK                                                                      0x08000000

#define SYS_REG_CLK_SPI_DIV1_EN_ADDR                                                                      (SYS_BASE+0x108)
#define SYS_REG_CLK_SPI_DIV1_EN_LSB                                                                       28
#define SYS_REG_CLK_SPI_DIV1_EN_MASK                                                                      0x10000000

#define SYS_REG_CLK_SPI_EN_ADDR                                                                           (SYS_BASE+0x108)
#define SYS_REG_CLK_SPI_EN_LSB                                                                            29
#define SYS_REG_CLK_SPI_EN_MASK                                                                           0x20000000

#define SYS_REG_CLK_SPI_SLV_DIV0_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_SPI_SLV_DIV0_EN_LSB                                                                   30
#define SYS_REG_CLK_SPI_SLV_DIV0_EN_MASK                                                                  0x40000000

#define SYS_REG_CLK_SPI_SLV_DIV1_EN_ADDR                                                                  (SYS_BASE+0x108)
#define SYS_REG_CLK_SPI_SLV_DIV1_EN_LSB                                                                   31
#define SYS_REG_CLK_SPI_SLV_DIV1_EN_MASK                                                                  0x80000000

#define SYS_REG_CLK_SPI_SLV_EN_ADDR                                                                       (SYS_BASE+0x10c)
#define SYS_REG_CLK_SPI_SLV_EN_LSB                                                                        0
#define SYS_REG_CLK_SPI_SLV_EN_MASK                                                                       0x00000001

#define SYS_REG_CLK_UART_PERI1_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_UART_PERI1_EN_LSB                                                                     1
#define SYS_REG_CLK_UART_PERI1_EN_MASK                                                                    0x00000002

#define SYS_REG_CLK_USBCTRL_SUSPEND_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBCTRL_SUSPEND_EN_LSB                                                                2
#define SYS_REG_CLK_USBCTRL_SUSPEND_EN_MASK                                                               0x00000004

#define SYS_REG_CLK_USBPHY_REF_DIV0_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBPHY_REF_DIV0_EN_LSB                                                                3
#define SYS_REG_CLK_USBPHY_REF_DIV0_EN_MASK                                                               0x00000008

#define SYS_REG_CLK_USBPHY_REF_DIV1_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBPHY_REF_DIV1_EN_LSB                                                                4
#define SYS_REG_CLK_USBPHY_REF_DIV1_EN_MASK                                                               0x00000010

#define SYS_REG_CLK_USBPHY_REF_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBPHY_REF_EN_LSB                                                                     5
#define SYS_REG_CLK_USBPHY_REF_EN_MASK                                                                    0x00000020

#define SYS_REG_CLK_USBCTRL_REF_DIV0_EN_ADDR                                                              (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBCTRL_REF_DIV0_EN_LSB                                                               6
#define SYS_REG_CLK_USBCTRL_REF_DIV0_EN_MASK                                                              0x00000040

#define SYS_REG_CLK_USBCTRL_REF_DIV1_EN_ADDR                                                              (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBCTRL_REF_DIV1_EN_LSB                                                               7
#define SYS_REG_CLK_USBCTRL_REF_DIV1_EN_MASK                                                              0x00000080

#define SYS_REG_CLK_USBCTRL_REF_EN_ADDR                                                                   (SYS_BASE+0x10c)
#define SYS_REG_CLK_USBCTRL_REF_EN_LSB                                                                    8
#define SYS_REG_CLK_USBCTRL_REF_EN_MASK                                                                   0x00000100

#define SYS_REG_CLK_SPACC_EN_ADDR                                                                         (SYS_BASE+0x10c)
#define SYS_REG_CLK_SPACC_EN_LSB                                                                          9
#define SYS_REG_CLK_SPACC_EN_MASK                                                                         0x00000200

#define SYS_REG_CLK_EFUSE_EN_ADDR                                                                         (SYS_BASE+0x10c)
#define SYS_REG_CLK_EFUSE_EN_LSB                                                                          10
#define SYS_REG_CLK_EFUSE_EN_MASK                                                                         0x00000400

#define SYS_REG_CLK_EMMC0_TRF_DIV0_EN_ADDR                                                                (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_TRF_DIV0_EN_LSB                                                                 11
#define SYS_REG_CLK_EMMC0_TRF_DIV0_EN_MASK                                                                0x00000800

#define SYS_REG_CLK_EMMC0_TRF_DIV1_EN_ADDR                                                                (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_TRF_DIV1_EN_LSB                                                                 12
#define SYS_REG_CLK_EMMC0_TRF_DIV1_EN_MASK                                                                0x00001000

#define SYS_REG_CLK_EMMC0_TRF_EN_ADDR                                                                     (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_TRF_EN_LSB                                                                      13
#define SYS_REG_CLK_EMMC0_TRF_EN_MASK                                                                     0x00002000

#define SYS_REG_CLK_EMMC0_LBT_EN_ADDR                                                                     (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_LBT_EN_LSB                                                                      14
#define SYS_REG_CLK_EMMC0_LBT_EN_MASK                                                                     0x00004000

#define SYS_REG_CLK_EMMC0_BASE_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_BASE_EN_LSB                                                                     15
#define SYS_REG_CLK_EMMC0_BASE_EN_MASK                                                                    0x00008000

#define SYS_REG_CLK_EMMC0_TM_EN_ADDR                                                                      (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_TM_EN_LSB                                                                       16
#define SYS_REG_CLK_EMMC0_TM_EN_MASK                                                                      0x00010000

#define SYS_REG_CLK_EMMC0_CQET_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC0_CQET_EN_LSB                                                                     17
#define SYS_REG_CLK_EMMC0_CQET_EN_MASK                                                                    0x00020000

#define SYS_REG_CLK_EMMC1_CORE_DIV0_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC1_CORE_DIV0_EN_LSB                                                                18
#define SYS_REG_CLK_EMMC1_CORE_DIV0_EN_MASK                                                               0x00040000

#define SYS_REG_CLK_EMMC1_CORE_DIV1_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC1_CORE_DIV1_EN_LSB                                                                19
#define SYS_REG_CLK_EMMC1_CORE_DIV1_EN_MASK                                                               0x00080000

#define SYS_REG_CLK_EMMC1_CORE_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_EMMC1_CORE_EN_LSB                                                                     20
#define SYS_REG_CLK_EMMC1_CORE_EN_MASK                                                                    0x00100000

#define SYS_REG_CLK_SDIO2_CORE_DIV0_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_SDIO2_CORE_DIV0_EN_LSB                                                                21
#define SYS_REG_CLK_SDIO2_CORE_DIV0_EN_MASK                                                               0x00200000

#define SYS_REG_CLK_SDIO2_CORE_DIV1_EN_ADDR                                                               (SYS_BASE+0x10c)
#define SYS_REG_CLK_SDIO2_CORE_DIV1_EN_LSB                                                                22
#define SYS_REG_CLK_SDIO2_CORE_DIV1_EN_MASK                                                               0x00400000

#define SYS_REG_CLK_SDIO2_CORE_EN_ADDR                                                                    (SYS_BASE+0x10c)
#define SYS_REG_CLK_SDIO2_CORE_EN_LSB                                                                     23
#define SYS_REG_CLK_SDIO2_CORE_EN_MASK                                                                    0x00800000

#define SYS_REG_CLK_I2C_PERI1_EN_ADDR                                                                     (SYS_BASE+0x10c)
#define SYS_REG_CLK_I2C_PERI1_EN_LSB                                                                      24
#define SYS_REG_CLK_I2C_PERI1_EN_MASK                                                                     0x01000000

#define SYS_REG_CLK_I2S_PERI1_EN_ADDR                                                                     (SYS_BASE+0x10c)
#define SYS_REG_CLK_I2S_PERI1_EN_LSB                                                                      25
#define SYS_REG_CLK_I2S_PERI1_EN_MASK                                                                     0x02000000

#define SYS_REG_CLK_PWM_PERI1_EN_ADDR                                                                     (SYS_BASE+0x10c)
#define SYS_REG_CLK_PWM_PERI1_EN_LSB                                                                      26
#define SYS_REG_CLK_PWM_PERI1_EN_MASK                                                                     0x04000000

#define SYS_REG_CLK_GMAC_MGT_EN_ADDR                                                                      (SYS_BASE+0x10c)
#define SYS_REG_CLK_GMAC_MGT_EN_LSB                                                                       27
#define SYS_REG_CLK_GMAC_MGT_EN_MASK                                                                      0x08000000

#define SYS_REG_CLK_VPU_DIV0_EN_ADDR                                                                      (SYS_BASE+0x10c)
#define SYS_REG_CLK_VPU_DIV0_EN_LSB                                                                       28
#define SYS_REG_CLK_VPU_DIV0_EN_MASK                                                                      0x10000000

#define SYS_REG_CLK_VPU_DIV1_EN_ADDR                                                                      (SYS_BASE+0x10c)
#define SYS_REG_CLK_VPU_DIV1_EN_LSB                                                                       29
#define SYS_REG_CLK_VPU_DIV1_EN_MASK                                                                      0x20000000

#define SYS_REG_CLK_VPU_EN_ADDR                                                                           (SYS_BASE+0x10c)
#define SYS_REG_CLK_VPU_EN_LSB                                                                            30
#define SYS_REG_CLK_VPU_EN_MASK                                                                           0x40000000

#define SYS_REG_CLK_VPU_CFG_EN_ADDR                                                                       (SYS_BASE+0x10c)
#define SYS_REG_CLK_VPU_CFG_EN_LSB                                                                        31
#define SYS_REG_CLK_VPU_CFG_EN_MASK                                                                       0x80000000

#define SYS_REG_CLK_GTIMER_VPU_EN_ADDR                                                                    (SYS_BASE+0x110)
#define SYS_REG_CLK_GTIMER_VPU_EN_LSB                                                                     0
#define SYS_REG_CLK_GTIMER_VPU_EN_MASK                                                                    0x00000001

#define SYS_REG_CLK_GPU_DIV0_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_GPU_DIV0_EN_LSB                                                                       1
#define SYS_REG_CLK_GPU_DIV0_EN_MASK                                                                      0x00000002

#define SYS_REG_CLK_GPU_DIV1_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_GPU_DIV1_EN_LSB                                                                       2
#define SYS_REG_CLK_GPU_DIV1_EN_MASK                                                                      0x00000004

#define SYS_REG_CLK_GPU_EN_ADDR                                                                           (SYS_BASE+0x110)
#define SYS_REG_CLK_GPU_EN_LSB                                                                            3
#define SYS_REG_CLK_GPU_EN_MASK                                                                           0x00000008

#define SYS_REG_CLK_GPU_CFG_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_GPU_CFG_EN_LSB                                                                        4
#define SYS_REG_CLK_GPU_CFG_EN_MASK                                                                       0x00000010

#define SYS_REG_CLK_GTIMER_GPU_EN_ADDR                                                                    (SYS_BASE+0x110)
#define SYS_REG_CLK_GTIMER_GPU_EN_LSB                                                                     5
#define SYS_REG_CLK_GTIMER_GPU_EN_MASK                                                                    0x00000020

#define SYS_REG_CLK_IMAGE_CFG_EN_ADDR                                                                     (SYS_BASE+0x110)
#define SYS_REG_CLK_IMAGE_CFG_EN_LSB                                                                      6
#define SYS_REG_CLK_IMAGE_CFG_EN_MASK                                                                     0x00000040

#define SYS_REG_CLK_DC_CORE_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_DC_CORE_EN_LSB                                                                        7
#define SYS_REG_CLK_DC_CORE_EN_MASK                                                                       0x00000080

#define SYS_REG_CLK_DC_PIXEL1_EN_ADDR                                                                     (SYS_BASE+0x110)
#define SYS_REG_CLK_DC_PIXEL1_EN_LSB                                                                      8
#define SYS_REG_CLK_DC_PIXEL1_EN_MASK                                                                     0x00000100

#define SYS_REG_CLK_ISP_IDI_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_ISP_IDI_EN_LSB                                                                        9
#define SYS_REG_CLK_ISP_IDI_EN_MASK                                                                       0x00000200

#define SYS_REG_CLK_IMAGE_AXI_EN_ADDR                                                                     (SYS_BASE+0x110)
#define SYS_REG_CLK_IMAGE_AXI_EN_LSB                                                                      10
#define SYS_REG_CLK_IMAGE_AXI_EN_MASK                                                                     0x00000400

#define SYS_REG_CLK_ISP_AXI_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_ISP_AXI_EN_LSB                                                                        11
#define SYS_REG_CLK_ISP_AXI_EN_MASK                                                                       0x00000800

#define SYS_REG_CLK_ISP_CORE_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_ISP_CORE_EN_LSB                                                                       12
#define SYS_REG_CLK_ISP_CORE_EN_MASK                                                                      0x00001000

#define SYS_REG_CLK_ISP_MCM_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_ISP_MCM_EN_LSB                                                                        13
#define SYS_REG_CLK_ISP_MCM_EN_MASK                                                                       0x00002000

#define SYS_REG_CLK_DWP_VSE_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_DWP_VSE_EN_LSB                                                                        14
#define SYS_REG_CLK_DWP_VSE_EN_MASK                                                                       0x00004000

#define SYS_REG_CLK_DWP_DWE_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_DWP_DWE_EN_LSB                                                                        15
#define SYS_REG_CLK_DWP_DWE_EN_MASK                                                                       0x00008000

#define SYS_REG_CLK_DWP_AXI_EN_ADDR                                                                       (SYS_BASE+0x110)
#define SYS_REG_CLK_DWP_AXI_EN_LSB                                                                        16
#define SYS_REG_CLK_DWP_AXI_EN_MASK                                                                       0x00010000

#define SYS_REG_CLK_NPU0_DIV0_EN_ADDR                                                                     (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_DIV0_EN_LSB                                                                      17
#define SYS_REG_CLK_NPU0_DIV0_EN_MASK                                                                     0x00020000

#define SYS_REG_CLK_NPU0_DIV1_EN_ADDR                                                                     (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_DIV1_EN_LSB                                                                      18
#define SYS_REG_CLK_NPU0_DIV1_EN_MASK                                                                     0x00040000

#define SYS_REG_CLK_NPU0_EN_ADDR                                                                          (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_EN_LSB                                                                           19
#define SYS_REG_CLK_NPU0_EN_MASK                                                                          0x00080000

#define SYS_REG_CLK_NPU0_SYM_DIV0_EN_ADDR                                                                 (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_SYM_DIV0_EN_LSB                                                                  20
#define SYS_REG_CLK_NPU0_SYM_DIV0_EN_MASK                                                                 0x00100000

#define SYS_REG_CLK_NPU0_SYM_DIV1_EN_ADDR                                                                 (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_SYM_DIV1_EN_LSB                                                                  21
#define SYS_REG_CLK_NPU0_SYM_DIV1_EN_MASK                                                                 0x00200000

#define SYS_REG_CLK_NPU0_SYM_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_SYM_EN_LSB                                                                       22
#define SYS_REG_CLK_NPU0_SYM_EN_MASK                                                                      0x00400000

#define SYS_REG_CLK_NPU0_CFG_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU0_CFG_EN_LSB                                                                       23
#define SYS_REG_CLK_NPU0_CFG_EN_MASK                                                                      0x00800000

#define SYS_REG_CLK_NPU1_EN_ADDR                                                                          (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU1_EN_LSB                                                                           24
#define SYS_REG_CLK_NPU1_EN_MASK                                                                          0x01000000

#define SYS_REG_CLK_NPU1_SYM_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU1_SYM_EN_LSB                                                                       25
#define SYS_REG_CLK_NPU1_SYM_EN_MASK                                                                      0x02000000

#define SYS_REG_CLK_NPU1_CFG_EN_ADDR                                                                      (SYS_BASE+0x110)
#define SYS_REG_CLK_NPU1_CFG_EN_LSB                                                                       26
#define SYS_REG_CLK_NPU1_CFG_EN_MASK                                                                      0x04000000

#define SYS_REG_CLK_CLCI_AC_RX_EN_ADDR                                                                    (SYS_BASE+0x110)
#define SYS_REG_CLK_CLCI_AC_RX_EN_LSB                                                                     27
#define SYS_REG_CLK_CLCI_AC_RX_EN_MASK                                                                    0x08000000

#define SYS_REG_CLK_CLCI_AC_SPHY_EN_ADDR                                                                  (SYS_BASE+0x110)
#define SYS_REG_CLK_CLCI_AC_SPHY_EN_LSB                                                                   28
#define SYS_REG_CLK_CLCI_AC_SPHY_EN_MASK                                                                  0x10000000

#define SYS_REG_CLK_CLCI_AC_TX_EN_ADDR                                                                    (SYS_BASE+0x110)
#define SYS_REG_CLK_CLCI_AC_TX_EN_LSB                                                                     29
#define SYS_REG_CLK_CLCI_AC_TX_EN_MASK                                                                    0x20000000

#define SYS_REG_CLK_CLCI_AC_400_EN_ADDR                                                                   (SYS_BASE+0x110)
#define SYS_REG_CLK_CLCI_AC_400_EN_LSB                                                                    30
#define SYS_REG_CLK_CLCI_AC_400_EN_MASK                                                                   0x40000000

#define SYS_REG_CLK_CLCI_AC_485_EN_ADDR                                                                   (SYS_BASE+0x110)
#define SYS_REG_CLK_CLCI_AC_485_EN_LSB                                                                    31
#define SYS_REG_CLK_CLCI_AC_485_EN_MASK                                                                   0x80000000

#define SYS_REG_CLK_REPAIR_EN_ADDR                                                                        (SYS_BASE+0x114)

#define SYS_REG_CLK_CFG_SEL_ADDR                                                                          (SYS_BASE+0x120)
#define SYS_REG_CLK_CFG_SEL_LSB                                                                           0
#define SYS_REG_CLK_CFG_SEL_MASK                                                                          0x00000001

#define SYS_REG_CLK_DPHY_RX_REF_SEL_ADDR                                                                  (SYS_BASE+0x120)
#define SYS_REG_CLK_DPHY_RX_REF_SEL_LSB                                                                   1
#define SYS_REG_CLK_DPHY_RX_REF_SEL_MASK                                                                  0x00000002

#define SYS_REG_CLK_DPHY_TX_REF_SEL_ADDR                                                                  (SYS_BASE+0x120)
#define SYS_REG_CLK_DPHY_TX_REF_SEL_LSB                                                                   2
#define SYS_REG_CLK_DPHY_TX_REF_SEL_MASK                                                                  0x00000004

#define SYS_REG_CLK_LP_AXI_SEL_ADDR                                                                       (SYS_BASE+0x120)
#define SYS_REG_CLK_LP_AXI_SEL_LSB                                                                        3
#define SYS_REG_CLK_LP_AXI_SEL_MASK                                                                       0x00000008

#define SYS_REG_CLK_CPU_CORE0_SEL_ADDR                                                                    (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_CORE0_SEL_LSB                                                                     4
#define SYS_REG_CLK_CPU_CORE0_SEL_MASK                                                                    0x00000010

#define SYS_REG_CLK_CPU_CORE1_SEL_ADDR                                                                    (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_CORE1_SEL_LSB                                                                     5
#define SYS_REG_CLK_CPU_CORE1_SEL_MASK                                                                    0x00000020

#define SYS_REG_CLK_CPU_CORE2_SEL_ADDR                                                                    (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_CORE2_SEL_LSB                                                                     6
#define SYS_REG_CLK_CPU_CORE2_SEL_MASK                                                                    0x00000040

#define SYS_REG_CLK_CPU_CORE3_SEL_ADDR                                                                    (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_CORE3_SEL_LSB                                                                     7
#define SYS_REG_CLK_CPU_CORE3_SEL_MASK                                                                    0x00000080

#define SYS_REG_CLK_CPU_ACE_SEL_ADDR                                                                      (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_ACE_SEL_LSB                                                                       8
#define SYS_REG_CLK_CPU_ACE_SEL_MASK                                                                      0x00000100

#define SYS_REG_CLK_CPU_PERI_SEL_ADDR                                                                     (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_PERI_SEL_LSB                                                                      9
#define SYS_REG_CLK_CPU_PERI_SEL_MASK                                                                     0x00000200

#define SYS_REG_CLK_CPU_ATB_SEL_ADDR                                                                      (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_ATB_SEL_LSB                                                                       10
#define SYS_REG_CLK_CPU_ATB_SEL_MASK                                                                      0x00000400

#define SYS_REG_CLK_CPU_GIC_SEL_ADDR                                                                      (SYS_BASE+0x120)
#define SYS_REG_CLK_CPU_GIC_SEL_LSB                                                                       11
#define SYS_REG_CLK_CPU_GIC_SEL_MASK                                                                      0x00000800

#define SYS_REG_CLK_AP_DDR_SEL_ADDR                                                                       (SYS_BASE+0x120)
#define SYS_REG_CLK_AP_DDR_SEL_LSB                                                                        12
#define SYS_REG_CLK_AP_DDR_SEL_MASK                                                                       0x00001000

#define SYS_REG_CLK_BOOTSPI_SEL_ADDR                                                                      (SYS_BASE+0x120)
#define SYS_REG_CLK_BOOTSPI_SEL_LSB                                                                       13
#define SYS_REG_CLK_BOOTSPI_SEL_MASK                                                                      0x00002000

#define SYS_REG_CLK_SPI_SEL_ADDR                                                                          (SYS_BASE+0x120)
#define SYS_REG_CLK_SPI_SEL_LSB                                                                           14
#define SYS_REG_CLK_SPI_SEL_MASK                                                                          0x00004000

#define SYS_REG_CLK_SPI_SLV_SEL_ADDR                                                                      (SYS_BASE+0x120)
#define SYS_REG_CLK_SPI_SLV_SEL_LSB                                                                       15
#define SYS_REG_CLK_SPI_SLV_SEL_MASK                                                                      0x00008000

#define SYS_REG_CLK_USBPHY_REF_SEL_ADDR                                                                   (SYS_BASE+0x120)
#define SYS_REG_CLK_USBPHY_REF_SEL_LSB                                                                    16
#define SYS_REG_CLK_USBPHY_REF_SEL_MASK                                                                   0x00010000

#define SYS_REG_CLK_USBCTRL_REF_SEL_ADDR                                                                  (SYS_BASE+0x120)
#define SYS_REG_CLK_USBCTRL_REF_SEL_LSB                                                                   17
#define SYS_REG_CLK_USBCTRL_REF_SEL_MASK                                                                  0x00020000

#define SYS_REG_CLK_EMMC0_TRF_SEL_ADDR                                                                    (SYS_BASE+0x120)
#define SYS_REG_CLK_EMMC0_TRF_SEL_LSB                                                                     18
#define SYS_REG_CLK_EMMC0_TRF_SEL_MASK                                                                    0x00040000

#define SYS_REG_CLK_EMMC1_CORE_SEL_ADDR                                                                   (SYS_BASE+0x120)
#define SYS_REG_CLK_EMMC1_CORE_SEL_LSB                                                                    19
#define SYS_REG_CLK_EMMC1_CORE_SEL_MASK                                                                   0x00080000

#define SYS_REG_CLK_SDIO2_CORE_SEL_ADDR                                                                   (SYS_BASE+0x120)
#define SYS_REG_CLK_SDIO2_CORE_SEL_LSB                                                                    20
#define SYS_REG_CLK_SDIO2_CORE_SEL_MASK                                                                   0x00100000

#define SYS_REG_CLK_VPU_SEL_ADDR                                                                          (SYS_BASE+0x120)
#define SYS_REG_CLK_VPU_SEL_LSB                                                                           21
#define SYS_REG_CLK_VPU_SEL_MASK                                                                          0x00200000

#define SYS_REG_CLK_GPU_SEL_ADDR                                                                          (SYS_BASE+0x120)
#define SYS_REG_CLK_GPU_SEL_LSB                                                                           22
#define SYS_REG_CLK_GPU_SEL_MASK                                                                          0x00400000

#define SYS_REG_CLK_NPU0_SEL_ADDR                                                                         (SYS_BASE+0x120)
#define SYS_REG_CLK_NPU0_SEL_LSB                                                                          23
#define SYS_REG_CLK_NPU0_SEL_MASK                                                                         0x00800000

#define SYS_REG_CLK_NPU0_SYM_SEL_ADDR                                                                     (SYS_BASE+0x120)
#define SYS_REG_CLK_NPU0_SYM_SEL_LSB                                                                      24
#define SYS_REG_CLK_NPU0_SYM_SEL_MASK                                                                     0x01000000

#define SYS_MPLL_DSMEN_ADDR                                                                               (SYS_BASE+0x14)
#define SYS_MPLL_DSMEN_LSB                                                                                0
#define SYS_MPLL_DSMEN_MASK                                                                               0x00000001

#define SYS_MPLL_FOUTPOSTDIVEN_ADDR                                                                       (SYS_BASE+0x14)
#define SYS_MPLL_FOUTPOSTDIVEN_LSB                                                                        1
#define SYS_MPLL_FOUTPOSTDIVEN_MASK                                                                       0x00000002

#define SYS_MPLL_DACEN_ADDR                                                                               (SYS_BASE+0x14)
#define SYS_MPLL_DACEN_LSB                                                                                2
#define SYS_MPLL_DACEN_MASK                                                                               0x00000004

#define SYS_MPLL_BYPASS_ADDR                                                                              (SYS_BASE+0x14)
#define SYS_MPLL_BYPASS_LSB                                                                               3
#define SYS_MPLL_BYPASS_MASK                                                                              0x00000008

#define SYS_REG_DIV_CLK_CFG_0_RST_N_ADDR                                                                  (SYS_BASE+0x140)
#define SYS_REG_DIV_CLK_CFG_0_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_CFG_0_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_CFG_0_HWIDE_ADDR                                                                  (SYS_BASE+0x140)
#define SYS_REG_DIV_CLK_CFG_0_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_CFG_0_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_CFG_0_HWIDE_ADDR                                                              (SYS_BASE+0x140)
#define SYS_SEL_REG_DIV_CLK_CFG_0_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_CFG_0_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_CFG_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x140)
#define SYS_SEL_REG_DIV_CLK_CFG_0_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_CFG_0_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_CFG_0_DIV_VAL_ADDR                                                                (SYS_BASE+0x140)
#define SYS_REG_DIV_CLK_CFG_0_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_CFG_0_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_CFG_1_RST_N_ADDR                                                                  (SYS_BASE+0x144)
#define SYS_REG_DIV_CLK_CFG_1_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_CFG_1_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_CFG_1_HWIDE_ADDR                                                                  (SYS_BASE+0x144)
#define SYS_REG_DIV_CLK_CFG_1_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_CFG_1_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_CFG_1_HWIDE_ADDR                                                              (SYS_BASE+0x144)
#define SYS_SEL_REG_DIV_CLK_CFG_1_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_CFG_1_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_CFG_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x144)
#define SYS_SEL_REG_DIV_CLK_CFG_1_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_CFG_1_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_CFG_1_DIV_VAL_ADDR                                                                (SYS_BASE+0x144)
#define SYS_REG_DIV_CLK_CFG_1_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_CFG_1_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_TOP_FAB1_RST_N_ADDR                                                               (SYS_BASE+0x148)
#define SYS_REG_DIV_CLK_TOP_FAB1_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_TOP_FAB1_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_TOP_FAB1_HWIDE_ADDR                                                               (SYS_BASE+0x148)
#define SYS_REG_DIV_CLK_TOP_FAB1_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_TOP_FAB1_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE_ADDR                                                           (SYS_BASE+0x148)
#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL_ADDR                                                         (SYS_BASE+0x148)
#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_TOP_FAB1_DIV_VAL_ADDR                                                             (SYS_BASE+0x148)
#define SYS_REG_DIV_CLK_TOP_FAB1_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_TOP_FAB1_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_GPIO_DB_RST_N_ADDR                                                                (SYS_BASE+0x14c)
#define SYS_REG_DIV_CLK_GPIO_DB_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_GPIO_DB_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_GPIO_DB_HWIDE_ADDR                                                                (SYS_BASE+0x14c)
#define SYS_REG_DIV_CLK_GPIO_DB_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_GPIO_DB_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_GPIO_DB_HWIDE_ADDR                                                            (SYS_BASE+0x14c)
#define SYS_SEL_REG_DIV_CLK_GPIO_DB_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_GPIO_DB_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL_ADDR                                                          (SYS_BASE+0x14c)
#define SYS_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_GPIO_DB_DIV_VAL_ADDR                                                              (SYS_BASE+0x14c)
#define SYS_REG_DIV_CLK_GPIO_DB_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_GPIO_DB_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_ADC_RST_N_ADDR                                                                    (SYS_BASE+0x150)
#define SYS_REG_DIV_CLK_ADC_RST_N_LSB                                                                     0
#define SYS_REG_DIV_CLK_ADC_RST_N_MASK                                                                    0x00000001

#define SYS_REG_DIV_CLK_ADC_HWIDE_ADDR                                                                    (SYS_BASE+0x150)
#define SYS_REG_DIV_CLK_ADC_HWIDE_LSB                                                                     1
#define SYS_REG_DIV_CLK_ADC_HWIDE_MASK                                                                    0x00000002

#define SYS_SEL_REG_DIV_CLK_ADC_HWIDE_ADDR                                                                (SYS_BASE+0x150)
#define SYS_SEL_REG_DIV_CLK_ADC_HWIDE_LSB                                                                 2
#define SYS_SEL_REG_DIV_CLK_ADC_HWIDE_MASK                                                                0x00000004

#define SYS_SEL_REG_DIV_CLK_ADC_DIV_VAL_ADDR                                                              (SYS_BASE+0x150)
#define SYS_SEL_REG_DIV_CLK_ADC_DIV_VAL_LSB                                                               3
#define SYS_SEL_REG_DIV_CLK_ADC_DIV_VAL_MASK                                                              0x00000008

#define SYS_REG_DIV_CLK_ADC_DIV_VAL_ADDR                                                                  (SYS_BASE+0x150)
#define SYS_REG_DIV_CLK_ADC_DIV_VAL_LSB                                                                   16
#define SYS_REG_DIV_CLK_ADC_DIV_VAL_MASK                                                                  0x001f0000

#define SYS_REG_DIV_CLK_PMU_RST_N_ADDR                                                                    (SYS_BASE+0x154)
#define SYS_REG_DIV_CLK_PMU_RST_N_LSB                                                                     0
#define SYS_REG_DIV_CLK_PMU_RST_N_MASK                                                                    0x00000001

#define SYS_REG_DIV_CLK_PMU_HWIDE_ADDR                                                                    (SYS_BASE+0x154)
#define SYS_REG_DIV_CLK_PMU_HWIDE_LSB                                                                     1
#define SYS_REG_DIV_CLK_PMU_HWIDE_MASK                                                                    0x00000002

#define SYS_SEL_REG_DIV_CLK_PMU_HWIDE_ADDR                                                                (SYS_BASE+0x154)
#define SYS_SEL_REG_DIV_CLK_PMU_HWIDE_LSB                                                                 2
#define SYS_SEL_REG_DIV_CLK_PMU_HWIDE_MASK                                                                0x00000004

#define SYS_SEL_REG_DIV_CLK_PMU_DIV_VAL_ADDR                                                              (SYS_BASE+0x154)
#define SYS_SEL_REG_DIV_CLK_PMU_DIV_VAL_LSB                                                               3
#define SYS_SEL_REG_DIV_CLK_PMU_DIV_VAL_MASK                                                              0x00000008

#define SYS_REG_DIV_CLK_PMU_DIV_VAL_ADDR                                                                  (SYS_BASE+0x154)
#define SYS_REG_DIV_CLK_PMU_DIV_VAL_LSB                                                                   16
#define SYS_REG_DIV_CLK_PMU_DIV_VAL_MASK                                                                  0x001f0000

#define SYS_REG_DIV_CLK_GTIMER_RST_N_ADDR                                                                 (SYS_BASE+0x158)
#define SYS_REG_DIV_CLK_GTIMER_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_GTIMER_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_GTIMER_HWIDE_ADDR                                                                 (SYS_BASE+0x158)
#define SYS_REG_DIV_CLK_GTIMER_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_GTIMER_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_GTIMER_HWIDE_ADDR                                                             (SYS_BASE+0x158)
#define SYS_SEL_REG_DIV_CLK_GTIMER_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_GTIMER_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_GTIMER_DIV_VAL_ADDR                                                           (SYS_BASE+0x158)
#define SYS_SEL_REG_DIV_CLK_GTIMER_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_GTIMER_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_GTIMER_DIV_VAL_ADDR                                                               (SYS_BASE+0x158)
#define SYS_REG_DIV_CLK_GTIMER_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_GTIMER_DIV_VAL_MASK                                                               0x007f0000

#define SYS_REG_DIV_CLK_SENSOR0_RST_N_ADDR                                                                (SYS_BASE+0x15c)
#define SYS_REG_DIV_CLK_SENSOR0_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_SENSOR0_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_SENSOR0_HWIDE_ADDR                                                                (SYS_BASE+0x15c)
#define SYS_REG_DIV_CLK_SENSOR0_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_SENSOR0_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_SENSOR0_HWIDE_ADDR                                                            (SYS_BASE+0x15c)
#define SYS_SEL_REG_DIV_CLK_SENSOR0_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_SENSOR0_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL_ADDR                                                          (SYS_BASE+0x15c)
#define SYS_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_SENSOR0_DIV_VAL_ADDR                                                              (SYS_BASE+0x15c)
#define SYS_REG_DIV_CLK_SENSOR0_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_SENSOR0_DIV_VAL_MASK                                                              0x007f0000

#define SYS_REG_DIV_CLK_DPHY_RX_ESC_RST_N_ADDR                                                            (SYS_BASE+0x160)
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_ADDR                                                            (SYS_BASE+0x160)
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_ADDR                                                        (SYS_BASE+0x160)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_ADDR                                                      (SYS_BASE+0x160)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_ADDR                                                          (SYS_BASE+0x160)
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL_MASK                                                          0x007f0000

#define SYS_REG_DIV_CLK_DPHY_CFG_RST_N_ADDR                                                               (SYS_BASE+0x164)
#define SYS_REG_DIV_CLK_DPHY_CFG_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_DPHY_CFG_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_DPHY_CFG_HWIDE_ADDR                                                               (SYS_BASE+0x164)
#define SYS_REG_DIV_CLK_DPHY_CFG_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_DPHY_CFG_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE_ADDR                                                           (SYS_BASE+0x164)
#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL_ADDR                                                         (SYS_BASE+0x164)
#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_DPHY_CFG_DIV_VAL_ADDR                                                             (SYS_BASE+0x164)
#define SYS_REG_DIV_CLK_DPHY_CFG_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_DPHY_CFG_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_DPHY_BIST_RST_N_ADDR                                                              (SYS_BASE+0x168)
#define SYS_REG_DIV_CLK_DPHY_BIST_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_DPHY_BIST_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_DPHY_BIST_HWIDE_ADDR                                                              (SYS_BASE+0x168)
#define SYS_REG_DIV_CLK_DPHY_BIST_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_DPHY_BIST_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE_ADDR                                                          (SYS_BASE+0x168)
#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL_ADDR                                                        (SYS_BASE+0x168)
#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_DPHY_BIST_DIV_VAL_ADDR                                                            (SYS_BASE+0x168)
#define SYS_REG_DIV_CLK_DPHY_BIST_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_DPHY_BIST_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_RST_N_ADDR                                                          (SYS_BASE+0x16c)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_ADDR                                                          (SYS_BASE+0x16c)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_ADDR                                                      (SYS_BASE+0x16c)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_ADDR                                                    (SYS_BASE+0x16c)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x16c)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL_MASK                                                        0x007f0000

#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_RST_N_ADDR                                                          (SYS_BASE+0x170)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_ADDR                                                          (SYS_BASE+0x170)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_ADDR                                                      (SYS_BASE+0x170)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_ADDR                                                    (SYS_BASE+0x170)
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x170)
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL_MASK                                                        0x007f0000

#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_RST_N_ADDR                                                          (SYS_BASE+0x174)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_ADDR                                                          (SYS_BASE+0x174)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_ADDR                                                      (SYS_BASE+0x174)
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_ADDR                                                    (SYS_BASE+0x174)
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x174)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL_MASK                                                        0x007f0000

#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_RST_N_ADDR                                                          (SYS_BASE+0x178)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_ADDR                                                          (SYS_BASE+0x178)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_ADDR                                                      (SYS_BASE+0x178)
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_ADDR                                                    (SYS_BASE+0x178)
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x178)
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL_MASK                                                        0x007f0000

#define SYS_REG_DIV_CLK_LP_AXI_0_RST_N_ADDR                                                               (SYS_BASE+0x17c)
#define SYS_REG_DIV_CLK_LP_AXI_0_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_LP_AXI_0_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_LP_AXI_0_HWIDE_ADDR                                                               (SYS_BASE+0x17c)
#define SYS_REG_DIV_CLK_LP_AXI_0_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_LP_AXI_0_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE_ADDR                                                           (SYS_BASE+0x17c)
#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL_ADDR                                                         (SYS_BASE+0x17c)
#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_LP_AXI_0_DIV_VAL_ADDR                                                             (SYS_BASE+0x17c)
#define SYS_REG_DIV_CLK_LP_AXI_0_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_LP_AXI_0_DIV_VAL_MASK                                                             0x001f0000

#define SYS_MPLL_USE_INITIAL_CFG_ADDR                                                                     (SYS_BASE+0x18)
#define SYS_MPLL_USE_INITIAL_CFG_LSB                                                                      0
#define SYS_MPLL_USE_INITIAL_CFG_MASK                                                                     0x00000001

#define SYS_MPLL_FAST_MODE_ADDR                                                                           (SYS_BASE+0x18)
#define SYS_MPLL_FAST_MODE_LSB                                                                            1
#define SYS_MPLL_FAST_MODE_MASK                                                                           0x00000002

#define SYS_REG_DIV_CLK_LP_AXI_1_RST_N_ADDR                                                               (SYS_BASE+0x180)
#define SYS_REG_DIV_CLK_LP_AXI_1_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_LP_AXI_1_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_LP_AXI_1_HWIDE_ADDR                                                               (SYS_BASE+0x180)
#define SYS_REG_DIV_CLK_LP_AXI_1_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_LP_AXI_1_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE_ADDR                                                           (SYS_BASE+0x180)
#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL_ADDR                                                         (SYS_BASE+0x180)
#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_LP_AXI_1_DIV_VAL_ADDR                                                             (SYS_BASE+0x180)
#define SYS_REG_DIV_CLK_LP_AXI_1_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_LP_AXI_1_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_I2S_LP_RST_N_ADDR                                                                 (SYS_BASE+0x184)
#define SYS_REG_DIV_CLK_I2S_LP_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_I2S_LP_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_I2S_LP_HWIDE_ADDR                                                                 (SYS_BASE+0x184)
#define SYS_REG_DIV_CLK_I2S_LP_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_I2S_LP_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_I2S_LP_HWIDE_ADDR                                                             (SYS_BASE+0x184)
#define SYS_SEL_REG_DIV_CLK_I2S_LP_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_I2S_LP_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL_ADDR                                                           (SYS_BASE+0x184)
#define SYS_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_I2S_LP_DIV_VAL_ADDR                                                               (SYS_BASE+0x184)
#define SYS_REG_DIV_CLK_I2S_LP_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_I2S_LP_DIV_VAL_MASK                                                               0x00010000

#define SYS_REG_DIV_CLK_UART_LP_RST_N_ADDR                                                                (SYS_BASE+0x188)
#define SYS_REG_DIV_CLK_UART_LP_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_UART_LP_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_UART_LP_HWIDE_ADDR                                                                (SYS_BASE+0x188)
#define SYS_REG_DIV_CLK_UART_LP_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_UART_LP_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_UART_LP_HWIDE_ADDR                                                            (SYS_BASE+0x188)
#define SYS_SEL_REG_DIV_CLK_UART_LP_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_UART_LP_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_UART_LP_DIV_VAL_ADDR                                                          (SYS_BASE+0x188)
#define SYS_SEL_REG_DIV_CLK_UART_LP_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_UART_LP_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_UART_LP_DIV_VAL_ADDR                                                              (SYS_BASE+0x188)
#define SYS_REG_DIV_CLK_UART_LP_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_UART_LP_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_I2C_LP_RST_N_ADDR                                                                 (SYS_BASE+0x18c)
#define SYS_REG_DIV_CLK_I2C_LP_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_I2C_LP_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_I2C_LP_HWIDE_ADDR                                                                 (SYS_BASE+0x18c)
#define SYS_REG_DIV_CLK_I2C_LP_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_I2C_LP_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_I2C_LP_HWIDE_ADDR                                                             (SYS_BASE+0x18c)
#define SYS_SEL_REG_DIV_CLK_I2C_LP_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_I2C_LP_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL_ADDR                                                           (SYS_BASE+0x18c)
#define SYS_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_I2C_LP_DIV_VAL_ADDR                                                               (SYS_BASE+0x18c)
#define SYS_REG_DIV_CLK_I2C_LP_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_I2C_LP_DIV_VAL_MASK                                                               0x001f0000

#define SYS_REG_DIV_CLK_PDM_LP_RST_N_ADDR                                                                 (SYS_BASE+0x190)
#define SYS_REG_DIV_CLK_PDM_LP_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_PDM_LP_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_PDM_LP_HWIDE_ADDR                                                                 (SYS_BASE+0x190)
#define SYS_REG_DIV_CLK_PDM_LP_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_PDM_LP_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_PDM_LP_HWIDE_ADDR                                                             (SYS_BASE+0x190)
#define SYS_SEL_REG_DIV_CLK_PDM_LP_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_PDM_LP_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL_ADDR                                                           (SYS_BASE+0x190)
#define SYS_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_PDM_LP_DIV_VAL_ADDR                                                               (SYS_BASE+0x190)
#define SYS_REG_DIV_CLK_PDM_LP_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_PDM_LP_DIV_VAL_MASK                                                               0x00010000

#define SYS_REG_DIV_CLK_TIMER0_RST_N_ADDR                                                                 (SYS_BASE+0x194)
#define SYS_REG_DIV_CLK_TIMER0_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_TIMER0_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_TIMER0_HWIDE_ADDR                                                                 (SYS_BASE+0x194)
#define SYS_REG_DIV_CLK_TIMER0_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_TIMER0_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_TIMER0_HWIDE_ADDR                                                             (SYS_BASE+0x194)
#define SYS_SEL_REG_DIV_CLK_TIMER0_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_TIMER0_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_TIMER0_DIV_VAL_ADDR                                                           (SYS_BASE+0x194)
#define SYS_SEL_REG_DIV_CLK_TIMER0_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_TIMER0_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_TIMER0_DIV_VAL_ADDR                                                               (SYS_BASE+0x194)
#define SYS_REG_DIV_CLK_TIMER0_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_TIMER0_DIV_VAL_MASK                                                               0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE0_0_RST_N_ADDR                                                            (SYS_BASE+0x198)
#define SYS_REG_DIV_CLK_CPU_CORE0_0_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE0_0_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE0_0_HWIDE_ADDR                                                            (SYS_BASE+0x198)
#define SYS_REG_DIV_CLK_CPU_CORE0_0_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE0_0_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE_ADDR                                                        (SYS_BASE+0x198)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_ADDR                                                      (SYS_BASE+0x198)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_ADDR                                                          (SYS_BASE+0x198)
#define SYS_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE0_1_RST_N_ADDR                                                            (SYS_BASE+0x19c)
#define SYS_REG_DIV_CLK_CPU_CORE0_1_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE0_1_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE0_1_HWIDE_ADDR                                                            (SYS_BASE+0x19c)
#define SYS_REG_DIV_CLK_CPU_CORE0_1_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE0_1_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE_ADDR                                                        (SYS_BASE+0x19c)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_ADDR                                                      (SYS_BASE+0x19c)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_ADDR                                                          (SYS_BASE+0x19c)
#define SYS_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE1_0_RST_N_ADDR                                                            (SYS_BASE+0x1a0)
#define SYS_REG_DIV_CLK_CPU_CORE1_0_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE1_0_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE1_0_HWIDE_ADDR                                                            (SYS_BASE+0x1a0)
#define SYS_REG_DIV_CLK_CPU_CORE1_0_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE1_0_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE_ADDR                                                        (SYS_BASE+0x1a0)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_ADDR                                                      (SYS_BASE+0x1a0)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_ADDR                                                          (SYS_BASE+0x1a0)
#define SYS_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE1_1_RST_N_ADDR                                                            (SYS_BASE+0x1a4)
#define SYS_REG_DIV_CLK_CPU_CORE1_1_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE1_1_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE1_1_HWIDE_ADDR                                                            (SYS_BASE+0x1a4)
#define SYS_REG_DIV_CLK_CPU_CORE1_1_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE1_1_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE_ADDR                                                        (SYS_BASE+0x1a4)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_ADDR                                                      (SYS_BASE+0x1a4)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_ADDR                                                          (SYS_BASE+0x1a4)
#define SYS_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE2_0_RST_N_ADDR                                                            (SYS_BASE+0x1a8)
#define SYS_REG_DIV_CLK_CPU_CORE2_0_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE2_0_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE2_0_HWIDE_ADDR                                                            (SYS_BASE+0x1a8)
#define SYS_REG_DIV_CLK_CPU_CORE2_0_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE2_0_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE_ADDR                                                        (SYS_BASE+0x1a8)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_ADDR                                                      (SYS_BASE+0x1a8)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_ADDR                                                          (SYS_BASE+0x1a8)
#define SYS_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE2_1_RST_N_ADDR                                                            (SYS_BASE+0x1ac)
#define SYS_REG_DIV_CLK_CPU_CORE2_1_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE2_1_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE2_1_HWIDE_ADDR                                                            (SYS_BASE+0x1ac)
#define SYS_REG_DIV_CLK_CPU_CORE2_1_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE2_1_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE_ADDR                                                        (SYS_BASE+0x1ac)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_ADDR                                                      (SYS_BASE+0x1ac)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_ADDR                                                          (SYS_BASE+0x1ac)
#define SYS_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE3_0_RST_N_ADDR                                                            (SYS_BASE+0x1b0)
#define SYS_REG_DIV_CLK_CPU_CORE3_0_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE3_0_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE3_0_HWIDE_ADDR                                                            (SYS_BASE+0x1b0)
#define SYS_REG_DIV_CLK_CPU_CORE3_0_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE3_0_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE_ADDR                                                        (SYS_BASE+0x1b0)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_ADDR                                                      (SYS_BASE+0x1b0)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_ADDR                                                          (SYS_BASE+0x1b0)
#define SYS_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_CORE3_1_RST_N_ADDR                                                            (SYS_BASE+0x1b4)
#define SYS_REG_DIV_CLK_CPU_CORE3_1_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CPU_CORE3_1_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CPU_CORE3_1_HWIDE_ADDR                                                            (SYS_BASE+0x1b4)
#define SYS_REG_DIV_CLK_CPU_CORE3_1_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CPU_CORE3_1_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE_ADDR                                                        (SYS_BASE+0x1b4)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_ADDR                                                      (SYS_BASE+0x1b4)
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_ADDR                                                          (SYS_BASE+0x1b4)
#define SYS_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CPU_ACE_0_RST_N_ADDR                                                              (SYS_BASE+0x1b8)
#define SYS_REG_DIV_CLK_CPU_ACE_0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_ACE_0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_ACE_0_HWIDE_ADDR                                                              (SYS_BASE+0x1b8)
#define SYS_REG_DIV_CLK_CPU_ACE_0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_ACE_0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE_ADDR                                                          (SYS_BASE+0x1b8)
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x1b8)
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x1b8)
#define SYS_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_ACE_0_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_CPU_ACE_1_RST_N_ADDR                                                              (SYS_BASE+0x1bc)
#define SYS_REG_DIV_CLK_CPU_ACE_1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_ACE_1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_ACE_1_HWIDE_ADDR                                                              (SYS_BASE+0x1bc)
#define SYS_REG_DIV_CLK_CPU_ACE_1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_ACE_1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE_ADDR                                                          (SYS_BASE+0x1bc)
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x1bc)
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x1bc)
#define SYS_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_ACE_1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_MPLL_DSKEWCALCNT_ADDR                                                                         (SYS_BASE+0x1c)
#define SYS_MPLL_DSKEWCALCNT_LSB                                                                          0
#define SYS_MPLL_DSKEWCALCNT_MASK                                                                         0x00000007

#define SYS_MPLL_DSKEWCALEN_ADDR                                                                          (SYS_BASE+0x1c)
#define SYS_MPLL_DSKEWCALEN_LSB                                                                           3
#define SYS_MPLL_DSKEWCALEN_MASK                                                                          0x00000008

#define SYS_MPLL_DSKEWCALIN_ADDR                                                                          (SYS_BASE+0x1c)
#define SYS_MPLL_DSKEWCALIN_LSB                                                                           4
#define SYS_MPLL_DSKEWCALIN_MASK                                                                          0x0000fff0

#define SYS_MPLL_DSKEWFASTCAL_ADDR                                                                        (SYS_BASE+0x1c)
#define SYS_MPLL_DSKEWFASTCAL_LSB                                                                         16
#define SYS_MPLL_DSKEWFASTCAL_MASK                                                                        0x00010000

#define SYS_MPLL_DSKEWCALBYP_ADDR                                                                         (SYS_BASE+0x1c)
#define SYS_MPLL_DSKEWCALBYP_LSB                                                                          31
#define SYS_MPLL_DSKEWCALBYP_MASK                                                                         0x80000000

#define SYS_REG_DIV_CLK_CPU_PERI_0_RST_N_ADDR                                                             (SYS_BASE+0x1c0)
#define SYS_REG_DIV_CLK_CPU_PERI_0_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_CPU_PERI_0_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_CPU_PERI_0_HWIDE_ADDR                                                             (SYS_BASE+0x1c0)
#define SYS_REG_DIV_CLK_CPU_PERI_0_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_CPU_PERI_0_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE_ADDR                                                         (SYS_BASE+0x1c0)
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_ADDR                                                       (SYS_BASE+0x1c0)
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_ADDR                                                           (SYS_BASE+0x1c0)
#define SYS_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_CPU_PERI_0_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_CPU_PERI_1_RST_N_ADDR                                                             (SYS_BASE+0x1c4)
#define SYS_REG_DIV_CLK_CPU_PERI_1_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_CPU_PERI_1_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_CPU_PERI_1_HWIDE_ADDR                                                             (SYS_BASE+0x1c4)
#define SYS_REG_DIV_CLK_CPU_PERI_1_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_CPU_PERI_1_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE_ADDR                                                         (SYS_BASE+0x1c4)
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_ADDR                                                       (SYS_BASE+0x1c4)
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_ADDR                                                           (SYS_BASE+0x1c4)
#define SYS_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_CPU_PERI_1_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_CPU_ATB_0_RST_N_ADDR                                                              (SYS_BASE+0x1c8)
#define SYS_REG_DIV_CLK_CPU_ATB_0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_ATB_0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_ATB_0_HWIDE_ADDR                                                              (SYS_BASE+0x1c8)
#define SYS_REG_DIV_CLK_CPU_ATB_0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_ATB_0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE_ADDR                                                          (SYS_BASE+0x1c8)
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x1c8)
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x1c8)
#define SYS_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_ATB_0_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_CPU_ATB_1_RST_N_ADDR                                                              (SYS_BASE+0x1cc)
#define SYS_REG_DIV_CLK_CPU_ATB_1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_ATB_1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_ATB_1_HWIDE_ADDR                                                              (SYS_BASE+0x1cc)
#define SYS_REG_DIV_CLK_CPU_ATB_1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_ATB_1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE_ADDR                                                          (SYS_BASE+0x1cc)
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x1cc)
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x1cc)
#define SYS_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_ATB_1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_CPU_GIC_0_RST_N_ADDR                                                              (SYS_BASE+0x1d0)
#define SYS_REG_DIV_CLK_CPU_GIC_0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_GIC_0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_GIC_0_HWIDE_ADDR                                                              (SYS_BASE+0x1d0)
#define SYS_REG_DIV_CLK_CPU_GIC_0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_GIC_0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE_ADDR                                                          (SYS_BASE+0x1d0)
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x1d0)
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x1d0)
#define SYS_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_GIC_0_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_CPU_GIC_1_RST_N_ADDR                                                              (SYS_BASE+0x1d4)
#define SYS_REG_DIV_CLK_CPU_GIC_1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_CPU_GIC_1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_CPU_GIC_1_HWIDE_ADDR                                                              (SYS_BASE+0x1d4)
#define SYS_REG_DIV_CLK_CPU_GIC_1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_CPU_GIC_1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE_ADDR                                                          (SYS_BASE+0x1d4)
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x1d4)
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x1d4)
#define SYS_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_CPU_GIC_1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_AP_DDR_0_RST_N_ADDR                                                               (SYS_BASE+0x1d8)
#define SYS_REG_DIV_CLK_AP_DDR_0_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_AP_DDR_0_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_AP_DDR_0_HWIDE_ADDR                                                               (SYS_BASE+0x1d8)
#define SYS_REG_DIV_CLK_AP_DDR_0_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_AP_DDR_0_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE_ADDR                                                           (SYS_BASE+0x1d8)
#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL_ADDR                                                         (SYS_BASE+0x1d8)
#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_AP_DDR_0_DIV_VAL_ADDR                                                             (SYS_BASE+0x1d8)
#define SYS_REG_DIV_CLK_AP_DDR_0_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_AP_DDR_0_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_AP_DDR_1_RST_N_ADDR                                                               (SYS_BASE+0x1dc)
#define SYS_REG_DIV_CLK_AP_DDR_1_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_AP_DDR_1_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_AP_DDR_1_HWIDE_ADDR                                                               (SYS_BASE+0x1dc)
#define SYS_REG_DIV_CLK_AP_DDR_1_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_AP_DDR_1_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE_ADDR                                                           (SYS_BASE+0x1dc)
#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL_ADDR                                                         (SYS_BASE+0x1dc)
#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_AP_DDR_1_DIV_VAL_ADDR                                                             (SYS_BASE+0x1dc)
#define SYS_REG_DIV_CLK_AP_DDR_1_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_AP_DDR_1_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_TIMER1_RST_N_ADDR                                                                 (SYS_BASE+0x1e0)
#define SYS_REG_DIV_CLK_TIMER1_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_TIMER1_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_TIMER1_HWIDE_ADDR                                                                 (SYS_BASE+0x1e0)
#define SYS_REG_DIV_CLK_TIMER1_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_TIMER1_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_TIMER1_HWIDE_ADDR                                                             (SYS_BASE+0x1e0)
#define SYS_SEL_REG_DIV_CLK_TIMER1_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_TIMER1_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_TIMER1_DIV_VAL_ADDR                                                           (SYS_BASE+0x1e0)
#define SYS_SEL_REG_DIV_CLK_TIMER1_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_TIMER1_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_TIMER1_DIV_VAL_ADDR                                                               (SYS_BASE+0x1e0)
#define SYS_REG_DIV_CLK_TIMER1_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_TIMER1_DIV_VAL_MASK                                                               0x003f0000

#define SYS_REG_DIV_CLK_DDRCTRL0_RST_N_ADDR                                                               (SYS_BASE+0x1e4)
#define SYS_REG_DIV_CLK_DDRCTRL0_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_DDRCTRL0_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_DDRCTRL0_HWIDE_ADDR                                                               (SYS_BASE+0x1e4)
#define SYS_REG_DIV_CLK_DDRCTRL0_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_DDRCTRL0_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE_ADDR                                                           (SYS_BASE+0x1e4)
#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL_ADDR                                                         (SYS_BASE+0x1e4)
#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_DDRCTRL0_DIV_VAL_ADDR                                                             (SYS_BASE+0x1e4)
#define SYS_REG_DIV_CLK_DDRCTRL0_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_DDRCTRL0_DIV_VAL_MASK                                                             0x003f0000

#define SYS_REG_DIV_CLK_DDRCTRL1_RST_N_ADDR                                                               (SYS_BASE+0x1e8)
#define SYS_REG_DIV_CLK_DDRCTRL1_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_DDRCTRL1_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_DDRCTRL1_HWIDE_ADDR                                                               (SYS_BASE+0x1e8)
#define SYS_REG_DIV_CLK_DDRCTRL1_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_DDRCTRL1_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE_ADDR                                                           (SYS_BASE+0x1e8)
#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL_ADDR                                                         (SYS_BASE+0x1e8)
#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_DDRCTRL1_DIV_VAL_ADDR                                                             (SYS_BASE+0x1e8)
#define SYS_REG_DIV_CLK_DDRCTRL1_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_DDRCTRL1_DIV_VAL_MASK                                                             0x003f0000

#define SYS_REG_DIV_CLK_PERI0_DDR_RST_N_ADDR                                                              (SYS_BASE+0x1ec)
#define SYS_REG_DIV_CLK_PERI0_DDR_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_PERI0_DDR_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_PERI0_DDR_HWIDE_ADDR                                                              (SYS_BASE+0x1ec)
#define SYS_REG_DIV_CLK_PERI0_DDR_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_PERI0_DDR_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE_ADDR                                                          (SYS_BASE+0x1ec)
#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL_ADDR                                                        (SYS_BASE+0x1ec)
#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_PERI0_DDR_DIV_VAL_ADDR                                                            (SYS_BASE+0x1ec)
#define SYS_REG_DIV_CLK_PERI0_DDR_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_PERI0_DDR_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_BOOTSPI_0_RST_N_ADDR                                                              (SYS_BASE+0x1f0)
#define SYS_REG_DIV_CLK_BOOTSPI_0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_BOOTSPI_0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_BOOTSPI_0_HWIDE_ADDR                                                              (SYS_BASE+0x1f0)
#define SYS_REG_DIV_CLK_BOOTSPI_0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_BOOTSPI_0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE_ADDR                                                          (SYS_BASE+0x1f0)
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x1f0)
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x1f0)
#define SYS_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_BOOTSPI_0_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_BOOTSPI_1_RST_N_ADDR                                                              (SYS_BASE+0x1f4)
#define SYS_REG_DIV_CLK_BOOTSPI_1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_BOOTSPI_1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_BOOTSPI_1_HWIDE_ADDR                                                              (SYS_BASE+0x1f4)
#define SYS_REG_DIV_CLK_BOOTSPI_1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_BOOTSPI_1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE_ADDR                                                          (SYS_BASE+0x1f4)
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x1f4)
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x1f4)
#define SYS_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_BOOTSPI_1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_PWM_PERI0_RST_N_ADDR                                                              (SYS_BASE+0x1f8)
#define SYS_REG_DIV_CLK_PWM_PERI0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_PWM_PERI0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_PWM_PERI0_HWIDE_ADDR                                                              (SYS_BASE+0x1f8)
#define SYS_REG_DIV_CLK_PWM_PERI0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_PWM_PERI0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE_ADDR                                                          (SYS_BASE+0x1f8)
#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL_ADDR                                                        (SYS_BASE+0x1f8)
#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_PWM_PERI0_DIV_VAL_ADDR                                                            (SYS_BASE+0x1f8)
#define SYS_REG_DIV_CLK_PWM_PERI0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_PWM_PERI0_DIV_VAL_MASK                                                            0x003f0000

#define SYS_REG_DIV_CLK_PERI1_DDR_RST_N_ADDR                                                              (SYS_BASE+0x1fc)
#define SYS_REG_DIV_CLK_PERI1_DDR_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_PERI1_DDR_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_PERI1_DDR_HWIDE_ADDR                                                              (SYS_BASE+0x1fc)
#define SYS_REG_DIV_CLK_PERI1_DDR_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_PERI1_DDR_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE_ADDR                                                          (SYS_BASE+0x1fc)
#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL_ADDR                                                        (SYS_BASE+0x1fc)
#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_PERI1_DDR_DIV_VAL_ADDR                                                            (SYS_BASE+0x1fc)
#define SYS_REG_DIV_CLK_PERI1_DDR_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_PERI1_DDR_DIV_VAL_MASK                                                            0x001f0000

#define SYS_MPLL_DSKEWCALLOCK_ADDR                                                                        (SYS_BASE+0x20)
#define SYS_MPLL_DSKEWCALLOCK_LSB                                                                         0
#define SYS_MPLL_DSKEWCALLOCK_MASK                                                                        0x00000001

#define SYS_MPLL_DSKEWCALLOCKCNT_ADDR                                                                     (SYS_BASE+0x20)
#define SYS_MPLL_DSKEWCALLOCKCNT_LSB                                                                      4
#define SYS_MPLL_DSKEWCALLOCKCNT_MASK                                                                     0x000000f0

#define SYS_MPLL_DSKEWCALOUT_ADDR                                                                         (SYS_BASE+0x20)
#define SYS_MPLL_DSKEWCALOUT_LSB                                                                          16
#define SYS_MPLL_DSKEWCALOUT_MASK                                                                         0x0fff0000

#define SYS_REG_DIV_CLK_SPI_0_RST_N_ADDR                                                                  (SYS_BASE+0x200)
#define SYS_REG_DIV_CLK_SPI_0_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_SPI_0_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_SPI_0_HWIDE_ADDR                                                                  (SYS_BASE+0x200)
#define SYS_REG_DIV_CLK_SPI_0_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_SPI_0_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_SPI_0_HWIDE_ADDR                                                              (SYS_BASE+0x200)
#define SYS_SEL_REG_DIV_CLK_SPI_0_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_SPI_0_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_SPI_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x200)
#define SYS_SEL_REG_DIV_CLK_SPI_0_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_SPI_0_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_SPI_0_DIV_VAL_ADDR                                                                (SYS_BASE+0x200)
#define SYS_REG_DIV_CLK_SPI_0_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_SPI_0_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_SPI_1_RST_N_ADDR                                                                  (SYS_BASE+0x204)
#define SYS_REG_DIV_CLK_SPI_1_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_SPI_1_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_SPI_1_HWIDE_ADDR                                                                  (SYS_BASE+0x204)
#define SYS_REG_DIV_CLK_SPI_1_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_SPI_1_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_SPI_1_HWIDE_ADDR                                                              (SYS_BASE+0x204)
#define SYS_SEL_REG_DIV_CLK_SPI_1_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_SPI_1_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_SPI_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x204)
#define SYS_SEL_REG_DIV_CLK_SPI_1_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_SPI_1_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_SPI_1_DIV_VAL_ADDR                                                                (SYS_BASE+0x204)
#define SYS_REG_DIV_CLK_SPI_1_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_SPI_1_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_SPI_SLV_0_RST_N_ADDR                                                              (SYS_BASE+0x208)
#define SYS_REG_DIV_CLK_SPI_SLV_0_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_SPI_SLV_0_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_SPI_SLV_0_HWIDE_ADDR                                                              (SYS_BASE+0x208)
#define SYS_REG_DIV_CLK_SPI_SLV_0_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_SPI_SLV_0_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE_ADDR                                                          (SYS_BASE+0x208)
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x208)
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x208)
#define SYS_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_SPI_SLV_0_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_SPI_SLV_1_RST_N_ADDR                                                              (SYS_BASE+0x20c)
#define SYS_REG_DIV_CLK_SPI_SLV_1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_SPI_SLV_1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_SPI_SLV_1_HWIDE_ADDR                                                              (SYS_BASE+0x20c)
#define SYS_REG_DIV_CLK_SPI_SLV_1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_SPI_SLV_1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE_ADDR                                                          (SYS_BASE+0x20c)
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x20c)
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x20c)
#define SYS_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_SPI_SLV_1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N_ADDR                                                        (SYS_BASE+0x210)
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N_LSB                                                         0
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N_MASK                                                        0x00000001

#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_ADDR                                                        (SYS_BASE+0x210)
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_LSB                                                         1
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_MASK                                                        0x00000002

#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_ADDR                                                    (SYS_BASE+0x210)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_LSB                                                     2
#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE_MASK                                                    0x00000004

#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_ADDR                                                  (SYS_BASE+0x210)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_LSB                                                   3
#define SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_MASK                                                  0x00000008

#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_ADDR                                                      (SYS_BASE+0x210)
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_LSB                                                       16
#define SYS_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL_MASK                                                      0x001f0000

#define SYS_REG_DIV_CLK_USBPHY_REF_0_RST_N_ADDR                                                           (SYS_BASE+0x214)
#define SYS_REG_DIV_CLK_USBPHY_REF_0_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_USBPHY_REF_0_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_USBPHY_REF_0_HWIDE_ADDR                                                           (SYS_BASE+0x214)
#define SYS_REG_DIV_CLK_USBPHY_REF_0_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_USBPHY_REF_0_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE_ADDR                                                       (SYS_BASE+0x214)
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_ADDR                                                     (SYS_BASE+0x214)
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_ADDR                                                         (SYS_BASE+0x214)
#define SYS_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL_MASK                                                         0x007f0000

#define SYS_REG_DIV_CLK_USBPHY_REF_1_RST_N_ADDR                                                           (SYS_BASE+0x218)
#define SYS_REG_DIV_CLK_USBPHY_REF_1_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_USBPHY_REF_1_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_USBPHY_REF_1_HWIDE_ADDR                                                           (SYS_BASE+0x218)
#define SYS_REG_DIV_CLK_USBPHY_REF_1_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_USBPHY_REF_1_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE_ADDR                                                       (SYS_BASE+0x218)
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_ADDR                                                     (SYS_BASE+0x218)
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_ADDR                                                         (SYS_BASE+0x218)
#define SYS_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL_MASK                                                         0x007f0000

#define SYS_REG_DIV_CLK_USBCTRL_REF_0_RST_N_ADDR                                                          (SYS_BASE+0x21c)
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_ADDR                                                          (SYS_BASE+0x21c)
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_ADDR                                                      (SYS_BASE+0x21c)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_ADDR                                                    (SYS_BASE+0x21c)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_ADDR                                                        (SYS_BASE+0x21c)
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL_MASK                                                        0x001f0000

#define SYS_REG_DIV_CLK_USBCTRL_REF_1_RST_N_ADDR                                                          (SYS_BASE+0x220)
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_RST_N_LSB                                                           0
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_RST_N_MASK                                                          0x00000001

#define SYS_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_ADDR                                                          (SYS_BASE+0x220)
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_LSB                                                           1
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_MASK                                                          0x00000002

#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_ADDR                                                      (SYS_BASE+0x220)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_LSB                                                       2
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE_MASK                                                      0x00000004

#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_ADDR                                                    (SYS_BASE+0x220)
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_LSB                                                     3
#define SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_MASK                                                    0x00000008

#define SYS_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_ADDR                                                        (SYS_BASE+0x220)
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_LSB                                                         16
#define SYS_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL_MASK                                                        0x001f0000

#define SYS_REG_DIV_CLK_SPACC_RST_N_ADDR                                                                  (SYS_BASE+0x224)
#define SYS_REG_DIV_CLK_SPACC_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_SPACC_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_SPACC_HWIDE_ADDR                                                                  (SYS_BASE+0x224)
#define SYS_REG_DIV_CLK_SPACC_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_SPACC_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_SPACC_HWIDE_ADDR                                                              (SYS_BASE+0x224)
#define SYS_SEL_REG_DIV_CLK_SPACC_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_SPACC_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_SPACC_DIV_VAL_ADDR                                                            (SYS_BASE+0x224)
#define SYS_SEL_REG_DIV_CLK_SPACC_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_SPACC_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_SPACC_DIV_VAL_ADDR                                                                (SYS_BASE+0x224)
#define SYS_REG_DIV_CLK_SPACC_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_SPACC_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_EFUSE_RST_N_ADDR                                                                  (SYS_BASE+0x228)
#define SYS_REG_DIV_CLK_EFUSE_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_EFUSE_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_EFUSE_HWIDE_ADDR                                                                  (SYS_BASE+0x228)
#define SYS_REG_DIV_CLK_EFUSE_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_EFUSE_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_EFUSE_HWIDE_ADDR                                                              (SYS_BASE+0x228)
#define SYS_SEL_REG_DIV_CLK_EFUSE_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_EFUSE_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_EFUSE_DIV_VAL_ADDR                                                            (SYS_BASE+0x228)
#define SYS_SEL_REG_DIV_CLK_EFUSE_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_EFUSE_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_EFUSE_DIV_VAL_ADDR                                                                (SYS_BASE+0x228)
#define SYS_REG_DIV_CLK_EFUSE_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_EFUSE_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_EMMC0_TRF_0_RST_N_ADDR                                                            (SYS_BASE+0x22c)
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_ADDR                                                            (SYS_BASE+0x22c)
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_ADDR                                                        (SYS_BASE+0x22c)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_ADDR                                                      (SYS_BASE+0x22c)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_ADDR                                                          (SYS_BASE+0x22c)
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_EMMC0_TRF_1_RST_N_ADDR                                                            (SYS_BASE+0x230)
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_ADDR                                                            (SYS_BASE+0x230)
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_ADDR                                                        (SYS_BASE+0x230)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_ADDR                                                      (SYS_BASE+0x230)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_ADDR                                                          (SYS_BASE+0x230)
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_EMMC0_LBT_RST_N_ADDR                                                              (SYS_BASE+0x234)
#define SYS_REG_DIV_CLK_EMMC0_LBT_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_EMMC0_LBT_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_EMMC0_LBT_HWIDE_ADDR                                                              (SYS_BASE+0x234)
#define SYS_REG_DIV_CLK_EMMC0_LBT_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_EMMC0_LBT_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE_ADDR                                                          (SYS_BASE+0x234)
#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_ADDR                                                        (SYS_BASE+0x234)
#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_ADDR                                                            (SYS_BASE+0x234)
#define SYS_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_EMMC0_LBT_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_EMMC0_BASE_RST_N_ADDR                                                             (SYS_BASE+0x238)
#define SYS_REG_DIV_CLK_EMMC0_BASE_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_EMMC0_BASE_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_EMMC0_BASE_HWIDE_ADDR                                                             (SYS_BASE+0x238)
#define SYS_REG_DIV_CLK_EMMC0_BASE_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_EMMC0_BASE_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE_ADDR                                                         (SYS_BASE+0x238)
#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_ADDR                                                       (SYS_BASE+0x238)
#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_ADDR                                                           (SYS_BASE+0x238)
#define SYS_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_EMMC0_BASE_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_EMMC0_TM_RST_N_ADDR                                                               (SYS_BASE+0x23c)
#define SYS_REG_DIV_CLK_EMMC0_TM_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_EMMC0_TM_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_EMMC0_TM_HWIDE_ADDR                                                               (SYS_BASE+0x23c)
#define SYS_REG_DIV_CLK_EMMC0_TM_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_EMMC0_TM_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE_ADDR                                                           (SYS_BASE+0x23c)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL_ADDR                                                         (SYS_BASE+0x23c)
#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_EMMC0_TM_DIV_VAL_ADDR                                                             (SYS_BASE+0x23c)
#define SYS_REG_DIV_CLK_EMMC0_TM_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_EMMC0_TM_DIV_VAL_MASK                                                             0x001f0000

#define SYS_MPLL_CURRENT_FREQ_ADDR                                                                        (SYS_BASE+0x24)

#define SYS_REG_DIV_CLK_EMMC0_CQET_RST_N_ADDR                                                             (SYS_BASE+0x240)
#define SYS_REG_DIV_CLK_EMMC0_CQET_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_EMMC0_CQET_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_EMMC0_CQET_HWIDE_ADDR                                                             (SYS_BASE+0x240)
#define SYS_REG_DIV_CLK_EMMC0_CQET_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_EMMC0_CQET_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE_ADDR                                                         (SYS_BASE+0x240)
#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_ADDR                                                       (SYS_BASE+0x240)
#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_ADDR                                                           (SYS_BASE+0x240)
#define SYS_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_EMMC0_CQET_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_EMMC1_CORE_0_RST_N_ADDR                                                           (SYS_BASE+0x244)
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_ADDR                                                           (SYS_BASE+0x244)
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_ADDR                                                       (SYS_BASE+0x244)
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_ADDR                                                     (SYS_BASE+0x244)
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_ADDR                                                         (SYS_BASE+0x244)
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL_MASK                                                         0x001f0000

#define SYS_REG_DIV_CLK_EMMC1_CORE_1_RST_N_ADDR                                                           (SYS_BASE+0x248)
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_ADDR                                                           (SYS_BASE+0x248)
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_ADDR                                                       (SYS_BASE+0x248)
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_ADDR                                                     (SYS_BASE+0x248)
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_ADDR                                                         (SYS_BASE+0x248)
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL_MASK                                                         0x001f0000

#define SYS_REG_DIV_CLK_SDIO2_CORE_0_RST_N_ADDR                                                           (SYS_BASE+0x24c)
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_ADDR                                                           (SYS_BASE+0x24c)
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_ADDR                                                       (SYS_BASE+0x24c)
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_ADDR                                                     (SYS_BASE+0x24c)
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_ADDR                                                         (SYS_BASE+0x24c)
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL_MASK                                                         0x001f0000

#define SYS_REG_DIV_CLK_SDIO2_CORE_1_RST_N_ADDR                                                           (SYS_BASE+0x250)
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_RST_N_LSB                                                            0
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_RST_N_MASK                                                           0x00000001

#define SYS_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_ADDR                                                           (SYS_BASE+0x250)
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_LSB                                                            1
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_MASK                                                           0x00000002

#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_ADDR                                                       (SYS_BASE+0x250)
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_LSB                                                        2
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE_MASK                                                       0x00000004

#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_ADDR                                                     (SYS_BASE+0x250)
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_LSB                                                      3
#define SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_MASK                                                     0x00000008

#define SYS_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_ADDR                                                         (SYS_BASE+0x250)
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_LSB                                                          16
#define SYS_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL_MASK                                                         0x001f0000

#define SYS_REG_DIV_CLK_GMAC_MGT_RST_N_ADDR                                                               (SYS_BASE+0x254)
#define SYS_REG_DIV_CLK_GMAC_MGT_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_GMAC_MGT_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_GMAC_MGT_HWIDE_ADDR                                                               (SYS_BASE+0x254)
#define SYS_REG_DIV_CLK_GMAC_MGT_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_GMAC_MGT_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE_ADDR                                                           (SYS_BASE+0x254)
#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL_ADDR                                                         (SYS_BASE+0x254)
#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_GMAC_MGT_DIV_VAL_ADDR                                                             (SYS_BASE+0x254)
#define SYS_REG_DIV_CLK_GMAC_MGT_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_GMAC_MGT_DIV_VAL_MASK                                                             0x001f0000

#define SYS_REG_DIV_CLK_VPU_0_RST_N_ADDR                                                                  (SYS_BASE+0x258)
#define SYS_REG_DIV_CLK_VPU_0_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_VPU_0_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_VPU_0_HWIDE_ADDR                                                                  (SYS_BASE+0x258)
#define SYS_REG_DIV_CLK_VPU_0_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_VPU_0_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_VPU_0_HWIDE_ADDR                                                              (SYS_BASE+0x258)
#define SYS_SEL_REG_DIV_CLK_VPU_0_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_VPU_0_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_VPU_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x258)
#define SYS_SEL_REG_DIV_CLK_VPU_0_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_VPU_0_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_VPU_0_DIV_VAL_ADDR                                                                (SYS_BASE+0x258)
#define SYS_REG_DIV_CLK_VPU_0_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_VPU_0_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_VPU_1_RST_N_ADDR                                                                  (SYS_BASE+0x25c)
#define SYS_REG_DIV_CLK_VPU_1_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_VPU_1_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_VPU_1_HWIDE_ADDR                                                                  (SYS_BASE+0x25c)
#define SYS_REG_DIV_CLK_VPU_1_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_VPU_1_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_VPU_1_HWIDE_ADDR                                                              (SYS_BASE+0x25c)
#define SYS_SEL_REG_DIV_CLK_VPU_1_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_VPU_1_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_VPU_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x25c)
#define SYS_SEL_REG_DIV_CLK_VPU_1_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_VPU_1_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_VPU_1_DIV_VAL_ADDR                                                                (SYS_BASE+0x25c)
#define SYS_REG_DIV_CLK_VPU_1_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_VPU_1_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_GPU_0_RST_N_ADDR                                                                  (SYS_BASE+0x260)
#define SYS_REG_DIV_CLK_GPU_0_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_GPU_0_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_GPU_0_HWIDE_ADDR                                                                  (SYS_BASE+0x260)
#define SYS_REG_DIV_CLK_GPU_0_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_GPU_0_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_GPU_0_HWIDE_ADDR                                                              (SYS_BASE+0x260)
#define SYS_SEL_REG_DIV_CLK_GPU_0_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_GPU_0_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_GPU_0_DIV_VAL_ADDR                                                            (SYS_BASE+0x260)
#define SYS_SEL_REG_DIV_CLK_GPU_0_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_GPU_0_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_GPU_0_DIV_VAL_ADDR                                                                (SYS_BASE+0x260)
#define SYS_REG_DIV_CLK_GPU_0_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_GPU_0_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_GPU_1_RST_N_ADDR                                                                  (SYS_BASE+0x264)
#define SYS_REG_DIV_CLK_GPU_1_RST_N_LSB                                                                   0
#define SYS_REG_DIV_CLK_GPU_1_RST_N_MASK                                                                  0x00000001

#define SYS_REG_DIV_CLK_GPU_1_HWIDE_ADDR                                                                  (SYS_BASE+0x264)
#define SYS_REG_DIV_CLK_GPU_1_HWIDE_LSB                                                                   1
#define SYS_REG_DIV_CLK_GPU_1_HWIDE_MASK                                                                  0x00000002

#define SYS_SEL_REG_DIV_CLK_GPU_1_HWIDE_ADDR                                                              (SYS_BASE+0x264)
#define SYS_SEL_REG_DIV_CLK_GPU_1_HWIDE_LSB                                                               2
#define SYS_SEL_REG_DIV_CLK_GPU_1_HWIDE_MASK                                                              0x00000004

#define SYS_SEL_REG_DIV_CLK_GPU_1_DIV_VAL_ADDR                                                            (SYS_BASE+0x264)
#define SYS_SEL_REG_DIV_CLK_GPU_1_DIV_VAL_LSB                                                             3
#define SYS_SEL_REG_DIV_CLK_GPU_1_DIV_VAL_MASK                                                            0x00000008

#define SYS_REG_DIV_CLK_GPU_1_DIV_VAL_ADDR                                                                (SYS_BASE+0x264)
#define SYS_REG_DIV_CLK_GPU_1_DIV_VAL_LSB                                                                 16
#define SYS_REG_DIV_CLK_GPU_1_DIV_VAL_MASK                                                                0x001f0000

#define SYS_REG_DIV_CLK_DC_CORE_RST_N_ADDR                                                                (SYS_BASE+0x268)
#define SYS_REG_DIV_CLK_DC_CORE_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_DC_CORE_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_DC_CORE_HWIDE_ADDR                                                                (SYS_BASE+0x268)
#define SYS_REG_DIV_CLK_DC_CORE_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_DC_CORE_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_DC_CORE_HWIDE_ADDR                                                            (SYS_BASE+0x268)
#define SYS_SEL_REG_DIV_CLK_DC_CORE_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_DC_CORE_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL_ADDR                                                          (SYS_BASE+0x268)
#define SYS_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_DC_CORE_DIV_VAL_ADDR                                                              (SYS_BASE+0x268)
#define SYS_REG_DIV_CLK_DC_CORE_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_DC_CORE_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_DC_PIXEL1_RST_N_ADDR                                                              (SYS_BASE+0x26c)
#define SYS_REG_DIV_CLK_DC_PIXEL1_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_DC_PIXEL1_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_DC_PIXEL1_HWIDE_ADDR                                                              (SYS_BASE+0x26c)
#define SYS_REG_DIV_CLK_DC_PIXEL1_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_DC_PIXEL1_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE_ADDR                                                          (SYS_BASE+0x26c)
#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_ADDR                                                        (SYS_BASE+0x26c)
#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_ADDR                                                            (SYS_BASE+0x26c)
#define SYS_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_DC_PIXEL1_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_ISP_IDI_RST_N_ADDR                                                                (SYS_BASE+0x270)
#define SYS_REG_DIV_CLK_ISP_IDI_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_ISP_IDI_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_ISP_IDI_HWIDE_ADDR                                                                (SYS_BASE+0x270)
#define SYS_REG_DIV_CLK_ISP_IDI_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_ISP_IDI_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_ISP_IDI_HWIDE_ADDR                                                            (SYS_BASE+0x270)
#define SYS_SEL_REG_DIV_CLK_ISP_IDI_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_ISP_IDI_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL_ADDR                                                          (SYS_BASE+0x270)
#define SYS_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_ISP_IDI_DIV_VAL_ADDR                                                              (SYS_BASE+0x270)
#define SYS_REG_DIV_CLK_ISP_IDI_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_ISP_IDI_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_IMAGE_AXI_RST_N_ADDR                                                              (SYS_BASE+0x274)
#define SYS_REG_DIV_CLK_IMAGE_AXI_RST_N_LSB                                                               0
#define SYS_REG_DIV_CLK_IMAGE_AXI_RST_N_MASK                                                              0x00000001

#define SYS_REG_DIV_CLK_IMAGE_AXI_HWIDE_ADDR                                                              (SYS_BASE+0x274)
#define SYS_REG_DIV_CLK_IMAGE_AXI_HWIDE_LSB                                                               1
#define SYS_REG_DIV_CLK_IMAGE_AXI_HWIDE_MASK                                                              0x00000002

#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE_ADDR                                                          (SYS_BASE+0x274)
#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE_LSB                                                           2
#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE_MASK                                                          0x00000004

#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_ADDR                                                        (SYS_BASE+0x274)
#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_LSB                                                         3
#define SYS_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_MASK                                                        0x00000008

#define SYS_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_ADDR                                                            (SYS_BASE+0x274)
#define SYS_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_LSB                                                             16
#define SYS_REG_DIV_CLK_IMAGE_AXI_DIV_VAL_MASK                                                            0x001f0000

#define SYS_REG_DIV_CLK_ISP_AXI_RST_N_ADDR                                                                (SYS_BASE+0x278)
#define SYS_REG_DIV_CLK_ISP_AXI_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_ISP_AXI_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_ISP_AXI_HWIDE_ADDR                                                                (SYS_BASE+0x278)
#define SYS_REG_DIV_CLK_ISP_AXI_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_ISP_AXI_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_ISP_AXI_HWIDE_ADDR                                                            (SYS_BASE+0x278)
#define SYS_SEL_REG_DIV_CLK_ISP_AXI_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_ISP_AXI_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL_ADDR                                                          (SYS_BASE+0x278)
#define SYS_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_ISP_AXI_DIV_VAL_ADDR                                                              (SYS_BASE+0x278)
#define SYS_REG_DIV_CLK_ISP_AXI_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_ISP_AXI_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_ISP_CORE_RST_N_ADDR                                                               (SYS_BASE+0x27c)
#define SYS_REG_DIV_CLK_ISP_CORE_RST_N_LSB                                                                0
#define SYS_REG_DIV_CLK_ISP_CORE_RST_N_MASK                                                               0x00000001

#define SYS_REG_DIV_CLK_ISP_CORE_HWIDE_ADDR                                                               (SYS_BASE+0x27c)
#define SYS_REG_DIV_CLK_ISP_CORE_HWIDE_LSB                                                                1
#define SYS_REG_DIV_CLK_ISP_CORE_HWIDE_MASK                                                               0x00000002

#define SYS_SEL_REG_DIV_CLK_ISP_CORE_HWIDE_ADDR                                                           (SYS_BASE+0x27c)
#define SYS_SEL_REG_DIV_CLK_ISP_CORE_HWIDE_LSB                                                            2
#define SYS_SEL_REG_DIV_CLK_ISP_CORE_HWIDE_MASK                                                           0x00000004

#define SYS_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL_ADDR                                                         (SYS_BASE+0x27c)
#define SYS_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL_LSB                                                          3
#define SYS_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL_MASK                                                         0x00000008

#define SYS_REG_DIV_CLK_ISP_CORE_DIV_VAL_ADDR                                                             (SYS_BASE+0x27c)
#define SYS_REG_DIV_CLK_ISP_CORE_DIV_VAL_LSB                                                              16
#define SYS_REG_DIV_CLK_ISP_CORE_DIV_VAL_MASK                                                             0x001f0000

#define SYS_NPLL_REFDIV_ADDR                                                                              (SYS_BASE+0x28)
#define SYS_NPLL_REFDIV_LSB                                                                               0
#define SYS_NPLL_REFDIV_MASK                                                                              0x0000003f

#define SYS_NPLL_POSTDIV1_ADDR                                                                            (SYS_BASE+0x28)
#define SYS_NPLL_POSTDIV1_LSB                                                                             8
#define SYS_NPLL_POSTDIV1_MASK                                                                            0x00000700

#define SYS_NPLL_POSTDIV2_ADDR                                                                            (SYS_BASE+0x28)
#define SYS_NPLL_POSTDIV2_LSB                                                                             12
#define SYS_NPLL_POSTDIV2_MASK                                                                            0x00007000

#define SYS_NPLL_FBDIV_ADDR                                                                               (SYS_BASE+0x28)
#define SYS_NPLL_FBDIV_LSB                                                                                16
#define SYS_NPLL_FBDIV_MASK                                                                               0x0fff0000

#define SYS_REG_DIV_CLK_ISP_MCM_RST_N_ADDR                                                                (SYS_BASE+0x280)
#define SYS_REG_DIV_CLK_ISP_MCM_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_ISP_MCM_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_ISP_MCM_HWIDE_ADDR                                                                (SYS_BASE+0x280)
#define SYS_REG_DIV_CLK_ISP_MCM_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_ISP_MCM_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_ISP_MCM_HWIDE_ADDR                                                            (SYS_BASE+0x280)
#define SYS_SEL_REG_DIV_CLK_ISP_MCM_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_ISP_MCM_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL_ADDR                                                          (SYS_BASE+0x280)
#define SYS_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_ISP_MCM_DIV_VAL_ADDR                                                              (SYS_BASE+0x280)
#define SYS_REG_DIV_CLK_ISP_MCM_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_ISP_MCM_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_DWP_VSE_RST_N_ADDR                                                                (SYS_BASE+0x284)
#define SYS_REG_DIV_CLK_DWP_VSE_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_DWP_VSE_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_DWP_VSE_HWIDE_ADDR                                                                (SYS_BASE+0x284)
#define SYS_REG_DIV_CLK_DWP_VSE_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_DWP_VSE_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_DWP_VSE_HWIDE_ADDR                                                            (SYS_BASE+0x284)
#define SYS_SEL_REG_DIV_CLK_DWP_VSE_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_DWP_VSE_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL_ADDR                                                          (SYS_BASE+0x284)
#define SYS_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_DWP_VSE_DIV_VAL_ADDR                                                              (SYS_BASE+0x284)
#define SYS_REG_DIV_CLK_DWP_VSE_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_DWP_VSE_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_DWP_DWE_RST_N_ADDR                                                                (SYS_BASE+0x288)
#define SYS_REG_DIV_CLK_DWP_DWE_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_DWP_DWE_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_DWP_DWE_HWIDE_ADDR                                                                (SYS_BASE+0x288)
#define SYS_REG_DIV_CLK_DWP_DWE_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_DWP_DWE_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_DWP_DWE_HWIDE_ADDR                                                            (SYS_BASE+0x288)
#define SYS_SEL_REG_DIV_CLK_DWP_DWE_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_DWP_DWE_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL_ADDR                                                          (SYS_BASE+0x288)
#define SYS_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_DWP_DWE_DIV_VAL_ADDR                                                              (SYS_BASE+0x288)
#define SYS_REG_DIV_CLK_DWP_DWE_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_DWP_DWE_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_DWP_AXI_RST_N_ADDR                                                                (SYS_BASE+0x28c)
#define SYS_REG_DIV_CLK_DWP_AXI_RST_N_LSB                                                                 0
#define SYS_REG_DIV_CLK_DWP_AXI_RST_N_MASK                                                                0x00000001

#define SYS_REG_DIV_CLK_DWP_AXI_HWIDE_ADDR                                                                (SYS_BASE+0x28c)
#define SYS_REG_DIV_CLK_DWP_AXI_HWIDE_LSB                                                                 1
#define SYS_REG_DIV_CLK_DWP_AXI_HWIDE_MASK                                                                0x00000002

#define SYS_SEL_REG_DIV_CLK_DWP_AXI_HWIDE_ADDR                                                            (SYS_BASE+0x28c)
#define SYS_SEL_REG_DIV_CLK_DWP_AXI_HWIDE_LSB                                                             2
#define SYS_SEL_REG_DIV_CLK_DWP_AXI_HWIDE_MASK                                                            0x00000004

#define SYS_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL_ADDR                                                          (SYS_BASE+0x28c)
#define SYS_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL_LSB                                                           3
#define SYS_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL_MASK                                                          0x00000008

#define SYS_REG_DIV_CLK_DWP_AXI_DIV_VAL_ADDR                                                              (SYS_BASE+0x28c)
#define SYS_REG_DIV_CLK_DWP_AXI_DIV_VAL_LSB                                                               16
#define SYS_REG_DIV_CLK_DWP_AXI_DIV_VAL_MASK                                                              0x001f0000

#define SYS_REG_DIV_CLK_NPU0_0_RST_N_ADDR                                                                 (SYS_BASE+0x290)
#define SYS_REG_DIV_CLK_NPU0_0_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_NPU0_0_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_NPU0_0_HWIDE_ADDR                                                                 (SYS_BASE+0x290)
#define SYS_REG_DIV_CLK_NPU0_0_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_NPU0_0_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_NPU0_0_HWIDE_ADDR                                                             (SYS_BASE+0x290)
#define SYS_SEL_REG_DIV_CLK_NPU0_0_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_NPU0_0_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL_ADDR                                                           (SYS_BASE+0x290)
#define SYS_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_NPU0_0_DIV_VAL_ADDR                                                               (SYS_BASE+0x290)
#define SYS_REG_DIV_CLK_NPU0_0_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_NPU0_0_DIV_VAL_MASK                                                               0x001f0000

#define SYS_REG_DIV_CLK_NPU0_1_RST_N_ADDR                                                                 (SYS_BASE+0x294)
#define SYS_REG_DIV_CLK_NPU0_1_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_NPU0_1_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_NPU0_1_HWIDE_ADDR                                                                 (SYS_BASE+0x294)
#define SYS_REG_DIV_CLK_NPU0_1_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_NPU0_1_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_NPU0_1_HWIDE_ADDR                                                             (SYS_BASE+0x294)
#define SYS_SEL_REG_DIV_CLK_NPU0_1_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_NPU0_1_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL_ADDR                                                           (SYS_BASE+0x294)
#define SYS_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_NPU0_1_DIV_VAL_ADDR                                                               (SYS_BASE+0x294)
#define SYS_REG_DIV_CLK_NPU0_1_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_NPU0_1_DIV_VAL_MASK                                                               0x001f0000

#define SYS_REG_DIV_CLK_NPU0_SYM_0_RST_N_ADDR                                                             (SYS_BASE+0x298)
#define SYS_REG_DIV_CLK_NPU0_SYM_0_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_NPU0_SYM_0_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_NPU0_SYM_0_HWIDE_ADDR                                                             (SYS_BASE+0x298)
#define SYS_REG_DIV_CLK_NPU0_SYM_0_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_NPU0_SYM_0_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE_ADDR                                                         (SYS_BASE+0x298)
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_ADDR                                                       (SYS_BASE+0x298)
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_ADDR                                                           (SYS_BASE+0x298)
#define SYS_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_NPU0_SYM_1_RST_N_ADDR                                                             (SYS_BASE+0x29c)
#define SYS_REG_DIV_CLK_NPU0_SYM_1_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_NPU0_SYM_1_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_NPU0_SYM_1_HWIDE_ADDR                                                             (SYS_BASE+0x29c)
#define SYS_REG_DIV_CLK_NPU0_SYM_1_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_NPU0_SYM_1_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE_ADDR                                                         (SYS_BASE+0x29c)
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_ADDR                                                       (SYS_BASE+0x29c)
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_ADDR                                                           (SYS_BASE+0x29c)
#define SYS_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_CLCI_AC_RX_RST_N_ADDR                                                             (SYS_BASE+0x2a0)
#define SYS_REG_DIV_CLK_CLCI_AC_RX_RST_N_LSB                                                              0
#define SYS_REG_DIV_CLK_CLCI_AC_RX_RST_N_MASK                                                             0x00000001

#define SYS_REG_DIV_CLK_CLCI_AC_RX_HWIDE_ADDR                                                             (SYS_BASE+0x2a0)
#define SYS_REG_DIV_CLK_CLCI_AC_RX_HWIDE_LSB                                                              1
#define SYS_REG_DIV_CLK_CLCI_AC_RX_HWIDE_MASK                                                             0x00000002

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE_ADDR                                                         (SYS_BASE+0x2a0)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE_LSB                                                          2
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE_MASK                                                         0x00000004

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_ADDR                                                       (SYS_BASE+0x2a0)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_LSB                                                        3
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_MASK                                                       0x00000008

#define SYS_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_ADDR                                                           (SYS_BASE+0x2a0)
#define SYS_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_LSB                                                            16
#define SYS_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL_MASK                                                           0x001f0000

#define SYS_REG_DIV_CLK_CLCI_AC_400_RST_N_ADDR                                                            (SYS_BASE+0x2a4)
#define SYS_REG_DIV_CLK_CLCI_AC_400_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CLCI_AC_400_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CLCI_AC_400_HWIDE_ADDR                                                            (SYS_BASE+0x2a4)
#define SYS_REG_DIV_CLK_CLCI_AC_400_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CLCI_AC_400_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE_ADDR                                                        (SYS_BASE+0x2a4)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_ADDR                                                      (SYS_BASE+0x2a4)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_ADDR                                                          (SYS_BASE+0x2a4)
#define SYS_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CLCI_AC_400_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_CLCI_AC_485_RST_N_ADDR                                                            (SYS_BASE+0x2a8)
#define SYS_REG_DIV_CLK_CLCI_AC_485_RST_N_LSB                                                             0
#define SYS_REG_DIV_CLK_CLCI_AC_485_RST_N_MASK                                                            0x00000001

#define SYS_REG_DIV_CLK_CLCI_AC_485_HWIDE_ADDR                                                            (SYS_BASE+0x2a8)
#define SYS_REG_DIV_CLK_CLCI_AC_485_HWIDE_LSB                                                             1
#define SYS_REG_DIV_CLK_CLCI_AC_485_HWIDE_MASK                                                            0x00000002

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE_ADDR                                                        (SYS_BASE+0x2a8)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE_LSB                                                         2
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE_MASK                                                        0x00000004

#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_ADDR                                                      (SYS_BASE+0x2a8)
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_LSB                                                       3
#define SYS_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_MASK                                                      0x00000008

#define SYS_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_ADDR                                                          (SYS_BASE+0x2a8)
#define SYS_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_LSB                                                           16
#define SYS_REG_DIV_CLK_CLCI_AC_485_DIV_VAL_MASK                                                          0x001f0000

#define SYS_REG_DIV_CLK_REPAIR_RST_N_ADDR                                                                 (SYS_BASE+0x2ac)
#define SYS_REG_DIV_CLK_REPAIR_RST_N_LSB                                                                  0
#define SYS_REG_DIV_CLK_REPAIR_RST_N_MASK                                                                 0x00000001

#define SYS_REG_DIV_CLK_REPAIR_HWIDE_ADDR                                                                 (SYS_BASE+0x2ac)
#define SYS_REG_DIV_CLK_REPAIR_HWIDE_LSB                                                                  1
#define SYS_REG_DIV_CLK_REPAIR_HWIDE_MASK                                                                 0x00000002

#define SYS_SEL_REG_DIV_CLK_REPAIR_HWIDE_ADDR                                                             (SYS_BASE+0x2ac)
#define SYS_SEL_REG_DIV_CLK_REPAIR_HWIDE_LSB                                                              2
#define SYS_SEL_REG_DIV_CLK_REPAIR_HWIDE_MASK                                                             0x00000004

#define SYS_SEL_REG_DIV_CLK_REPAIR_DIV_VAL_ADDR                                                           (SYS_BASE+0x2ac)
#define SYS_SEL_REG_DIV_CLK_REPAIR_DIV_VAL_LSB                                                            3
#define SYS_SEL_REG_DIV_CLK_REPAIR_DIV_VAL_MASK                                                           0x00000008

#define SYS_REG_DIV_CLK_REPAIR_DIV_VAL_ADDR                                                               (SYS_BASE+0x2ac)
#define SYS_REG_DIV_CLK_REPAIR_DIV_VAL_LSB                                                                16
#define SYS_REG_DIV_CLK_REPAIR_DIV_VAL_MASK                                                               0x007f0000

#define SYS_NPLL_FRAC_ADDR                                                                                (SYS_BASE+0x2c)

#define SYS_NPLL_PLLEN_ADDR                                                                               (SYS_BASE+0x30)

#define SYS_REG_NPLL_CLK_EN_ADDR                                                                          (SYS_BASE+0x34)
#define SYS_REG_NPLL_CLK_EN_LSB                                                                           0
#define SYS_REG_NPLL_CLK_EN_MASK                                                                          0x00000001

#define SYS_REG_NPLL_CLKEN_MUX_SEL_ADDR                                                                   (SYS_BASE+0x34)
#define SYS_REG_NPLL_CLKEN_MUX_SEL_LSB                                                                    1
#define SYS_REG_NPLL_CLKEN_MUX_SEL_MASK                                                                   0x00000002

#define SYS_NPLL_LOCK_ADDR                                                                                (SYS_BASE+0x38)

#define SYS_NPLL_DSMEN_ADDR                                                                               (SYS_BASE+0x3c)
#define SYS_NPLL_DSMEN_LSB                                                                                0
#define SYS_NPLL_DSMEN_MASK                                                                               0x00000001

#define SYS_NPLL_FOUTPOSTDIVEN_ADDR                                                                       (SYS_BASE+0x3c)
#define SYS_NPLL_FOUTPOSTDIVEN_LSB                                                                        1
#define SYS_NPLL_FOUTPOSTDIVEN_MASK                                                                       0x00000002

#define SYS_NPLL_DACEN_ADDR                                                                               (SYS_BASE+0x3c)
#define SYS_NPLL_DACEN_LSB                                                                                2
#define SYS_NPLL_DACEN_MASK                                                                               0x00000004

#define SYS_NPLL_BYPASS_ADDR                                                                              (SYS_BASE+0x3c)
#define SYS_NPLL_BYPASS_LSB                                                                               3
#define SYS_NPLL_BYPASS_MASK                                                                              0x00000008

#define SYS_MPLL_FRAC_ADDR                                                                                (SYS_BASE+0x4)

#define SYS_NPLL_USE_INITIAL_CFG_ADDR                                                                     (SYS_BASE+0x40)
#define SYS_NPLL_USE_INITIAL_CFG_LSB                                                                      0
#define SYS_NPLL_USE_INITIAL_CFG_MASK                                                                     0x00000001

#define SYS_NPLL_FAST_MODE_ADDR                                                                           (SYS_BASE+0x40)
#define SYS_NPLL_FAST_MODE_LSB                                                                            1
#define SYS_NPLL_FAST_MODE_MASK                                                                           0x00000002

#define SYS_REG_SOFT_RESET_X_CHIP_ADDR                                                                    (SYS_BASE+0x400)

#define SYS_REG_SW_ROOT_RESET_EN_ADDR                                                                     (SYS_BASE+0x404)

#define SYS_REG_WDT0_EN_ADDR                                                                              (SYS_BASE+0x408)

#define SYS_REG_WDT1_EN_ADDR                                                                              (SYS_BASE+0x40c)

#define SYS_REG_LAST_RESET_SOURCE_ADDR                                                                    (SYS_BASE+0x410)

#define SYS_REG_SOFT_RESET_X_CFG_ADDR                                                                     (SYS_BASE+0x414)

#define SYS_REG_SOFT_RESET_X_GENERIC_TIMER_ADDR                                                           (SYS_BASE+0x418)

#define SYS_REG_SOFT_RESET_X_SYSRAM_ADDR                                                                  (SYS_BASE+0x41c)

#define SYS_REG_SOFT_RESET_X_ADC_ADDR                                                                     (SYS_BASE+0x420)

#define SYS_REG_SOFT_RESET_X_RTC_ADDR                                                                     (SYS_BASE+0x424)

#define SYS_REG_SOFT_RESET_X_GPIO0_ADDR                                                                   (SYS_BASE+0x428)

#define SYS_REG_SOFT_RESET_X_PMU_ADDR                                                                     (SYS_BASE+0x42c)

#define SYS_REG_SOFT_RESET_X_TOP_FAB1_ADDR                                                                (SYS_BASE+0x430)

#define SYS_REG_SOFT_RESET_X_TOP_FAB2_ADDR                                                                (SYS_BASE+0x434)

#define SYS_REG_SOFT_RESET_X_GPU_DDR_ADDR                                                                 (SYS_BASE+0x438)

#define SYS_REG_SOFT_RESET_X_NPU0_DDR_ADDR                                                                (SYS_BASE+0x43c)

#define SYS_NPLL_DSKEWCALCNT_ADDR                                                                         (SYS_BASE+0x44)
#define SYS_NPLL_DSKEWCALCNT_LSB                                                                          0
#define SYS_NPLL_DSKEWCALCNT_MASK                                                                         0x00000007

#define SYS_NPLL_DSKEWCALEN_ADDR                                                                          (SYS_BASE+0x44)
#define SYS_NPLL_DSKEWCALEN_LSB                                                                           3
#define SYS_NPLL_DSKEWCALEN_MASK                                                                          0x00000008

#define SYS_NPLL_DSKEWCALIN_ADDR                                                                          (SYS_BASE+0x44)
#define SYS_NPLL_DSKEWCALIN_LSB                                                                           4
#define SYS_NPLL_DSKEWCALIN_MASK                                                                          0x0000fff0

#define SYS_NPLL_DSKEWFASTCAL_ADDR                                                                        (SYS_BASE+0x44)
#define SYS_NPLL_DSKEWFASTCAL_LSB                                                                         16
#define SYS_NPLL_DSKEWFASTCAL_MASK                                                                        0x00010000

#define SYS_NPLL_DSKEWCALBYP_ADDR                                                                         (SYS_BASE+0x44)
#define SYS_NPLL_DSKEWCALBYP_LSB                                                                          31
#define SYS_NPLL_DSKEWCALBYP_MASK                                                                         0x80000000

#define SYS_REG_SOFT_RESET_X_NPU1_DDR_ADDR                                                                (SYS_BASE+0x440)

#define SYS_REG_SOFT_RESET_X_IMAGE_DDR_ADDR                                                               (SYS_BASE+0x444)

#define SYS_REG_SOFT_RESET_X_ISP_DDR_ADDR                                                                 (SYS_BASE+0x448)

#define SYS_REG_SOFT_RESET_X_GPIO_DB0_ADDR                                                                (SYS_BASE+0x44c)

#define SYS_REG_SOFT_RESET_X_CLCI_CFG_ADDR                                                                (SYS_BASE+0x450)

#define SYS_REG_SOFT_RESET_X_CLCI_CCI_ADDR                                                                (SYS_BASE+0x454)

#define SYS_REG_SOFT_RESET_X_CLCI_SYS_ADDR                                                                (SYS_BASE+0x458)

#define SYS_REG_SOFT_RESET_X_REPAIR_ADDR                                                                  (SYS_BASE+0x45c)

#define SYS_REG_SOFT_RESET_X_LP_ADDR                                                                      (SYS_BASE+0x460)

#define SYS_REG_SOFT_RESET_X_AP_ADDR                                                                      (SYS_BASE+0x464)

#define SYS_REG_SOFT_RESET_X_PERI0_ADDR                                                                   (SYS_BASE+0x468)

#define SYS_REG_SOFT_RESET_X_PERI1_ADDR                                                                   (SYS_BASE+0x46c)

#define SYS_REG_SOFT_RESET_X_DDR0_ADDR                                                                    (SYS_BASE+0x470)

#define SYS_REG_SOFT_RESET_X_DDR1_ADDR                                                                    (SYS_BASE+0x474)

#define SYS_REG_SOFT_RESET_X_VPU_ADDR                                                                     (SYS_BASE+0x478)

#define SYS_REG_SOFT_RESET_X_GPU_ADDR                                                                     (SYS_BASE+0x47c)

#define SYS_NPLL_DSKEWCALLOCK_ADDR                                                                        (SYS_BASE+0x48)
#define SYS_NPLL_DSKEWCALLOCK_LSB                                                                         0
#define SYS_NPLL_DSKEWCALLOCK_MASK                                                                        0x00000001

#define SYS_NPLL_DSKEWCALLOCKCNT_ADDR                                                                     (SYS_BASE+0x48)
#define SYS_NPLL_DSKEWCALLOCKCNT_LSB                                                                      4
#define SYS_NPLL_DSKEWCALLOCKCNT_MASK                                                                     0x000000f0

#define SYS_NPLL_DSKEWCALOUT_ADDR                                                                         (SYS_BASE+0x48)
#define SYS_NPLL_DSKEWCALOUT_LSB                                                                          16
#define SYS_NPLL_DSKEWCALOUT_MASK                                                                         0x0fff0000

#define SYS_REG_SOFT_RESET_X_NPU0_ADDR                                                                    (SYS_BASE+0x480)

#define SYS_REG_SOFT_RESET_X_NPU1_ADDR                                                                    (SYS_BASE+0x484)

#define SYS_REG_SOFT_RESET_X_ISP_ADDR                                                                     (SYS_BASE+0x488)

#define SYS_REG_SOFT_RESET_X_DWP_ADDR                                                                     (SYS_BASE+0x48c)

#define SYS_REG_SOFT_RESET_X_IMAGE_LOGIC_ADDR                                                             (SYS_BASE+0x490)

#define SYS_REG_SOFT_RESET_X_CPU_CORE0_ADDR                                                               (SYS_BASE+0x494)

#define SYS_REG_SOFT_RESET_X_CPU_CORE1_ADDR                                                               (SYS_BASE+0x498)

#define SYS_REG_SOFT_RESET_X_CPU_CORE2_ADDR                                                               (SYS_BASE+0x49c)

#define SYS_REG_SOFT_RESET_X_CPU_CORE3_ADDR                                                               (SYS_BASE+0x4a0)

#define SYS_NPLL_CURRENT_FREQ_ADDR                                                                        (SYS_BASE+0x4c)

#define SYS_FPLL_REFDIV_ADDR                                                                              (SYS_BASE+0x50)
#define SYS_FPLL_REFDIV_LSB                                                                               0
#define SYS_FPLL_REFDIV_MASK                                                                              0x0000003f

#define SYS_FPLL_POSTDIV1_ADDR                                                                            (SYS_BASE+0x50)
#define SYS_FPLL_POSTDIV1_LSB                                                                             8
#define SYS_FPLL_POSTDIV1_MASK                                                                            0x00000700

#define SYS_FPLL_POSTDIV2_ADDR                                                                            (SYS_BASE+0x50)
#define SYS_FPLL_POSTDIV2_LSB                                                                             12
#define SYS_FPLL_POSTDIV2_MASK                                                                            0x00007000

#define SYS_FPLL_FBDIV_ADDR                                                                               (SYS_BASE+0x50)
#define SYS_FPLL_FBDIV_LSB                                                                                16
#define SYS_FPLL_FBDIV_MASK                                                                               0x0fff0000

#define SYS_FPLL_FRAC_ADDR                                                                                (SYS_BASE+0x54)

#define SYS_FPLL_PLLEN_ADDR                                                                               (SYS_BASE+0x58)

#define SYS_REG_FPLL_CLK_EN_ADDR                                                                          (SYS_BASE+0x5c)
#define SYS_REG_FPLL_CLK_EN_LSB                                                                           0
#define SYS_REG_FPLL_CLK_EN_MASK                                                                          0x00000001

#define SYS_REG_FPLL_CLKEN_MUX_SEL_ADDR                                                                   (SYS_BASE+0x5c)
#define SYS_REG_FPLL_CLKEN_MUX_SEL_LSB                                                                    1
#define SYS_REG_FPLL_CLKEN_MUX_SEL_MASK                                                                   0x00000002

#define SYS_FPLL_LOCK_ADDR                                                                                (SYS_BASE+0x60)

#define SYS_FPLL_DSMEN_ADDR                                                                               (SYS_BASE+0x64)
#define SYS_FPLL_DSMEN_LSB                                                                                0
#define SYS_FPLL_DSMEN_MASK                                                                               0x00000001

#define SYS_FPLL_FOUTPOSTDIVEN_ADDR                                                                       (SYS_BASE+0x64)
#define SYS_FPLL_FOUTPOSTDIVEN_LSB                                                                        1
#define SYS_FPLL_FOUTPOSTDIVEN_MASK                                                                       0x00000002

#define SYS_FPLL_DACEN_ADDR                                                                               (SYS_BASE+0x64)
#define SYS_FPLL_DACEN_LSB                                                                                2
#define SYS_FPLL_DACEN_MASK                                                                               0x00000004

#define SYS_FPLL_BYPASS_ADDR                                                                              (SYS_BASE+0x64)
#define SYS_FPLL_BYPASS_LSB                                                                               3
#define SYS_FPLL_BYPASS_MASK                                                                              0x00000008

#define SYS_FPLL_USE_INITIAL_CFG_ADDR                                                                     (SYS_BASE+0x68)
#define SYS_FPLL_USE_INITIAL_CFG_LSB                                                                      0
#define SYS_FPLL_USE_INITIAL_CFG_MASK                                                                     0x00000001

#define SYS_FPLL_FAST_MODE_ADDR                                                                           (SYS_BASE+0x68)
#define SYS_FPLL_FAST_MODE_LSB                                                                            1
#define SYS_FPLL_FAST_MODE_MASK                                                                           0x00000002

#define SYS_FPLL_DSKEWCALCNT_ADDR                                                                         (SYS_BASE+0x6c)
#define SYS_FPLL_DSKEWCALCNT_LSB                                                                          0
#define SYS_FPLL_DSKEWCALCNT_MASK                                                                         0x00000007

#define SYS_FPLL_DSKEWCALEN_ADDR                                                                          (SYS_BASE+0x6c)
#define SYS_FPLL_DSKEWCALEN_LSB                                                                           3
#define SYS_FPLL_DSKEWCALEN_MASK                                                                          0x00000008

#define SYS_FPLL_DSKEWCALIN_ADDR                                                                          (SYS_BASE+0x6c)
#define SYS_FPLL_DSKEWCALIN_LSB                                                                           4
#define SYS_FPLL_DSKEWCALIN_MASK                                                                          0x0000fff0

#define SYS_FPLL_DSKEWFASTCAL_ADDR                                                                        (SYS_BASE+0x6c)
#define SYS_FPLL_DSKEWFASTCAL_LSB                                                                         16
#define SYS_FPLL_DSKEWFASTCAL_MASK                                                                        0x00010000

#define SYS_FPLL_DSKEWCALBYP_ADDR                                                                         (SYS_BASE+0x6c)
#define SYS_FPLL_DSKEWCALBYP_LSB                                                                          31
#define SYS_FPLL_DSKEWCALBYP_MASK                                                                         0x80000000

#define SYS_FPLL_DSKEWCALLOCK_ADDR                                                                        (SYS_BASE+0x70)
#define SYS_FPLL_DSKEWCALLOCK_LSB                                                                         0
#define SYS_FPLL_DSKEWCALLOCK_MASK                                                                        0x00000001

#define SYS_FPLL_DSKEWCALLOCKCNT_ADDR                                                                     (SYS_BASE+0x70)
#define SYS_FPLL_DSKEWCALLOCKCNT_LSB                                                                      4
#define SYS_FPLL_DSKEWCALLOCKCNT_MASK                                                                     0x000000f0

#define SYS_FPLL_DSKEWCALOUT_ADDR                                                                         (SYS_BASE+0x70)
#define SYS_FPLL_DSKEWCALOUT_LSB                                                                          16
#define SYS_FPLL_DSKEWCALOUT_MASK                                                                         0x0fff0000

#define SYS_FPLL_CURRENT_FREQ_ADDR                                                                        (SYS_BASE+0x74)

#define SYS_DPLL_REFDIV_ADDR                                                                              (SYS_BASE+0x78)
#define SYS_DPLL_REFDIV_LSB                                                                               0
#define SYS_DPLL_REFDIV_MASK                                                                              0x0000003f

#define SYS_DPLL_POSTDIV1_ADDR                                                                            (SYS_BASE+0x78)
#define SYS_DPLL_POSTDIV1_LSB                                                                             8
#define SYS_DPLL_POSTDIV1_MASK                                                                            0x00000700

#define SYS_DPLL_POSTDIV2_ADDR                                                                            (SYS_BASE+0x78)
#define SYS_DPLL_POSTDIV2_LSB                                                                             12
#define SYS_DPLL_POSTDIV2_MASK                                                                            0x00007000

#define SYS_DPLL_FBDIV_ADDR                                                                               (SYS_BASE+0x78)
#define SYS_DPLL_FBDIV_LSB                                                                                16
#define SYS_DPLL_FBDIV_MASK                                                                               0x0fff0000

#define SYS_DPLL_FRAC_ADDR                                                                                (SYS_BASE+0x7c)

#define SYS_REG_RW_RST_DLY_PERIOD_ADDR                                                                    (SYS_BASE+0x7f0)

#define SYS_MPLL_PLLEN_ADDR                                                                               (SYS_BASE+0x8)

#define SYS_DPLL_PLLEN_ADDR                                                                               (SYS_BASE+0x80)

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN_LSB                                 0
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                4
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0_ADDR                                       (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0_LSB                                        8
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0_MASK                                       0x00000100

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1_ADDR                                       (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1_LSB                                        9
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1_MASK                                       0x00000200

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2_ADDR                                       (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2_LSB                                        10
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2_MASK                                       0x00000400

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3_ADDR                                       (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3_LSB                                        11
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3_MASK                                       0x00000800

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU_ADDR                                        (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU_LSB                                         12
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU_MASK                                        0x00001000

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD_ADDR                                        (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD_LSB                                         13
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD_MASK                                        0x00002000

#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST_ADDR                                        (SYS_BASE+0x800)
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST_LSB                                         14
#define SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST_MASK                                        0x00004000

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN_LSB                                 0
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                4
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0_ADDR                                       (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0_LSB                                        8
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0_MASK                                       0x00000100

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1_ADDR                                       (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1_LSB                                        9
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1_MASK                                       0x00000200

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2_ADDR                                       (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2_LSB                                        10
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2_MASK                                       0x00000400

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3_ADDR                                       (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3_LSB                                        11
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3_MASK                                       0x00000800

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU_ADDR                                        (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU_LSB                                         12
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU_MASK                                        0x00001000

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD_ADDR                                        (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD_LSB                                         13
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD_MASK                                        0x00002000

#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST_ADDR                                        (SYS_BASE+0x804)
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST_LSB                                         14
#define SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST_MASK                                        0x00004000

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                 (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN_LSB                                  0
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN_MASK                                 0x00000001

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                 4
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                0x00000070

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0_ADDR                                        (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0_LSB                                         8
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0_MASK                                        0x00000100

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1_ADDR                                        (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1_LSB                                         9
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1_MASK                                        0x00000200

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2_ADDR                                        (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2_LSB                                         10
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2_MASK                                        0x00000400

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3_ADDR                                        (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3_LSB                                         11
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3_MASK                                        0x00000800

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU_ADDR                                         (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU_LSB                                          12
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU_MASK                                         0x00001000

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD_ADDR                                         (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD_LSB                                          13
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD_MASK                                         0x00002000

#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST_ADDR                                         (SYS_BASE+0x808)
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST_LSB                                          14
#define SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST_MASK                                         0x00004000

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                 (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN_LSB                                  0
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN_MASK                                 0x00000001

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                 4
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                0x00000070

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0_ADDR                                        (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0_LSB                                         8
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0_MASK                                        0x00000100

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1_ADDR                                        (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1_LSB                                         9
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1_MASK                                        0x00000200

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2_ADDR                                        (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2_LSB                                         10
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2_MASK                                        0x00000400

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3_ADDR                                        (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3_LSB                                         11
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3_MASK                                        0x00000800

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU_ADDR                                         (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU_LSB                                          12
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU_MASK                                         0x00001000

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD_ADDR                                         (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD_LSB                                          13
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD_MASK                                         0x00002000

#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST_ADDR                                         (SYS_BASE+0x80c)
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST_LSB                                          14
#define SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST_MASK                                         0x00004000

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                 (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN_LSB                                  0
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN_MASK                                 0x00000001

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                 4
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                0x00000070

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0_ADDR                                        (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0_LSB                                         8
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0_MASK                                        0x00000100

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1_ADDR                                        (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1_LSB                                         9
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1_MASK                                        0x00000200

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2_ADDR                                        (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2_LSB                                         10
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2_MASK                                        0x00000400

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3_ADDR                                        (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3_LSB                                         11
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3_MASK                                        0x00000800

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU_ADDR                                         (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU_LSB                                          12
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU_MASK                                         0x00001000

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD_ADDR                                         (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD_LSB                                          13
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD_MASK                                         0x00002000

#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST_ADDR                                         (SYS_BASE+0x810)
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST_LSB                                          14
#define SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST_MASK                                         0x00004000

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                 (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN_LSB                                  0
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN_MASK                                 0x00000001

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                 4
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                0x00000070

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0_ADDR                                        (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0_LSB                                         8
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0_MASK                                        0x00000100

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1_ADDR                                        (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1_LSB                                         9
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1_MASK                                        0x00000200

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2_ADDR                                        (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2_LSB                                         10
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2_MASK                                        0x00000400

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3_ADDR                                        (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3_LSB                                         11
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3_MASK                                        0x00000800

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU_ADDR                                         (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU_LSB                                          12
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU_MASK                                         0x00001000

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD_ADDR                                         (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD_LSB                                          13
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD_MASK                                         0x00002000

#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST_ADDR                                         (SYS_BASE+0x814)
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST_LSB                                          14
#define SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST_MASK                                         0x00004000

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                           (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN_LSB                                            0
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN_MASK                                           0x00000001

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                          (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                           4
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                          0x00000070

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0_ADDR                                                  (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0_LSB                                                   8
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0_MASK                                                  0x00000100

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1_ADDR                                                  (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1_LSB                                                   9
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1_MASK                                                  0x00000200

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2_ADDR                                                  (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2_LSB                                                   10
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2_MASK                                                  0x00000400

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3_ADDR                                                  (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3_LSB                                                   11
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3_MASK                                                  0x00000800

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU_ADDR                                                   (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU_LSB                                                    12
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU_MASK                                                   0x00001000

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD_ADDR                                                   (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD_LSB                                                    13
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD_MASK                                                   0x00002000

#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST_ADDR                                                   (SYS_BASE+0x818)
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST_LSB                                                    14
#define SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST_MASK                                                   0x00004000

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                           (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN_LSB                                            0
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN_MASK                                           0x00000001

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                          (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                           4
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                          0x00000070

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0_ADDR                                                  (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0_LSB                                                   8
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0_MASK                                                  0x00000100

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1_ADDR                                                  (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1_LSB                                                   9
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1_MASK                                                  0x00000200

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2_ADDR                                                  (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2_LSB                                                   10
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2_MASK                                                  0x00000400

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3_ADDR                                                  (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3_LSB                                                   11
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3_MASK                                                  0x00000800

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU_ADDR                                                   (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU_LSB                                                    12
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU_MASK                                                   0x00001000

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD_ADDR                                                   (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD_LSB                                                    13
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD_MASK                                                   0x00002000

#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST_ADDR                                                   (SYS_BASE+0x81c)
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST_LSB                                                    14
#define SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST_MASK                                                   0x00004000

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN_ADDR                        (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN_LSB                         0
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN_MASK                        0x00000001

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                       (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL_LSB                        4
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL_MASK                       0x00000070

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0_ADDR                               (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0_LSB                                8
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0_MASK                               0x00000100

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1_ADDR                               (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1_LSB                                9
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1_MASK                               0x00000200

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2_ADDR                               (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2_LSB                                10
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2_MASK                               0x00000400

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3_ADDR                               (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3_LSB                                11
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3_MASK                               0x00000800

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU_ADDR                                (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU_LSB                                 12
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU_MASK                                0x00001000

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD_ADDR                                (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD_LSB                                 13
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD_MASK                                0x00002000

#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST_ADDR                                (SYS_BASE+0x820)
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST_LSB                                 14
#define SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST_MASK                                0x00004000

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN_ADDR                       (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN_LSB                        0
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN_MASK                       0x00000001

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                      (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL_LSB                       4
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL_MASK                      0x00000070

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0_ADDR                              (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0_LSB                               8
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0_MASK                              0x00000100

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1_ADDR                              (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1_LSB                               9
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1_MASK                              0x00000200

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2_ADDR                              (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2_LSB                               10
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2_MASK                              0x00000400

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3_ADDR                              (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3_LSB                               11
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3_MASK                              0x00000800

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU_ADDR                               (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU_LSB                                12
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU_MASK                               0x00001000

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD_ADDR                               (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD_LSB                                13
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD_MASK                               0x00002000

#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST_ADDR                               (SYS_BASE+0x824)
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST_LSB                                14
#define SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST_MASK                               0x00004000

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN_ADDR                     (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN_LSB                      0
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN_MASK                     0x00000001

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                    (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL_LSB                     4
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL_MASK                    0x00000070

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0_ADDR                            (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0_LSB                             8
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0_MASK                            0x00000100

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1_ADDR                            (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1_LSB                             9
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1_MASK                            0x00000200

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2_ADDR                            (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2_LSB                             10
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2_MASK                            0x00000400

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3_ADDR                            (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3_LSB                             11
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3_MASK                            0x00000800

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU_ADDR                             (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU_LSB                              12
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU_MASK                             0x00001000

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD_ADDR                             (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD_LSB                              13
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD_MASK                             0x00002000

#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST_ADDR                             (SYS_BASE+0x828)
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST_LSB                              14
#define SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST_MASK                             0x00004000

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN_ADDR                       (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN_LSB                        0
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN_MASK                       0x00000001

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                      (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL_LSB                       4
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL_MASK                      0x00000070

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0_ADDR                              (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0_LSB                               8
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0_MASK                              0x00000100

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1_ADDR                              (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1_LSB                               9
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1_MASK                              0x00000200

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2_ADDR                              (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2_LSB                               10
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2_MASK                              0x00000400

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3_ADDR                              (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3_LSB                               11
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3_MASK                              0x00000800

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU_ADDR                               (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU_LSB                                12
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU_MASK                               0x00001000

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD_ADDR                               (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD_LSB                                13
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD_MASK                               0x00002000

#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST_ADDR                               (SYS_BASE+0x82c)
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST_LSB                                14
#define SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST_MASK                               0x00004000

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN_LSB                                 0
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                4
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0_ADDR                                       (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0_LSB                                        8
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0_MASK                                       0x00000100

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1_ADDR                                       (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1_LSB                                        9
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1_MASK                                       0x00000200

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2_ADDR                                       (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2_LSB                                        10
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2_MASK                                       0x00000400

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3_ADDR                                       (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3_LSB                                        11
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3_MASK                                       0x00000800

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU_ADDR                                        (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU_LSB                                         12
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU_MASK                                        0x00001000

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD_ADDR                                        (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD_LSB                                         13
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD_MASK                                        0x00002000

#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST_ADDR                                        (SYS_BASE+0x830)
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST_LSB                                         14
#define SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST_MASK                                        0x00004000

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN_ADDR                    (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN_LSB                     0
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN_MASK                    0x00000001

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                   (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL_LSB                    4
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL_MASK                   0x00000070

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0_ADDR                           (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0_LSB                            8
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0_MASK                           0x00000100

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1_ADDR                           (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1_LSB                            9
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1_MASK                           0x00000200

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2_ADDR                           (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2_LSB                            10
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2_MASK                           0x00000400

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3_ADDR                           (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3_LSB                            11
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3_MASK                           0x00000800

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU_ADDR                            (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU_LSB                             12
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU_MASK                            0x00001000

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD_ADDR                            (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD_LSB                             13
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD_MASK                            0x00002000

#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST_ADDR                            (SYS_BASE+0x834)
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST_LSB                             14
#define SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST_MASK                            0x00004000

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN_ADDR               (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN_LSB                0
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN_MASK               0x00000001

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL_ADDR              (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL_LSB               4
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL_MASK              0x00000070

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0_ADDR                      (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0_LSB                       8
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0_MASK                      0x00000100

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1_ADDR                      (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1_LSB                       9
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1_MASK                      0x00000200

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2_ADDR                      (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2_LSB                       10
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2_MASK                      0x00000400

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3_ADDR                      (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3_LSB                       11
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3_MASK                      0x00000800

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU_ADDR                       (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU_LSB                        12
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU_MASK                       0x00001000

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD_ADDR                       (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD_LSB                        13
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD_MASK                       0x00002000

#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST_ADDR                       (SYS_BASE+0x838)
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST_LSB                        14
#define SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST_MASK                       0x00004000

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN_ADDR                   (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN_LSB                    0
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN_MASK                   0x00000001

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                  (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL_LSB                   4
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL_MASK                  0x00000070

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0_ADDR                          (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0_LSB                           8
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0_MASK                          0x00000100

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1_ADDR                          (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1_LSB                           9
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1_MASK                          0x00000200

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2_ADDR                          (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2_LSB                           10
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2_MASK                          0x00000400

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3_ADDR                          (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3_LSB                           11
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3_MASK                          0x00000800

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU_ADDR                           (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU_LSB                            12
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU_MASK                           0x00001000

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD_ADDR                           (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD_LSB                            13
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD_MASK                           0x00002000

#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST_ADDR                           (SYS_BASE+0x83c)
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST_LSB                            14
#define SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST_MASK                           0x00004000

#define SYS_REG_DPLL_CLK_EN_ADDR                                                                          (SYS_BASE+0x84)
#define SYS_REG_DPLL_CLK_EN_LSB                                                                           0
#define SYS_REG_DPLL_CLK_EN_MASK                                                                          0x00000001

#define SYS_REG_DPLL_CLKEN_MUX_SEL_ADDR                                                                   (SYS_BASE+0x84)
#define SYS_REG_DPLL_CLKEN_MUX_SEL_LSB                                                                    1
#define SYS_REG_DPLL_CLKEN_MUX_SEL_MASK                                                                   0x00000002

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN_ADDR     (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN_LSB      0
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN_MASK     0x00000001

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL_ADDR    (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL_LSB     4
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL_MASK    0x00000070

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0_ADDR            (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0_LSB             8
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0_MASK            0x00000100

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1_ADDR            (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1_LSB             9
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1_MASK            0x00000200

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2_ADDR            (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2_LSB             10
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2_MASK            0x00000400

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3_ADDR            (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3_LSB             11
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3_MASK            0x00000800

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU_ADDR             (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU_LSB              12
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU_MASK             0x00001000

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD_ADDR             (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD_LSB              13
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD_MASK             0x00002000

#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST_ADDR             (SYS_BASE+0x840)
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST_LSB              14
#define SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST_MASK             0x00004000

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN_ADDR                  (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN_LSB                   0
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN_MASK                  0x00000001

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                 (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL_LSB                  4
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL_MASK                 0x00000070

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0_ADDR                         (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0_LSB                          8
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0_MASK                         0x00000100

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1_ADDR                         (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1_LSB                          9
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1_MASK                         0x00000200

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2_ADDR                         (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2_LSB                          10
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2_MASK                         0x00000400

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3_ADDR                         (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3_LSB                          11
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3_MASK                         0x00000800

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU_ADDR                          (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU_LSB                           12
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU_MASK                          0x00001000

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD_ADDR                          (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD_LSB                           13
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD_MASK                          0x00002000

#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST_ADDR                          (SYS_BASE+0x844)
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST_LSB                           14
#define SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST_MASK                          0x00004000

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN_ADDR           (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN_LSB            0
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN_MASK           0x00000001

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL_ADDR          (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL_LSB           4
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL_MASK          0x00000070

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0_ADDR                  (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0_LSB                   8
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0_MASK                  0x00000100

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1_ADDR                  (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1_LSB                   9
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1_MASK                  0x00000200

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2_ADDR                  (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2_LSB                   10
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2_MASK                  0x00000400

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3_ADDR                  (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3_LSB                   11
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3_MASK                  0x00000800

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU_ADDR                   (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU_LSB                    12
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU_MASK                   0x00001000

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD_ADDR                   (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD_LSB                    13
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD_MASK                   0x00002000

#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST_ADDR                   (SYS_BASE+0x848)
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST_LSB                    14
#define SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST_MASK                   0x00004000

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN_ADDR          (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN_LSB           0
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN_MASK          0x00000001

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL_ADDR         (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL_LSB          4
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL_MASK         0x00000070

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0_ADDR                 (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0_LSB                  8
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0_MASK                 0x00000100

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1_ADDR                 (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1_LSB                  9
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1_MASK                 0x00000200

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2_ADDR                 (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2_LSB                  10
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2_MASK                 0x00000400

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3_ADDR                 (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3_LSB                  11
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3_MASK                 0x00000800

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU_ADDR                  (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU_LSB                   12
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU_MASK                  0x00001000

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD_ADDR                  (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD_LSB                   13
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD_MASK                  0x00002000

#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST_ADDR                  (SYS_BASE+0x84c)
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST_LSB                   14
#define SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST_MASK                  0x00004000

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN_ADDR              (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN_LSB               0
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN_MASK              0x00000001

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL_ADDR             (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL_LSB              4
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL_MASK             0x00000070

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0_ADDR                     (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0_LSB                      8
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0_MASK                     0x00000100

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1_ADDR                     (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1_LSB                      9
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1_MASK                     0x00000200

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2_ADDR                     (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2_LSB                      10
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2_MASK                     0x00000400

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3_ADDR                     (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3_LSB                      11
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3_MASK                     0x00000800

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU_ADDR                      (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU_LSB                       12
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU_MASK                      0x00001000

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD_ADDR                      (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD_LSB                       13
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD_MASK                      0x00002000

#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST_ADDR                      (SYS_BASE+0x850)
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST_LSB                       14
#define SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST_MASK                      0x00004000

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN_ADDR               (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN_LSB                0
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN_MASK               0x00000001

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL_ADDR              (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL_LSB               4
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL_MASK              0x00000070

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0_ADDR                      (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0_LSB                       8
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0_MASK                      0x00000100

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1_ADDR                      (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1_LSB                       9
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1_MASK                      0x00000200

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2_ADDR                      (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2_LSB                       10
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2_MASK                      0x00000400

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3_ADDR                      (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3_LSB                       11
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3_MASK                      0x00000800

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU_ADDR                       (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU_LSB                        12
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU_MASK                       0x00001000

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD_ADDR                       (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD_LSB                        13
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD_MASK                       0x00002000

#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST_ADDR                       (SYS_BASE+0x854)
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST_LSB                        14
#define SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST_MASK                       0x00004000

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN_ADDR              (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN_LSB               0
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN_MASK              0x00000001

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL_ADDR             (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL_LSB              4
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL_MASK             0x00000070

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0_ADDR                     (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0_LSB                      8
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0_MASK                     0x00000100

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1_ADDR                     (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1_LSB                      9
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1_MASK                     0x00000200

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2_ADDR                     (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2_LSB                      10
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2_MASK                     0x00000400

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3_ADDR                     (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3_LSB                      11
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3_MASK                     0x00000800

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU_ADDR                      (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU_LSB                       12
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU_MASK                      0x00001000

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD_ADDR                      (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD_LSB                       13
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD_MASK                      0x00002000

#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST_ADDR                      (SYS_BASE+0x858)
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST_LSB                       14
#define SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST_MASK                      0x00004000

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN_ADDR                                    (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN_LSB                                     0
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN_MASK                                    0x00000001

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL_ADDR                                   (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL_LSB                                    4
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL_MASK                                   0x00000070

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0_ADDR                                           (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0_LSB                                            8
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0_MASK                                           0x00000100

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1_ADDR                                           (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1_LSB                                            9
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1_MASK                                           0x00000200

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2_ADDR                                           (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2_LSB                                            10
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2_MASK                                           0x00000400

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3_ADDR                                           (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3_LSB                                            11
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3_MASK                                           0x00000800

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU_ADDR                                            (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU_LSB                                             12
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU_MASK                                            0x00001000

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD_ADDR                                            (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD_LSB                                             13
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD_MASK                                            0x00002000

#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST_ADDR                                            (SYS_BASE+0x85c)
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST_LSB                                             14
#define SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST_MASK                                            0x00004000

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN_ADDR                               (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN_LSB                                0
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN_MASK                               0x00000001

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                              (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL_LSB                               4
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL_MASK                              0x00000070

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0_ADDR                                      (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0_LSB                                       8
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0_MASK                                      0x00000100

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1_ADDR                                      (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1_LSB                                       9
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1_MASK                                      0x00000200

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2_ADDR                                      (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2_LSB                                       10
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2_MASK                                      0x00000400

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3_ADDR                                      (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3_LSB                                       11
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3_MASK                                      0x00000800

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU_ADDR                                       (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU_LSB                                        12
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU_MASK                                       0x00001000

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD_ADDR                                       (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD_LSB                                        13
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD_MASK                                       0x00002000

#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST_ADDR                                       (SYS_BASE+0x860)
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST_LSB                                        14
#define SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST_MASK                                       0x00004000

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN_ADDR                              (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN_LSB                               0
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN_MASK                              0x00000001

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                             (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL_LSB                              4
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL_MASK                             0x00000070

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0_ADDR                                     (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0_LSB                                      8
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0_MASK                                     0x00000100

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1_ADDR                                     (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1_LSB                                      9
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1_MASK                                     0x00000200

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2_ADDR                                     (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2_LSB                                      10
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2_MASK                                     0x00000400

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3_ADDR                                     (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3_LSB                                      11
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3_MASK                                     0x00000800

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU_ADDR                                      (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU_LSB                                       12
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU_MASK                                      0x00001000

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD_ADDR                                      (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD_LSB                                       13
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD_MASK                                      0x00002000

#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST_ADDR                                      (SYS_BASE+0x864)
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST_LSB                                       14
#define SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST_MASK                                      0x00004000

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN_LSB                                 0
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                4
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0_ADDR                                       (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0_LSB                                        8
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0_MASK                                       0x00000100

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1_ADDR                                       (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1_LSB                                        9
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1_MASK                                       0x00000200

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2_ADDR                                       (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2_LSB                                        10
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2_MASK                                       0x00000400

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3_ADDR                                       (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3_LSB                                        11
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3_MASK                                       0x00000800

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU_ADDR                                        (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU_LSB                                         12
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU_MASK                                        0x00001000

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD_ADDR                                        (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD_LSB                                         13
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD_MASK                                        0x00002000

#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST_ADDR                                        (SYS_BASE+0x868)
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST_LSB                                         14
#define SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST_MASK                                        0x00004000

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN_LSB                                 0
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                4
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0_ADDR                                       (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0_LSB                                        8
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0_MASK                                       0x00000100

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1_ADDR                                       (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1_LSB                                        9
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1_MASK                                       0x00000200

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2_ADDR                                       (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2_LSB                                        10
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2_MASK                                       0x00000400

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3_ADDR                                       (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3_LSB                                        11
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3_MASK                                       0x00000800

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU_ADDR                                        (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU_LSB                                         12
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU_MASK                                        0x00001000

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD_ADDR                                        (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD_LSB                                         13
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD_MASK                                        0x00002000

#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST_ADDR                                        (SYS_BASE+0x86c)
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST_LSB                                         14
#define SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST_MASK                                        0x00004000

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                                  (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN_LSB                                                   0
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN_MASK                                                  0x00000001

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                                 (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                                  4
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                                 0x00000070

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0_ADDR                                                         (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0_LSB                                                          8
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0_MASK                                                         0x00000100

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1_ADDR                                                         (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1_LSB                                                          9
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1_MASK                                                         0x00000200

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2_ADDR                                                         (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2_LSB                                                          10
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2_MASK                                                         0x00000400

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3_ADDR                                                         (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3_LSB                                                          11
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3_MASK                                                         0x00000800

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PU_ADDR                                                          (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PU_LSB                                                           12
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PU_MASK                                                          0x00001000

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PD_ADDR                                                          (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PD_LSB                                                           13
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PD_MASK                                                          0x00002000

#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_ST_ADDR                                                          (SYS_BASE+0x870)
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_ST_LSB                                                           14
#define SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_ST_MASK                                                          0x00004000

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                          (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN_LSB                                           0
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN_MASK                                          0x00000001

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                         (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                          4
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                         0x00000070

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0_ADDR                                                 (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0_LSB                                                  8
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0_MASK                                                 0x00000100

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1_ADDR                                                 (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1_LSB                                                  9
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1_MASK                                                 0x00000200

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2_ADDR                                                 (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2_LSB                                                  10
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2_MASK                                                 0x00000400

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3_ADDR                                                 (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3_LSB                                                  11
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3_MASK                                                 0x00000800

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU_ADDR                                                  (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU_LSB                                                   12
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU_MASK                                                  0x00001000

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD_ADDR                                                  (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD_LSB                                                   13
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD_MASK                                                  0x00002000

#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST_ADDR                                                  (SYS_BASE+0x874)
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST_LSB                                                   14
#define SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST_MASK                                                  0x00004000

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                                   (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN_LSB                                                    0
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN_MASK                                                   0x00000001

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                                  (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                                   4
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                                  0x00000070

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS0_ADDR                                                          (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS0_LSB                                                           8
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS0_MASK                                                          0x00000100

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS1_ADDR                                                          (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS1_LSB                                                           9
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS1_MASK                                                          0x00000200

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS2_ADDR                                                          (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS2_LSB                                                           10
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS2_MASK                                                          0x00000400

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS3_ADDR                                                          (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS3_LSB                                                           11
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS3_MASK                                                          0x00000800

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PU_ADDR                                                           (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PU_LSB                                                            12
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PU_MASK                                                           0x00001000

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PD_ADDR                                                           (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PD_LSB                                                            13
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_PD_MASK                                                           0x00002000

#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_ST_ADDR                                                           (SYS_BASE+0x878)
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_ST_LSB                                                            14
#define SYS_PWM1B_GPIO30_VCC3318GB2_REG_ST_MASK                                                           0x00004000

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                                 (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN_LSB                                                  0
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN_MASK                                                 0x00000001

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                                (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                                 4
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                                0x00000070

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS0_ADDR                                                        (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS0_LSB                                                         8
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS0_MASK                                                        0x00000100

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS1_ADDR                                                        (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS1_LSB                                                         9
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS1_MASK                                                        0x00000200

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS2_ADDR                                                        (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS2_LSB                                                         10
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS2_MASK                                                        0x00000400

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS3_ADDR                                                        (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS3_LSB                                                         11
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS3_MASK                                                        0x00000800

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PU_ADDR                                                         (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PU_LSB                                                          12
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PU_MASK                                                         0x00001000

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PD_ADDR                                                         (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PD_LSB                                                          13
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_PD_MASK                                                         0x00002000

#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_ST_ADDR                                                         (SYS_BASE+0x87c)
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_ST_LSB                                                          14
#define SYS_UART0TX_GPIO90_VCC3318GB2_REG_ST_MASK                                                         0x00004000

#define SYS_DPLL_LOCK_ADDR                                                                                (SYS_BASE+0x88)

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                                 (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN_LSB                                                  0
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN_MASK                                                 0x00000001

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                                (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                                 4
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                                0x00000070

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS0_ADDR                                                        (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS0_LSB                                                         8
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS0_MASK                                                        0x00000100

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS1_ADDR                                                        (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS1_LSB                                                         9
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS1_MASK                                                        0x00000200

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS2_ADDR                                                        (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS2_LSB                                                         10
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS2_MASK                                                        0x00000400

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS3_ADDR                                                        (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS3_LSB                                                         11
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS3_MASK                                                        0x00000800

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PU_ADDR                                                         (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PU_LSB                                                          12
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PU_MASK                                                         0x00001000

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PD_ADDR                                                         (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PD_LSB                                                          13
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_PD_MASK                                                         0x00002000

#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_ST_ADDR                                                         (SYS_BASE+0x880)
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_ST_LSB                                                          14
#define SYS_UART0RX_GPIO91_VCC3318GB2_REG_ST_MASK                                                         0x00004000

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN_LSB                                 0
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                4
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0_ADDR                                       (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0_LSB                                        8
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0_MASK                                       0x00000100

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1_ADDR                                       (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1_LSB                                        9
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1_MASK                                       0x00000200

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2_ADDR                                       (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2_LSB                                        10
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2_MASK                                       0x00000400

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3_ADDR                                       (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3_LSB                                        11
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3_MASK                                       0x00000800

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU_ADDR                                        (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU_LSB                                         12
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU_MASK                                        0x00001000

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD_ADDR                                        (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD_LSB                                         13
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD_MASK                                        0x00002000

#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST_ADDR                                        (SYS_BASE+0x884)
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST_LSB                                         14
#define SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST_MASK                                        0x00004000

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                  (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN_LSB                                   0
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN_MASK                                  0x00000001

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                 (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                  4
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                 0x00000070

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0_ADDR                                         (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0_LSB                                          8
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0_MASK                                         0x00000100

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1_ADDR                                         (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1_LSB                                          9
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1_MASK                                         0x00000200

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2_ADDR                                         (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2_LSB                                          10
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2_MASK                                         0x00000400

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3_ADDR                                         (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3_LSB                                          11
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3_MASK                                         0x00000800

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU_ADDR                                          (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU_LSB                                           12
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU_MASK                                          0x00001000

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD_ADDR                                          (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD_LSB                                           13
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD_MASK                                          0x00002000

#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST_ADDR                                          (SYS_BASE+0x888)
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST_LSB                                           14
#define SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST_MASK                                          0x00004000

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN_ADDR                            (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN_LSB                             0
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN_MASK                            0x00000001

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                           (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL_LSB                            4
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL_MASK                           0x00000070

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0_ADDR                                   (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0_LSB                                    8
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0_MASK                                   0x00000100

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1_ADDR                                   (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1_LSB                                    9
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1_MASK                                   0x00000200

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2_ADDR                                   (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2_LSB                                    10
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2_MASK                                   0x00000400

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3_ADDR                                   (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3_LSB                                    11
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3_MASK                                   0x00000800

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU_ADDR                                    (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU_LSB                                     12
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU_MASK                                    0x00001000

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD_ADDR                                    (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD_LSB                                     13
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD_MASK                                    0x00002000

#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST_ADDR                                    (SYS_BASE+0x88c)
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST_LSB                                     14
#define SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST_MASK                                    0x00004000

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN_ADDR                            (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN_LSB                             0
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN_MASK                            0x00000001

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                           (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL_LSB                            4
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL_MASK                           0x00000070

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0_ADDR                                   (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0_LSB                                    8
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0_MASK                                   0x00000100

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1_ADDR                                   (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1_LSB                                    9
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1_MASK                                   0x00000200

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2_ADDR                                   (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2_LSB                                    10
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2_MASK                                   0x00000400

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3_ADDR                                   (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3_LSB                                    11
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3_MASK                                   0x00000800

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU_ADDR                                    (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU_LSB                                     12
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU_MASK                                    0x00001000

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD_ADDR                                    (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD_LSB                                     13
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD_MASK                                    0x00002000

#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST_ADDR                                    (SYS_BASE+0x890)
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST_LSB                                     14
#define SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST_MASK                                    0x00004000

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN_LSB                                 0
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                4
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0_ADDR                                       (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0_LSB                                        8
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0_MASK                                       0x00000100

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1_ADDR                                       (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1_LSB                                        9
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1_MASK                                       0x00000200

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2_ADDR                                       (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2_LSB                                        10
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2_MASK                                       0x00000400

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3_ADDR                                       (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3_LSB                                        11
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3_MASK                                       0x00000800

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU_ADDR                                        (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU_LSB                                         12
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU_MASK                                        0x00001000

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD_ADDR                                        (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD_LSB                                         13
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD_MASK                                        0x00002000

#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST_ADDR                                        (SYS_BASE+0x894)
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST_LSB                                         14
#define SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST_MASK                                        0x00004000

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN_ADDR                                  (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN_LSB                                   0
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN_MASK                                  0x00000001

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL_ADDR                                 (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL_LSB                                  4
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL_MASK                                 0x00000070

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0_ADDR                                         (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0_LSB                                          8
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0_MASK                                         0x00000100

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1_ADDR                                         (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1_LSB                                          9
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1_MASK                                         0x00000200

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2_ADDR                                         (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2_LSB                                          10
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2_MASK                                         0x00000400

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3_ADDR                                         (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3_LSB                                          11
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3_MASK                                         0x00000800

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU_ADDR                                          (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU_LSB                                           12
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU_MASK                                          0x00001000

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD_ADDR                                          (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD_LSB                                           13
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD_MASK                                          0x00002000

#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST_ADDR                                          (SYS_BASE+0x898)
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST_LSB                                           14
#define SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST_MASK                                          0x00004000

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                    (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN_LSB                                     0
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN_MASK                                    0x00000001

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                   (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                    4
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                   0x00000070

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0_ADDR                                           (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0_LSB                                            8
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0_MASK                                           0x00000100

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1_ADDR                                           (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1_LSB                                            9
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1_MASK                                           0x00000200

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2_ADDR                                           (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2_LSB                                            10
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2_MASK                                           0x00000400

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3_ADDR                                           (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3_LSB                                            11
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3_MASK                                           0x00000800

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU_ADDR                                            (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU_LSB                                             12
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU_MASK                                            0x00001000

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD_ADDR                                            (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD_LSB                                             13
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD_MASK                                            0x00002000

#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST_ADDR                                            (SYS_BASE+0x89c)
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST_LSB                                             14
#define SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST_MASK                                            0x00004000

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                      (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN_LSB                                       0
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN_MASK                                      0x00000001

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                     (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                      4
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                     0x00000070

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0_ADDR                                             (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0_LSB                                              8
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0_MASK                                             0x00000100

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1_ADDR                                             (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1_LSB                                              9
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1_MASK                                             0x00000200

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2_ADDR                                             (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2_LSB                                              10
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2_MASK                                             0x00000400

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3_ADDR                                             (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3_LSB                                              11
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3_MASK                                             0x00000800

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU_ADDR                                              (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU_LSB                                               12
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU_MASK                                              0x00001000

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD_ADDR                                              (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD_LSB                                               13
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD_MASK                                              0x00002000

#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST_ADDR                                              (SYS_BASE+0x8a0)
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST_LSB                                               14
#define SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST_MASK                                              0x00004000

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN_ADDR                            (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN_LSB                             0
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN_MASK                            0x00000001

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                           (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL_LSB                            4
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL_MASK                           0x00000070

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0_ADDR                                   (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0_LSB                                    8
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0_MASK                                   0x00000100

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1_ADDR                                   (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1_LSB                                    9
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1_MASK                                   0x00000200

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2_ADDR                                   (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2_LSB                                    10
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2_MASK                                   0x00000400

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3_ADDR                                   (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3_LSB                                    11
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3_MASK                                   0x00000800

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU_ADDR                                    (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU_LSB                                     12
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU_MASK                                    0x00001000

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD_ADDR                                    (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD_LSB                                     13
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD_MASK                                    0x00002000

#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST_ADDR                                    (SYS_BASE+0x8a4)
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST_LSB                                     14
#define SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST_MASK                                    0x00004000

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN_ADDR                            (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN_LSB                             0
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN_MASK                            0x00000001

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                           (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL_LSB                            4
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL_MASK                           0x00000070

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0_ADDR                                   (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0_LSB                                    8
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0_MASK                                   0x00000100

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1_ADDR                                   (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1_LSB                                    9
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1_MASK                                   0x00000200

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2_ADDR                                   (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2_LSB                                    10
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2_MASK                                   0x00000400

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3_ADDR                                   (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3_LSB                                    11
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3_MASK                                   0x00000800

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU_ADDR                                    (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU_LSB                                     12
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU_MASK                                    0x00001000

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD_ADDR                                    (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD_LSB                                     13
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD_MASK                                    0x00002000

#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST_ADDR                                    (SYS_BASE+0x8a8)
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST_LSB                                     14
#define SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST_MASK                                    0x00004000

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN_ADDR                             (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN_LSB                              0
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN_MASK                             0x00000001

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                            (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL_LSB                             4
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL_MASK                            0x00000070

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0_ADDR                                    (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0_LSB                                     8
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0_MASK                                    0x00000100

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1_ADDR                                    (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1_LSB                                     9
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1_MASK                                    0x00000200

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2_ADDR                                    (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2_LSB                                     10
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2_MASK                                    0x00000400

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3_ADDR                                    (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3_LSB                                     11
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3_MASK                                    0x00000800

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU_ADDR                                     (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU_LSB                                      12
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU_MASK                                     0x00001000

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD_ADDR                                     (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD_LSB                                      13
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD_MASK                                     0x00002000

#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST_ADDR                                     (SYS_BASE+0x8ac)
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST_LSB                                      14
#define SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST_MASK                                     0x00004000

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN_ADDR                              (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN_LSB                               0
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN_MASK                              0x00000001

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                             (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL_LSB                              4
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL_MASK                             0x00000070

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0_ADDR                                     (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0_LSB                                      8
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0_MASK                                     0x00000100

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1_ADDR                                     (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1_LSB                                      9
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1_MASK                                     0x00000200

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2_ADDR                                     (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2_LSB                                      10
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2_MASK                                     0x00000400

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3_ADDR                                     (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3_LSB                                      11
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3_MASK                                     0x00000800

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU_ADDR                                      (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU_LSB                                       12
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU_MASK                                      0x00001000

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD_ADDR                                      (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD_LSB                                       13
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD_MASK                                      0x00002000

#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST_ADDR                                      (SYS_BASE+0x8b0)
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST_LSB                                       14
#define SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST_MASK                                      0x00004000

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN_ADDR                             (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN_LSB                              0
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN_MASK                             0x00000001

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                            (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL_LSB                             4
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL_MASK                            0x00000070

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0_ADDR                                    (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0_LSB                                     8
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0_MASK                                    0x00000100

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1_ADDR                                    (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1_LSB                                     9
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1_MASK                                    0x00000200

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2_ADDR                                    (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2_LSB                                     10
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2_MASK                                    0x00000400

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3_ADDR                                    (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3_LSB                                     11
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3_MASK                                    0x00000800

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU_ADDR                                     (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU_LSB                                      12
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU_MASK                                     0x00001000

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD_ADDR                                     (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD_LSB                                      13
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD_MASK                                     0x00002000

#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST_ADDR                                     (SYS_BASE+0x8b4)
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST_LSB                                      14
#define SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST_MASK                                     0x00004000

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN_ADDR                             (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN_LSB                              0
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN_MASK                             0x00000001

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                            (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL_LSB                             4
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL_MASK                            0x00000070

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0_ADDR                                    (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0_LSB                                     8
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0_MASK                                    0x00000100

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1_ADDR                                    (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1_LSB                                     9
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1_MASK                                    0x00000200

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2_ADDR                                    (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2_LSB                                     10
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2_MASK                                    0x00000400

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3_ADDR                                    (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3_LSB                                     11
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3_MASK                                    0x00000800

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU_ADDR                                     (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU_LSB                                      12
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU_MASK                                     0x00001000

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD_ADDR                                     (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD_LSB                                      13
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD_MASK                                     0x00002000

#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST_ADDR                                     (SYS_BASE+0x8b8)
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST_LSB                                      14
#define SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST_MASK                                     0x00004000

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN_LSB                                 0
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                4
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0_ADDR                                       (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0_LSB                                        8
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0_MASK                                       0x00000100

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1_ADDR                                       (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1_LSB                                        9
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1_MASK                                       0x00000200

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2_ADDR                                       (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2_LSB                                        10
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2_MASK                                       0x00000400

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3_ADDR                                       (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3_LSB                                        11
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3_MASK                                       0x00000800

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU_ADDR                                        (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU_LSB                                         12
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU_MASK                                        0x00001000

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD_ADDR                                        (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD_LSB                                         13
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD_MASK                                        0x00002000

#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST_ADDR                                        (SYS_BASE+0x8bc)
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST_LSB                                         14
#define SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST_MASK                                        0x00004000

#define SYS_DPLL_DSMEN_ADDR                                                                               (SYS_BASE+0x8c)
#define SYS_DPLL_DSMEN_LSB                                                                                0
#define SYS_DPLL_DSMEN_MASK                                                                               0x00000001

#define SYS_DPLL_FOUTPOSTDIVEN_ADDR                                                                       (SYS_BASE+0x8c)
#define SYS_DPLL_FOUTPOSTDIVEN_LSB                                                                        1
#define SYS_DPLL_FOUTPOSTDIVEN_MASK                                                                       0x00000002

#define SYS_DPLL_DACEN_ADDR                                                                               (SYS_BASE+0x8c)
#define SYS_DPLL_DACEN_LSB                                                                                2
#define SYS_DPLL_DACEN_MASK                                                                               0x00000004

#define SYS_DPLL_BYPASS_ADDR                                                                              (SYS_BASE+0x8c)
#define SYS_DPLL_BYPASS_LSB                                                                               3
#define SYS_DPLL_BYPASS_MASK                                                                              0x00000008

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN_LSB                                 0
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN_MASK                                0x00000001

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                               (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                4
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL_MASK                               0x00000070

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0_ADDR                                       (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0_LSB                                        8
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0_MASK                                       0x00000100

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1_ADDR                                       (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1_LSB                                        9
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1_MASK                                       0x00000200

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2_ADDR                                       (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2_LSB                                        10
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2_MASK                                       0x00000400

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3_ADDR                                       (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3_LSB                                        11
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3_MASK                                       0x00000800

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU_ADDR                                        (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU_LSB                                         12
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU_MASK                                        0x00001000

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD_ADDR                                        (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD_LSB                                         13
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD_MASK                                        0x00002000

#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST_ADDR                                        (SYS_BASE+0x8c0)
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST_LSB                                         14
#define SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST_MASK                                        0x00004000

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                      (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN_LSB                                       0
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN_MASK                                      0x00000001

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                     (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                      4
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                     0x00000070

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0_ADDR                                             (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0_LSB                                              8
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0_MASK                                             0x00000100

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1_ADDR                                             (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1_LSB                                              9
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1_MASK                                             0x00000200

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2_ADDR                                             (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2_LSB                                              10
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2_MASK                                             0x00000400

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3_ADDR                                             (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3_LSB                                              11
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3_MASK                                             0x00000800

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU_ADDR                                              (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU_LSB                                               12
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU_MASK                                              0x00001000

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD_ADDR                                              (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD_LSB                                               13
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD_MASK                                              0x00002000

#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST_ADDR                                              (SYS_BASE+0x8c4)
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST_LSB                                               14
#define SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST_MASK                                              0x00004000

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                      (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN_LSB                                       0
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN_MASK                                      0x00000001

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                     (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                      4
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                     0x00000070

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0_ADDR                                             (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0_LSB                                              8
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0_MASK                                             0x00000100

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1_ADDR                                             (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1_LSB                                              9
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1_MASK                                             0x00000200

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2_ADDR                                             (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2_LSB                                              10
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2_MASK                                             0x00000400

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3_ADDR                                             (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3_LSB                                              11
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3_MASK                                             0x00000800

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU_ADDR                                              (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU_LSB                                               12
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU_MASK                                              0x00001000

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD_ADDR                                              (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD_LSB                                               13
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD_MASK                                              0x00002000

#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST_ADDR                                              (SYS_BASE+0x8c8)
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST_LSB                                               14
#define SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST_MASK                                              0x00004000

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                        (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN_LSB                                         0
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN_MASK                                        0x00000001

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                       (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                        4
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                       0x00000070

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0_ADDR                                               (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0_LSB                                                8
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0_MASK                                               0x00000100

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1_ADDR                                               (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1_LSB                                                9
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1_MASK                                               0x00000200

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2_ADDR                                               (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2_LSB                                                10
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2_MASK                                               0x00000400

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3_ADDR                                               (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3_LSB                                                11
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3_MASK                                               0x00000800

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU_ADDR                                                (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU_LSB                                                 12
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU_MASK                                                0x00001000

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD_ADDR                                                (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD_LSB                                                 13
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD_MASK                                                0x00002000

#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST_ADDR                                                (SYS_BASE+0x8cc)
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST_LSB                                                 14
#define SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST_MASK                                                0x00004000

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN_ADDR                                         (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN_LSB                                          0
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN_MASK                                         0x00000001

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL_ADDR                                        (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL_LSB                                         4
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL_MASK                                        0x00000070

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0_ADDR                                                (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0_LSB                                                 8
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0_MASK                                                0x00000100

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1_ADDR                                                (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1_LSB                                                 9
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1_MASK                                                0x00000200

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2_ADDR                                                (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2_LSB                                                 10
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2_MASK                                                0x00000400

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3_ADDR                                                (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3_LSB                                                 11
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3_MASK                                                0x00000800

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU_ADDR                                                 (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU_LSB                                                  12
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU_MASK                                                 0x00001000

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD_ADDR                                                 (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD_LSB                                                  13
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD_MASK                                                 0x00002000

#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST_ADDR                                                 (SYS_BASE+0x8d0)
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST_LSB                                                  14
#define SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST_MASK                                                 0x00004000

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN_ADDR                                                   (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN_LSB                                                    0
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN_MASK                                                   0x00000001

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL_ADDR                                                  (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL_LSB                                                   4
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL_MASK                                                  0x00000070

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS0_ADDR                                                          (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS0_LSB                                                           8
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS0_MASK                                                          0x00000100

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS1_ADDR                                                          (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS1_LSB                                                           9
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS1_MASK                                                          0x00000200

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS2_ADDR                                                          (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS2_LSB                                                           10
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS2_MASK                                                          0x00000400

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS3_ADDR                                                          (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS3_LSB                                                           11
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_DS3_MASK                                                          0x00000800

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PU_ADDR                                                           (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PU_LSB                                                            12
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PU_MASK                                                           0x00001000

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PD_ADDR                                                           (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PD_LSB                                                            13
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_PD_MASK                                                           0x00002000

#define SYS_UART2TX_GPIO82_VCC18GC1_REG_ST_ADDR                                                           (SYS_BASE+0x8d4)
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_ST_LSB                                                            14
#define SYS_UART2TX_GPIO82_VCC18GC1_REG_ST_MASK                                                           0x00004000

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN_ADDR                                                   (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN_LSB                                                    0
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN_MASK                                                   0x00000001

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL_ADDR                                                  (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL_LSB                                                   4
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL_MASK                                                  0x00000070

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS0_ADDR                                                          (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS0_LSB                                                           8
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS0_MASK                                                          0x00000100

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS1_ADDR                                                          (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS1_LSB                                                           9
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS1_MASK                                                          0x00000200

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS2_ADDR                                                          (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS2_LSB                                                           10
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS2_MASK                                                          0x00000400

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS3_ADDR                                                          (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS3_LSB                                                           11
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_DS3_MASK                                                          0x00000800

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PU_ADDR                                                           (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PU_LSB                                                            12
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PU_MASK                                                           0x00001000

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PD_ADDR                                                           (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PD_LSB                                                            13
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_PD_MASK                                                           0x00002000

#define SYS_UART2RX_GPIO83_VCC18GC1_REG_ST_ADDR                                                           (SYS_BASE+0x8d8)
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_ST_LSB                                                            14
#define SYS_UART2RX_GPIO83_VCC18GC1_REG_ST_MASK                                                           0x00004000

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN_ADDR                                        (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN_LSB                                         0
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN_MASK                                        0x00000001

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL_ADDR                                       (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL_LSB                                        4
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL_MASK                                       0x00000070

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0_ADDR                                               (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0_LSB                                                8
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0_MASK                                               0x00000100

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1_ADDR                                               (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1_LSB                                                9
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1_MASK                                               0x00000200

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2_ADDR                                               (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2_LSB                                                10
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2_MASK                                               0x00000400

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3_ADDR                                               (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3_LSB                                                11
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3_MASK                                               0x00000800

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU_ADDR                                                (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU_LSB                                                 12
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU_MASK                                                0x00001000

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD_ADDR                                                (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD_LSB                                                 13
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD_MASK                                                0x00002000

#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST_ADDR                                                (SYS_BASE+0x8dc)
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST_LSB                                                 14
#define SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST_MASK                                                0x00004000

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN_ADDR                                        (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN_LSB                                         0
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN_MASK                                        0x00000001

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL_ADDR                                       (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL_LSB                                        4
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL_MASK                                       0x00000070

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0_ADDR                                               (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0_LSB                                                8
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0_MASK                                               0x00000100

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1_ADDR                                               (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1_LSB                                                9
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1_MASK                                               0x00000200

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2_ADDR                                               (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2_LSB                                                10
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2_MASK                                               0x00000400

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3_ADDR                                               (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3_LSB                                                11
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3_MASK                                               0x00000800

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU_ADDR                                                (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU_LSB                                                 12
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU_MASK                                                0x00001000

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD_ADDR                                                (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD_LSB                                                 13
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD_MASK                                                0x00002000

#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST_ADDR                                                (SYS_BASE+0x8e0)
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST_LSB                                                 14
#define SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST_MASK                                                0x00004000

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN_ADDR                                                     (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN_LSB                                                      0
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN_MASK                                                     0x00000001

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL_ADDR                                                    (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL_LSB                                                     4
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL_MASK                                                    0x00000070

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS0_ADDR                                                            (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS0_LSB                                                             8
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS0_MASK                                                            0x00000100

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS1_ADDR                                                            (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS1_LSB                                                             9
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS1_MASK                                                            0x00000200

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS2_ADDR                                                            (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS2_LSB                                                             10
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS2_MASK                                                            0x00000400

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS3_ADDR                                                            (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS3_LSB                                                             11
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_DS3_MASK                                                            0x00000800

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PU_ADDR                                                             (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PU_LSB                                                              12
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PU_MASK                                                             0x00001000

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PD_ADDR                                                             (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PD_LSB                                                              13
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_PD_MASK                                                             0x00002000

#define SYS_MCLK0_GPIO86_VCC18GC2_REG_ST_ADDR                                                             (SYS_BASE+0x8e4)
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_ST_LSB                                                              14
#define SYS_MCLK0_GPIO86_VCC18GC2_REG_ST_MASK                                                             0x00004000

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN_ADDR                                                     (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN_LSB                                                      0
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN_MASK                                                     0x00000001

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL_ADDR                                                    (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL_LSB                                                     4
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL_MASK                                                    0x00000070

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS0_ADDR                                                            (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS0_LSB                                                             8
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS0_MASK                                                            0x00000100

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS1_ADDR                                                            (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS1_LSB                                                             9
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS1_MASK                                                            0x00000200

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS2_ADDR                                                            (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS2_LSB                                                             10
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS2_MASK                                                            0x00000400

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS3_ADDR                                                            (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS3_LSB                                                             11
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_DS3_MASK                                                            0x00000800

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PU_ADDR                                                             (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PU_LSB                                                              12
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PU_MASK                                                             0x00001000

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PD_ADDR                                                             (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PD_LSB                                                              13
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_PD_MASK                                                             0x00002000

#define SYS_MCLK1_GPIO87_VCC18GC2_REG_ST_ADDR                                                             (SYS_BASE+0x8e8)
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_ST_LSB                                                              14
#define SYS_MCLK1_GPIO87_VCC18GC2_REG_ST_MASK                                                             0x00004000

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN_ADDR                                            (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN_LSB                                             0
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN_MASK                                            0x00000001

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL_ADDR                                           (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL_LSB                                            4
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL_MASK                                           0x00000070

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0_ADDR                                                   (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0_LSB                                                    8
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0_MASK                                                   0x00000100

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1_ADDR                                                   (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1_LSB                                                    9
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1_MASK                                                   0x00000200

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2_ADDR                                                   (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2_LSB                                                    10
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2_MASK                                                   0x00000400

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3_ADDR                                                   (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3_LSB                                                    11
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3_MASK                                                   0x00000800

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU_ADDR                                                    (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU_LSB                                                     12
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU_MASK                                                    0x00001000

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD_ADDR                                                    (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD_LSB                                                     13
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD_MASK                                                    0x00002000

#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST_ADDR                                                    (SYS_BASE+0x8ec)
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST_LSB                                                     14
#define SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST_MASK                                                    0x00004000

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN_ADDR                                            (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN_LSB                                             0
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN_MASK                                            0x00000001

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL_ADDR                                           (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL_LSB                                            4
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL_MASK                                           0x00000070

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0_ADDR                                                   (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0_LSB                                                    8
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0_MASK                                                   0x00000100

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1_ADDR                                                   (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1_LSB                                                    9
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1_MASK                                                   0x00000200

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2_ADDR                                                   (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2_LSB                                                    10
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2_MASK                                                   0x00000400

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3_ADDR                                                   (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3_LSB                                                    11
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3_MASK                                                   0x00000800

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU_ADDR                                                    (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU_LSB                                                     12
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU_MASK                                                    0x00001000

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD_ADDR                                                    (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD_LSB                                                     13
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD_MASK                                                    0x00002000

#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST_ADDR                                                    (SYS_BASE+0x8f0)
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST_LSB                                                     14
#define SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST_MASK                                                    0x00004000

#define SYS_MS_REG_GRPA1_ADDR                                                                             (SYS_BASE+0x8f4)
#define SYS_MS_REG_GRPA1_LSB                                                                              0
#define SYS_MS_REG_GRPA1_MASK                                                                             0x00000001

#define SYS_RTE_REG_GRPA1_ADDR                                                                            (SYS_BASE+0x8f4)
#define SYS_RTE_REG_GRPA1_LSB                                                                             1
#define SYS_RTE_REG_GRPA1_MASK                                                                            0x00000002

#define SYS_MS_REG_GRPA2_ADDR                                                                             (SYS_BASE+0x8f8)
#define SYS_MS_REG_GRPA2_LSB                                                                              0
#define SYS_MS_REG_GRPA2_MASK                                                                             0x00000001

#define SYS_RTE_REG_GRPA2_ADDR                                                                            (SYS_BASE+0x8f8)
#define SYS_RTE_REG_GRPA2_LSB                                                                             1
#define SYS_RTE_REG_GRPA2_MASK                                                                            0x00000002

#define SYS_MS_REG_GRPA3_ADDR                                                                             (SYS_BASE+0x8fc)
#define SYS_MS_REG_GRPA3_LSB                                                                              0
#define SYS_MS_REG_GRPA3_MASK                                                                             0x00000001

#define SYS_RTE_REG_GRPA3_ADDR                                                                            (SYS_BASE+0x8fc)
#define SYS_RTE_REG_GRPA3_LSB                                                                             1
#define SYS_RTE_REG_GRPA3_MASK                                                                            0x00000002

#define SYS_DPLL_USE_INITIAL_CFG_ADDR                                                                     (SYS_BASE+0x90)
#define SYS_DPLL_USE_INITIAL_CFG_LSB                                                                      0
#define SYS_DPLL_USE_INITIAL_CFG_MASK                                                                     0x00000001

#define SYS_DPLL_FAST_MODE_ADDR                                                                           (SYS_BASE+0x90)
#define SYS_DPLL_FAST_MODE_LSB                                                                            1
#define SYS_DPLL_FAST_MODE_MASK                                                                           0x00000002

#define SYS_MS1_REG_GRPB1_ADDR                                                                            (SYS_BASE+0x900)
#define SYS_MS1_REG_GRPB1_LSB                                                                             0
#define SYS_MS1_REG_GRPB1_MASK                                                                            0x00000001

#define SYS_MS2_REG_GRPB1_ADDR                                                                            (SYS_BASE+0x900)
#define SYS_MS2_REG_GRPB1_LSB                                                                             1
#define SYS_MS2_REG_GRPB1_MASK                                                                            0x00000002

#define SYS_RTE_REG_GRPB1_ADDR                                                                            (SYS_BASE+0x900)
#define SYS_RTE_REG_GRPB1_LSB                                                                             2
#define SYS_RTE_REG_GRPB1_MASK                                                                            0x00000004

#define SYS_MS1_REG_GRPB2_ADDR                                                                            (SYS_BASE+0x904)
#define SYS_MS1_REG_GRPB2_LSB                                                                             0
#define SYS_MS1_REG_GRPB2_MASK                                                                            0x00000001

#define SYS_MS2_REG_GRPB2_ADDR                                                                            (SYS_BASE+0x904)
#define SYS_MS2_REG_GRPB2_LSB                                                                             1
#define SYS_MS2_REG_GRPB2_MASK                                                                            0x00000002

#define SYS_RTE_REG_GRPB2_ADDR                                                                            (SYS_BASE+0x904)
#define SYS_RTE_REG_GRPB2_LSB                                                                             2
#define SYS_RTE_REG_GRPB2_MASK                                                                            0x00000004

#define SYS_MS1_REG_GRPB3_ADDR                                                                            (SYS_BASE+0x908)
#define SYS_MS1_REG_GRPB3_LSB                                                                             0
#define SYS_MS1_REG_GRPB3_MASK                                                                            0x00000001

#define SYS_MS2_REG_GRPB3_ADDR                                                                            (SYS_BASE+0x908)
#define SYS_MS2_REG_GRPB3_LSB                                                                             1
#define SYS_MS2_REG_GRPB3_MASK                                                                            0x00000002

#define SYS_RTE_REG_GRPB3_ADDR                                                                            (SYS_BASE+0x908)
#define SYS_RTE_REG_GRPB3_LSB                                                                             2
#define SYS_RTE_REG_GRPB3_MASK                                                                            0x00000004

#define SYS_RTE_REG_GRP0_ADDR                                                                             (SYS_BASE+0x90c)

#define SYS_RTE_REG_GRPC1_ADDR                                                                            (SYS_BASE+0x910)

#define SYS_RTE_REG_GRPC2_ADDR                                                                            (SYS_BASE+0x914)

#define SYS_RTE_REG_GRPC3_ADDR                                                                            (SYS_BASE+0x918)

#define SYS_DPLL_DSKEWCALCNT_ADDR                                                                         (SYS_BASE+0x94)
#define SYS_DPLL_DSKEWCALCNT_LSB                                                                          0
#define SYS_DPLL_DSKEWCALCNT_MASK                                                                         0x00000007

#define SYS_DPLL_DSKEWCALEN_ADDR                                                                          (SYS_BASE+0x94)
#define SYS_DPLL_DSKEWCALEN_LSB                                                                           3
#define SYS_DPLL_DSKEWCALEN_MASK                                                                          0x00000008

#define SYS_DPLL_DSKEWCALIN_ADDR                                                                          (SYS_BASE+0x94)
#define SYS_DPLL_DSKEWCALIN_LSB                                                                           4
#define SYS_DPLL_DSKEWCALIN_MASK                                                                          0x0000fff0

#define SYS_DPLL_DSKEWFASTCAL_ADDR                                                                        (SYS_BASE+0x94)
#define SYS_DPLL_DSKEWFASTCAL_LSB                                                                         16
#define SYS_DPLL_DSKEWFASTCAL_MASK                                                                        0x00010000

#define SYS_DPLL_DSKEWCALBYP_ADDR                                                                         (SYS_BASE+0x94)
#define SYS_DPLL_DSKEWCALBYP_LSB                                                                          31
#define SYS_DPLL_DSKEWCALBYP_MASK                                                                         0x80000000

#define SYS_DPLL_DSKEWCALLOCK_ADDR                                                                        (SYS_BASE+0x98)
#define SYS_DPLL_DSKEWCALLOCK_LSB                                                                         0
#define SYS_DPLL_DSKEWCALLOCK_MASK                                                                        0x00000001

#define SYS_DPLL_DSKEWCALLOCKCNT_ADDR                                                                     (SYS_BASE+0x98)
#define SYS_DPLL_DSKEWCALLOCKCNT_LSB                                                                      4
#define SYS_DPLL_DSKEWCALLOCKCNT_MASK                                                                     0x000000f0

#define SYS_DPLL_DSKEWCALOUT_ADDR                                                                         (SYS_BASE+0x98)
#define SYS_DPLL_DSKEWCALOUT_LSB                                                                          16
#define SYS_DPLL_DSKEWCALOUT_MASK                                                                         0x0fff0000

#define SYS_DPLL_CURRENT_FREQ_ADDR                                                                        (SYS_BASE+0x9c)

#define SYS_VPLL_REFDIV_ADDR                                                                              (SYS_BASE+0xa0)
#define SYS_VPLL_REFDIV_LSB                                                                               0
#define SYS_VPLL_REFDIV_MASK                                                                              0x0000003f

#define SYS_VPLL_POSTDIV1_ADDR                                                                            (SYS_BASE+0xa0)
#define SYS_VPLL_POSTDIV1_LSB                                                                             8
#define SYS_VPLL_POSTDIV1_MASK                                                                            0x00000700

#define SYS_VPLL_POSTDIV2_ADDR                                                                            (SYS_BASE+0xa0)
#define SYS_VPLL_POSTDIV2_LSB                                                                             12
#define SYS_VPLL_POSTDIV2_MASK                                                                            0x00007000

#define SYS_VPLL_FBDIV_ADDR                                                                               (SYS_BASE+0xa0)
#define SYS_VPLL_FBDIV_LSB                                                                                16
#define SYS_VPLL_FBDIV_MASK                                                                               0x0fff0000

#define SYS_VPLL_FRAC_ADDR                                                                                (SYS_BASE+0xa4)

#define SYS_VPLL_PLLEN_ADDR                                                                               (SYS_BASE+0xa8)

#define SYS_REG_VPLL_CLK_EN_ADDR                                                                          (SYS_BASE+0xac)
#define SYS_REG_VPLL_CLK_EN_LSB                                                                           0
#define SYS_REG_VPLL_CLK_EN_MASK                                                                          0x00000001

#define SYS_REG_VPLL_CLKEN_MUX_SEL_ADDR                                                                   (SYS_BASE+0xac)
#define SYS_REG_VPLL_CLKEN_MUX_SEL_LSB                                                                    1
#define SYS_REG_VPLL_CLKEN_MUX_SEL_MASK                                                                   0x00000002

#define SYS_VPLL_LOCK_ADDR                                                                                (SYS_BASE+0xb0)

#define SYS_VPLL_DSMEN_ADDR                                                                               (SYS_BASE+0xb4)
#define SYS_VPLL_DSMEN_LSB                                                                                0
#define SYS_VPLL_DSMEN_MASK                                                                               0x00000001

#define SYS_VPLL_FOUTPOSTDIVEN_ADDR                                                                       (SYS_BASE+0xb4)
#define SYS_VPLL_FOUTPOSTDIVEN_LSB                                                                        1
#define SYS_VPLL_FOUTPOSTDIVEN_MASK                                                                       0x00000002

#define SYS_VPLL_DACEN_ADDR                                                                               (SYS_BASE+0xb4)
#define SYS_VPLL_DACEN_LSB                                                                                2
#define SYS_VPLL_DACEN_MASK                                                                               0x00000004

#define SYS_VPLL_BYPASS_ADDR                                                                              (SYS_BASE+0xb4)
#define SYS_VPLL_BYPASS_LSB                                                                               3
#define SYS_VPLL_BYPASS_MASK                                                                              0x00000008

#define SYS_VPLL_USE_INITIAL_CFG_ADDR                                                                     (SYS_BASE+0xb8)
#define SYS_VPLL_USE_INITIAL_CFG_LSB                                                                      0
#define SYS_VPLL_USE_INITIAL_CFG_MASK                                                                     0x00000001

#define SYS_VPLL_FAST_MODE_ADDR                                                                           (SYS_BASE+0xb8)
#define SYS_VPLL_FAST_MODE_LSB                                                                            1
#define SYS_VPLL_FAST_MODE_MASK                                                                           0x00000002

#define SYS_VPLL_DSKEWCALCNT_ADDR                                                                         (SYS_BASE+0xbc)
#define SYS_VPLL_DSKEWCALCNT_LSB                                                                          0
#define SYS_VPLL_DSKEWCALCNT_MASK                                                                         0x00000007

#define SYS_VPLL_DSKEWCALEN_ADDR                                                                          (SYS_BASE+0xbc)
#define SYS_VPLL_DSKEWCALEN_LSB                                                                           3
#define SYS_VPLL_DSKEWCALEN_MASK                                                                          0x00000008

#define SYS_VPLL_DSKEWCALIN_ADDR                                                                          (SYS_BASE+0xbc)
#define SYS_VPLL_DSKEWCALIN_LSB                                                                           4
#define SYS_VPLL_DSKEWCALIN_MASK                                                                          0x0000fff0

#define SYS_VPLL_DSKEWFASTCAL_ADDR                                                                        (SYS_BASE+0xbc)
#define SYS_VPLL_DSKEWFASTCAL_LSB                                                                         16
#define SYS_VPLL_DSKEWFASTCAL_MASK                                                                        0x00010000

#define SYS_VPLL_DSKEWCALBYP_ADDR                                                                         (SYS_BASE+0xbc)
#define SYS_VPLL_DSKEWCALBYP_LSB                                                                          31
#define SYS_VPLL_DSKEWCALBYP_MASK                                                                         0x80000000

#define SYS_REG_MPLL_CLK_EN_ADDR                                                                          (SYS_BASE+0xc)
#define SYS_REG_MPLL_CLK_EN_LSB                                                                           0
#define SYS_REG_MPLL_CLK_EN_MASK                                                                          0x00000001

#define SYS_REG_MPLL_CLKEN_MUX_SEL_ADDR                                                                   (SYS_BASE+0xc)
#define SYS_REG_MPLL_CLKEN_MUX_SEL_LSB                                                                    1
#define SYS_REG_MPLL_CLKEN_MUX_SEL_MASK                                                                   0x00000002

#define SYS_VPLL_DSKEWCALLOCK_ADDR                                                                        (SYS_BASE+0xc0)
#define SYS_VPLL_DSKEWCALLOCK_LSB                                                                         0
#define SYS_VPLL_DSKEWCALLOCK_MASK                                                                        0x00000001

#define SYS_VPLL_DSKEWCALLOCKCNT_ADDR                                                                     (SYS_BASE+0xc0)
#define SYS_VPLL_DSKEWCALLOCKCNT_LSB                                                                      4
#define SYS_VPLL_DSKEWCALLOCKCNT_MASK                                                                     0x000000f0

#define SYS_VPLL_DSKEWCALOUT_ADDR                                                                         (SYS_BASE+0xc0)
#define SYS_VPLL_DSKEWCALOUT_LSB                                                                          16
#define SYS_VPLL_DSKEWCALOUT_MASK                                                                         0x0fff0000

#define SYS_CLCI_DSU_GPIO_IN_ADDR                                                                         (SYS_BASE+0xc00)
#define SYS_CLCI_DSU_GPIO_IN_LSB                                                                          0
#define SYS_CLCI_DSU_GPIO_IN_MASK                                                                         0x0000003f

#define SYS_CLCI_DSU_GPIO_OUT_ADDR                                                                        (SYS_BASE+0xc00)
#define SYS_CLCI_DSU_GPIO_OUT_LSB                                                                         6
#define SYS_CLCI_DSU_GPIO_OUT_MASK                                                                        0x00000fc0

#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_ADDR                                                              (SYS_BASE+0xc04)
#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_LSB                                                               0
#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_MASK                                                              0x00000001

#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_TYPE_ADDR                                                         (SYS_BASE+0xc04)
#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_TYPE_LSB                                                          1
#define SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_TYPE_MASK                                                         0x0000003e

#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_ADDR                                                              (SYS_BASE+0xc08)
#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_LSB                                                               0
#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_MASK                                                              0x00000001

#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_TYPE_ADDR                                                         (SYS_BASE+0xc08)
#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_TYPE_LSB                                                          1
#define SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_TYPE_MASK                                                         0x0000003e

#define SYS_REG_RO_EFUSE_TEST_MODE_ADDR                                                                   (SYS_BASE+0xc0c)
#define SYS_REG_RO_EFUSE_TEST_MODE_LSB                                                                    0
#define SYS_REG_RO_EFUSE_TEST_MODE_MASK                                                                   0x00000001

#define SYS_REG_RO_EFUSE_TEST_TRIGGER_DONE_ADDR                                                           (SYS_BASE+0xc0c)
#define SYS_REG_RO_EFUSE_TEST_TRIGGER_DONE_LSB                                                            1
#define SYS_REG_RO_EFUSE_TEST_TRIGGER_DONE_MASK                                                           0x00000002

#define SYS_REG_RO_PAD_BOOTMODE_AP_ADDR                                                                   (SYS_BASE+0xc10)
#define SYS_REG_RO_PAD_BOOTMODE_AP_LSB                                                                    0
#define SYS_REG_RO_PAD_BOOTMODE_AP_MASK                                                                   0x00000001

#define SYS_REG_RO_PAD_BOOTMODE_LP_ADDR                                                                   (SYS_BASE+0xc10)
#define SYS_REG_RO_PAD_BOOTMODE_LP_LSB                                                                    1
#define SYS_REG_RO_PAD_BOOTMODE_LP_MASK                                                                   0x00000002

#define SYS_REG_RW_BOOTMODE_AP_ADDR                                                                       (SYS_BASE+0xc10)
#define SYS_REG_RW_BOOTMODE_AP_LSB                                                                        2
#define SYS_REG_RW_BOOTMODE_AP_MASK                                                                       0x00000004

#define SYS_REG_RW_BOOTMODE_LP_ADDR                                                                       (SYS_BASE+0xc10)
#define SYS_REG_RW_BOOTMODE_LP_LSB                                                                        3
#define SYS_REG_RW_BOOTMODE_LP_MASK                                                                       0x00000008

#define SYS_REG_RW_CLCI_NISOLATE_ADDR                                                                     (SYS_BASE+0xc14)

#define SYS_REG_RW_ITL_ENABLE_ADDR                                                                        (SYS_BASE+0xc18)
#define SYS_REG_RW_ITL_ENABLE_LSB                                                                         0
#define SYS_REG_RW_ITL_ENABLE_MASK                                                                        0x00000001

#define SYS_REG_RW_ITL_SIZE_ADDR                                                                          (SYS_BASE+0xc18)
#define SYS_REG_RW_ITL_SIZE_LSB                                                                           1
#define SYS_REG_RW_ITL_SIZE_MASK                                                                          0x0000007e

#define SYS_REG_RW_TOP_PM_SELECT_ADDR                                                                     (SYS_BASE+0xc1c)
#define SYS_REG_RW_TOP_PM_SELECT_LSB                                                                      0
#define SYS_REG_RW_TOP_PM_SELECT_MASK                                                                     0x00000003

#define SYS_REG_RW_TOP_PM_START_ADDR                                                                      (SYS_BASE+0xc1c)
#define SYS_REG_RW_TOP_PM_START_LSB                                                                       2
#define SYS_REG_RW_TOP_PM_START_MASK                                                                      0x00000004

#define SYS_REG_RO_TOP_PM_COUNT_ADDR                                                                      (SYS_BASE+0xc20)

#define SYS_REG_WP_DDR0_FREQ_CHANGE_ACK_ADDR                                                              (SYS_BASE+0xc24)

#define SYS_REG_WP_DDR1_FREQ_CHANGE_ACK_ADDR                                                              (SYS_BASE+0xc28)

#define SYS_REG_RW_DBG_MUX_SEL_ADDR                                                                       (SYS_BASE+0xc2c)
#define SYS_REG_RW_DBG_MUX_SEL_LSB                                                                        0
#define SYS_REG_RW_DBG_MUX_SEL_MASK                                                                       0x00000003

#define SYS_REG_RW_PMU_DBG_SEL_ADDR                                                                       (SYS_BASE+0xc2c)
#define SYS_REG_RW_PMU_DBG_SEL_LSB                                                                        2
#define SYS_REG_RW_PMU_DBG_SEL_MASK                                                                       0x0000003c

#define SYS_REG_RW_DDR0_NSLEEP_ADDR                                                                       (SYS_BASE+0xc30)
#define SYS_REG_RW_DDR0_NSLEEP_LSB                                                                        0
#define SYS_REG_RW_DDR0_NSLEEP_MASK                                                                       0x00000001

#define SYS_REG_RW_DDR0_NSLEEP_CTRL_SEL_ADDR                                                              (SYS_BASE+0xc30)
#define SYS_REG_RW_DDR0_NSLEEP_CTRL_SEL_LSB                                                               1
#define SYS_REG_RW_DDR0_NSLEEP_CTRL_SEL_MASK                                                              0x00000006

#define SYS_REG_RW_DDR1_NSLEEP_ADDR                                                                       (SYS_BASE+0xc34)
#define SYS_REG_RW_DDR1_NSLEEP_LSB                                                                        0
#define SYS_REG_RW_DDR1_NSLEEP_MASK                                                                       0x00000001

#define SYS_REG_RW_DDR1_NSLEEP_CTRL_SEL_ADDR                                                              (SYS_BASE+0xc34)
#define SYS_REG_RW_DDR1_NSLEEP_CTRL_SEL_LSB                                                               1
#define SYS_REG_RW_DDR1_NSLEEP_CTRL_SEL_MASK                                                              0x00000006

#define SYS_REG_RO_DDR0_NSLEEP_ACK_ADDR                                                                   (SYS_BASE+0xc38)
#define SYS_REG_RO_DDR0_NSLEEP_ACK_LSB                                                                    0
#define SYS_REG_RO_DDR0_NSLEEP_ACK_MASK                                                                   0x00000001

#define SYS_REG_RO_DDR1_NSLEEP_ACK_ADDR                                                                   (SYS_BASE+0xc38)
#define SYS_REG_RO_DDR1_NSLEEP_ACK_LSB                                                                    1
#define SYS_REG_RO_DDR1_NSLEEP_ACK_MASK                                                                   0x00000002

#define SYS_REG_RW_VD_AP_NISO_ADDR                                                                        (SYS_BASE+0xc3c)
#define SYS_REG_RW_VD_AP_NISO_LSB                                                                         0
#define SYS_REG_RW_VD_AP_NISO_MASK                                                                        0x00000001

#define SYS_REG_RW_VD_NP_NISO_ADDR                                                                        (SYS_BASE+0xc3c)
#define SYS_REG_RW_VD_NP_NISO_LSB                                                                         1
#define SYS_REG_RW_VD_NP_NISO_MASK                                                                        0x00000002

#define SYS_VPLL_CURRENT_FREQ_ADDR                                                                        (SYS_BASE+0xc4)

#define SYS_REG_RO_CHIP_NAME_ADDR                                                                         (SYS_BASE+0xd00)
#define SYS_REG_RO_CHIP_NAME_LSB                                                                          0
#define SYS_REG_RO_CHIP_NAME_MASK                                                                         0x0000ffff

#define SYS_REG_RO_IS_ASIC_ADDR                                                                           (SYS_BASE+0xd00)
#define SYS_REG_RO_IS_ASIC_LSB                                                                            16
#define SYS_REG_RO_IS_ASIC_MASK                                                                           0x00010000

#define SYS_REG_RO_TAPE_OUT_NUM_ADDR                                                                      (SYS_BASE+0xd00)
#define SYS_REG_RO_TAPE_OUT_NUM_LSB                                                                       24
#define SYS_REG_RO_TAPE_OUT_NUM_MASK                                                                      0xff000000

#define SYS_REG_RO_MILESTONE_ADDR                                                                         (SYS_BASE+0xd04)
#define SYS_REG_RO_MILESTONE_LSB                                                                          0
#define SYS_REG_RO_MILESTONE_MASK                                                                         0x000000ff

#define SYS_REG_RO_VERSION_ADDR                                                                           (SYS_BASE+0xd04)
#define SYS_REG_RO_VERSION_LSB                                                                            8
#define SYS_REG_RO_VERSION_MASK                                                                           0x0000ff00

#define SYS_REG_RO_REVERSION_ADDR                                                                         (SYS_BASE+0xd04)
#define SYS_REG_RO_REVERSION_LSB                                                                          16
#define SYS_REG_RO_REVERSION_MASK                                                                         0x00ff0000

#define SYS_REG_RO_AP_SYS_VERSION_ADDR                                                                    (SYS_BASE+0xd10)
#define SYS_REG_RO_AP_SYS_VERSION_LSB                                                                     0
#define SYS_REG_RO_AP_SYS_VERSION_MASK                                                                    0x0000ffff

#define SYS_REG_RO_LP_SYS_VERSION_ADDR                                                                    (SYS_BASE+0xd10)
#define SYS_REG_RO_LP_SYS_VERSION_LSB                                                                     16
#define SYS_REG_RO_LP_SYS_VERSION_MASK                                                                    0xffff0000

#define SYS_REG_RO_PERI0_SYS_VERSION_ADDR                                                                 (SYS_BASE+0xd14)
#define SYS_REG_RO_PERI0_SYS_VERSION_LSB                                                                  0
#define SYS_REG_RO_PERI0_SYS_VERSION_MASK                                                                 0x0000ffff

#define SYS_REG_RO_PERI1_SYS_VERSION_ADDR                                                                 (SYS_BASE+0xd14)
#define SYS_REG_RO_PERI1_SYS_VERSION_LSB                                                                  16
#define SYS_REG_RO_PERI1_SYS_VERSION_MASK                                                                 0xffff0000

#define SYS_REG_RO_DDR_SYS_VERSION_ADDR                                                                   (SYS_BASE+0xd18)
#define SYS_REG_RO_DDR_SYS_VERSION_LSB                                                                    0
#define SYS_REG_RO_DDR_SYS_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_NPU_SYS_VERSION_ADDR                                                                   (SYS_BASE+0xd18)
#define SYS_REG_RO_NPU_SYS_VERSION_LSB                                                                    16
#define SYS_REG_RO_NPU_SYS_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_VPU_SYS_VERSION_ADDR                                                                   (SYS_BASE+0xd1c)
#define SYS_REG_RO_VPU_SYS_VERSION_LSB                                                                    0
#define SYS_REG_RO_VPU_SYS_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_GPU_SYS_VERSION_ADDR                                                                   (SYS_BASE+0xd1c)
#define SYS_REG_RO_GPU_SYS_VERSION_LSB                                                                    16
#define SYS_REG_RO_GPU_SYS_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_IMAGE_SYS_VERSION_ADDR                                                                 (SYS_BASE+0xd20)

#define SYS_REG_RO_ADC_VERSION_ADDR                                                                       (SYS_BASE+0xd30)
#define SYS_REG_RO_ADC_VERSION_LSB                                                                        0
#define SYS_REG_RO_ADC_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_APB_SYNC_VERSION_ADDR                                                                  (SYS_BASE+0xd30)
#define SYS_REG_RO_APB_SYNC_VERSION_LSB                                                                   16
#define SYS_REG_RO_APB_SYNC_VERSION_MASK                                                                  0xffff0000

#define SYS_REG_RO_BOOT_ROM_VERSION_ADDR                                                                  (SYS_BASE+0xd34)
#define SYS_REG_RO_BOOT_ROM_VERSION_LSB                                                                   0
#define SYS_REG_RO_BOOT_ROM_VERSION_MASK                                                                  0x0000ffff

#define SYS_REG_RO_BOOT_SPI_VERSION_ADDR                                                                  (SYS_BASE+0xd34)
#define SYS_REG_RO_BOOT_SPI_VERSION_LSB                                                                   16
#define SYS_REG_RO_BOOT_SPI_VERSION_MASK                                                                  0xffff0000

#define SYS_REG_RO_CLCI_VERSION_ADDR                                                                      (SYS_BASE+0xd38)
#define SYS_REG_RO_CLCI_VERSION_LSB                                                                       0
#define SYS_REG_RO_CLCI_VERSION_MASK                                                                      0x0000ffff

#define SYS_REG_RO_CM3_ICACHE_VERSION_ADDR                                                                (SYS_BASE+0xd38)
#define SYS_REG_RO_CM3_ICACHE_VERSION_LSB                                                                 16
#define SYS_REG_RO_CM3_ICACHE_VERSION_MASK                                                                0xffff0000

#define SYS_REG_RO_CORTEX_M3_VERSION_ADDR                                                                 (SYS_BASE+0xd3c)
#define SYS_REG_RO_CORTEX_M3_VERSION_LSB                                                                  0
#define SYS_REG_RO_CORTEX_M3_VERSION_MASK                                                                 0x0000ffff

#define SYS_REG_RO_CPU_VERSION_ADDR                                                                       (SYS_BASE+0xd3c)
#define SYS_REG_RO_CPU_VERSION_LSB                                                                        16
#define SYS_REG_RO_CPU_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_DAPLITE_VERSION_ADDR                                                                   (SYS_BASE+0xd40)
#define SYS_REG_RO_DAPLITE_VERSION_LSB                                                                    0
#define SYS_REG_RO_DAPLITE_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_DC_VERSION_ADDR                                                                        (SYS_BASE+0xd40)
#define SYS_REG_RO_DC_VERSION_LSB                                                                         16
#define SYS_REG_RO_DC_VERSION_MASK                                                                        0xffff0000

#define SYS_REG_RO_DDRCTRL_VERSION_ADDR                                                                   (SYS_BASE+0xd44)
#define SYS_REG_RO_DDRCTRL_VERSION_LSB                                                                    0
#define SYS_REG_RO_DDRCTRL_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_DMAC_VERSION_ADDR                                                                      (SYS_BASE+0xd44)
#define SYS_REG_RO_DMAC_VERSION_LSB                                                                       16
#define SYS_REG_RO_DMAC_VERSION_MASK                                                                      0xffff0000

#define SYS_REG_RO_DWP_VERSION_ADDR                                                                       (SYS_BASE+0xd48)
#define SYS_REG_RO_DWP_VERSION_LSB                                                                        0
#define SYS_REG_RO_DWP_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_EFUSE_VERSION_ADDR                                                                     (SYS_BASE+0xd48)
#define SYS_REG_RO_EFUSE_VERSION_LSB                                                                      16
#define SYS_REG_RO_EFUSE_VERSION_MASK                                                                     0xffff0000

#define SYS_REG_RO_EFUSE_CTRL_VERSION_ADDR                                                                (SYS_BASE+0xd4c)
#define SYS_REG_RO_EFUSE_CTRL_VERSION_LSB                                                                 0
#define SYS_REG_RO_EFUSE_CTRL_VERSION_MASK                                                                0x0000ffff

#define SYS_REG_RO_EMMC_VERSION_ADDR                                                                      (SYS_BASE+0xd4c)
#define SYS_REG_RO_EMMC_VERSION_LSB                                                                       16
#define SYS_REG_RO_EMMC_VERSION_MASK                                                                      0xffff0000

#define SYS_REG_RO_EMMC51_VERSION_ADDR                                                                    (SYS_BASE+0xd50)
#define SYS_REG_RO_EMMC51_VERSION_LSB                                                                     0
#define SYS_REG_RO_EMMC51_VERSION_MASK                                                                    0x0000ffff

#define SYS_REG_RO_GENERIC_TIMER_VERSION_ADDR                                                             (SYS_BASE+0xd50)
#define SYS_REG_RO_GENERIC_TIMER_VERSION_LSB                                                              16
#define SYS_REG_RO_GENERIC_TIMER_VERSION_MASK                                                             0xffff0000

#define SYS_REG_RO_GIC_VERSION_ADDR                                                                       (SYS_BASE+0xd54)
#define SYS_REG_RO_GIC_VERSION_LSB                                                                        0
#define SYS_REG_RO_GIC_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_GMAC_VERSION_ADDR                                                                      (SYS_BASE+0xd54)
#define SYS_REG_RO_GMAC_VERSION_LSB                                                                       16
#define SYS_REG_RO_GMAC_VERSION_MASK                                                                      0xffff0000

#define SYS_REG_RO_GPIO_VERSION_ADDR                                                                      (SYS_BASE+0xd58)
#define SYS_REG_RO_GPIO_VERSION_LSB                                                                       0
#define SYS_REG_RO_GPIO_VERSION_MASK                                                                      0x0000ffff

#define SYS_REG_RO_GPU_VERSION_ADDR                                                                       (SYS_BASE+0xd58)
#define SYS_REG_RO_GPU_VERSION_LSB                                                                        16
#define SYS_REG_RO_GPU_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_I2C_MST_VERSION_ADDR                                                                   (SYS_BASE+0xd5c)
#define SYS_REG_RO_I2C_MST_VERSION_LSB                                                                    0
#define SYS_REG_RO_I2C_MST_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_I2C_WO_VERSION_ADDR                                                                    (SYS_BASE+0xd5c)
#define SYS_REG_RO_I2C_WO_VERSION_LSB                                                                     16
#define SYS_REG_RO_I2C_WO_VERSION_MASK                                                                    0xffff0000

#define SYS_REG_RO_I2S_VERSION_ADDR                                                                       (SYS_BASE+0xd60)
#define SYS_REG_RO_I2S_VERSION_LSB                                                                        0
#define SYS_REG_RO_I2S_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_IDMA_VERSION_ADDR                                                                      (SYS_BASE+0xd60)
#define SYS_REG_RO_IDMA_VERSION_LSB                                                                       16
#define SYS_REG_RO_IDMA_VERSION_MASK                                                                      0xffff0000

#define SYS_REG_RO_ISP_VERSION_ADDR                                                                       (SYS_BASE+0xd64)
#define SYS_REG_RO_ISP_VERSION_LSB                                                                        0
#define SYS_REG_RO_ISP_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_LP_DMAC_VERSION_ADDR                                                                   (SYS_BASE+0xd64)
#define SYS_REG_RO_LP_DMAC_VERSION_LSB                                                                    16
#define SYS_REG_RO_LP_DMAC_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_M3_BOOT_ROM_VERSION_ADDR                                                               (SYS_BASE+0xd68)
#define SYS_REG_RO_M3_BOOT_ROM_VERSION_LSB                                                                0
#define SYS_REG_RO_M3_BOOT_ROM_VERSION_MASK                                                               0x0000ffff

#define SYS_REG_RO_MAILBOX_VERSION_ADDR                                                                   (SYS_BASE+0xd68)
#define SYS_REG_RO_MAILBOX_VERSION_LSB                                                                    16
#define SYS_REG_RO_MAILBOX_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_MIPI_RX_VERSION_ADDR                                                                   (SYS_BASE+0xd6c)
#define SYS_REG_RO_MIPI_RX_VERSION_LSB                                                                    0
#define SYS_REG_RO_MIPI_RX_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_MIPI_TX_VERSION_ADDR                                                                   (SYS_BASE+0xd6c)
#define SYS_REG_RO_MIPI_TX_VERSION_LSB                                                                    16
#define SYS_REG_RO_MIPI_TX_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_MST_SPI_VERSION_ADDR                                                                   (SYS_BASE+0xd70)
#define SYS_REG_RO_MST_SPI_VERSION_LSB                                                                    0
#define SYS_REG_RO_MST_SPI_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_NPU_VERSION_ADDR                                                                       (SYS_BASE+0xd70)
#define SYS_REG_RO_NPU_VERSION_LSB                                                                        16
#define SYS_REG_RO_NPU_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_PDM_VERSION_ADDR                                                                       (SYS_BASE+0xd74)
#define SYS_REG_RO_PDM_VERSION_LSB                                                                        0
#define SYS_REG_RO_PDM_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_PKA_VERSION_ADDR                                                                       (SYS_BASE+0xd74)
#define SYS_REG_RO_PKA_VERSION_LSB                                                                        16
#define SYS_REG_RO_PKA_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_PMON_VERSION_ADDR                                                                      (SYS_BASE+0xd78)
#define SYS_REG_RO_PMON_VERSION_LSB                                                                       0
#define SYS_REG_RO_PMON_VERSION_MASK                                                                      0x0000ffff

#define SYS_REG_RO_PMU_VERSION_ADDR                                                                       (SYS_BASE+0xd78)
#define SYS_REG_RO_PMU_VERSION_LSB                                                                        16
#define SYS_REG_RO_PMU_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_PPU_VERSION_ADDR                                                                       (SYS_BASE+0xd7c)
#define SYS_REG_RO_PPU_VERSION_LSB                                                                        0
#define SYS_REG_RO_PPU_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_PROCESS_MONITOR_VERSION_ADDR                                                           (SYS_BASE+0xd7c)
#define SYS_REG_RO_PROCESS_MONITOR_VERSION_LSB                                                            16
#define SYS_REG_RO_PROCESS_MONITOR_VERSION_MASK                                                           0xffff0000

#define SYS_REG_RO_PWM_VERSION_ADDR                                                                       (SYS_BASE+0xd80)
#define SYS_REG_RO_PWM_VERSION_LSB                                                                        0
#define SYS_REG_RO_PWM_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_ROT_RAW_VERSION_ADDR                                                                   (SYS_BASE+0xd80)
#define SYS_REG_RO_ROT_RAW_VERSION_LSB                                                                    16
#define SYS_REG_RO_ROT_RAW_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_ROT_YUV_VERSION_ADDR                                                                   (SYS_BASE+0xd84)
#define SYS_REG_RO_ROT_YUV_VERSION_LSB                                                                    0
#define SYS_REG_RO_ROT_YUV_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_RTC_VERSION_ADDR                                                                       (SYS_BASE+0xd84)
#define SYS_REG_RO_RTC_VERSION_LSB                                                                        16
#define SYS_REG_RO_RTC_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_SLV_SPI_VERSION_ADDR                                                                   (SYS_BASE+0xd88)
#define SYS_REG_RO_SLV_SPI_VERSION_LSB                                                                    0
#define SYS_REG_RO_SLV_SPI_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_SPACC_VERSION_ADDR                                                                     (SYS_BASE+0xd88)
#define SYS_REG_RO_SPACC_VERSION_LSB                                                                      16
#define SYS_REG_RO_SPACC_VERSION_MASK                                                                     0xffff0000

#define SYS_REG_RO_SYS_RAM_VERSION_ADDR                                                                   (SYS_BASE+0xd8c)
#define SYS_REG_RO_SYS_RAM_VERSION_LSB                                                                    0
#define SYS_REG_RO_SYS_RAM_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_SYSCTRL_VERSION_ADDR                                                                   (SYS_BASE+0xd8c)
#define SYS_REG_RO_SYSCTRL_VERSION_LSB                                                                    16
#define SYS_REG_RO_SYSCTRL_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_TIMERX2_VERSION_ADDR                                                                   (SYS_BASE+0xd90)
#define SYS_REG_RO_TIMERX2_VERSION_LSB                                                                    0
#define SYS_REG_RO_TIMERX2_VERSION_MASK                                                                   0x0000ffff

#define SYS_REG_RO_TIMERX6_VERSION_ADDR                                                                   (SYS_BASE+0xd90)
#define SYS_REG_RO_TIMERX6_VERSION_LSB                                                                    16
#define SYS_REG_RO_TIMERX6_VERSION_MASK                                                                   0xffff0000

#define SYS_REG_RO_UART_VERSION_ADDR                                                                      (SYS_BASE+0xd94)
#define SYS_REG_RO_UART_VERSION_LSB                                                                       0
#define SYS_REG_RO_UART_VERSION_MASK                                                                      0x0000ffff

#define SYS_REG_RO_USB_VERSION_ADDR                                                                       (SYS_BASE+0xd94)
#define SYS_REG_RO_USB_VERSION_LSB                                                                        16
#define SYS_REG_RO_USB_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_VAD_VERSION_ADDR                                                                       (SYS_BASE+0xd98)
#define SYS_REG_RO_VAD_VERSION_LSB                                                                        0
#define SYS_REG_RO_VAD_VERSION_MASK                                                                       0x0000ffff

#define SYS_REG_RO_VPU_VERSION_ADDR                                                                       (SYS_BASE+0xd98)
#define SYS_REG_RO_VPU_VERSION_LSB                                                                        16
#define SYS_REG_RO_VPU_VERSION_MASK                                                                       0xffff0000

#define SYS_REG_RO_WDT_VERSION_ADDR                                                                       (SYS_BASE+0xd9c)

#define SYS_REG_RO_AP_SYS_EXIST_ADDR                                                                      (SYS_BASE+0xe00)
#define SYS_REG_RO_AP_SYS_EXIST_LSB                                                                       0
#define SYS_REG_RO_AP_SYS_EXIST_MASK                                                                      0x00000001

#define SYS_REG_RO_CPU_EXIST_ADDR                                                                         (SYS_BASE+0xe00)
#define SYS_REG_RO_CPU_EXIST_LSB                                                                          1
#define SYS_REG_RO_CPU_EXIST_MASK                                                                         0x00000002

#define SYS_REG_RO_DAPLITE_EXIST_ADDR                                                                     (SYS_BASE+0xe00)
#define SYS_REG_RO_DAPLITE_EXIST_LSB                                                                      2
#define SYS_REG_RO_DAPLITE_EXIST_MASK                                                                     0x00000004

#define SYS_REG_RO_DMAC_EXIST_ADDR                                                                        (SYS_BASE+0xe00)
#define SYS_REG_RO_DMAC_EXIST_LSB                                                                         3
#define SYS_REG_RO_DMAC_EXIST_MASK                                                                        0x00000008

#define SYS_REG_RO_GIC_EXIST_ADDR                                                                         (SYS_BASE+0xe00)
#define SYS_REG_RO_GIC_EXIST_LSB                                                                          4
#define SYS_REG_RO_GIC_EXIST_MASK                                                                         0x00000010

#define SYS_REG_RO_TIMERX6_EXIST_ADDR                                                                     (SYS_BASE+0xe00)
#define SYS_REG_RO_TIMERX6_EXIST_LSB                                                                      5
#define SYS_REG_RO_TIMERX6_EXIST_MASK                                                                     0x00000020

#define SYS_REG_RO_WDT1_EXIST_ADDR                                                                        (SYS_BASE+0xe00)
#define SYS_REG_RO_WDT1_EXIST_LSB                                                                         6
#define SYS_REG_RO_WDT1_EXIST_MASK                                                                        0x00000040

#define SYS_REG_RO_BOOT_ROM1_EXIST_ADDR                                                                   (SYS_BASE+0xe00)
#define SYS_REG_RO_BOOT_ROM1_EXIST_LSB                                                                    7
#define SYS_REG_RO_BOOT_ROM1_EXIST_MASK                                                                   0x00000080

#define SYS_REG_RO_LP_SYS_EXIST_ADDR                                                                      (SYS_BASE+0xe04)
#define SYS_REG_RO_LP_SYS_EXIST_LSB                                                                       0
#define SYS_REG_RO_LP_SYS_EXIST_MASK                                                                      0x00000001

#define SYS_REG_RO_CORTEX_M3_EXIST_ADDR                                                                   (SYS_BASE+0xe04)
#define SYS_REG_RO_CORTEX_M3_EXIST_LSB                                                                    1
#define SYS_REG_RO_CORTEX_M3_EXIST_MASK                                                                   0x00000002

#define SYS_REG_RO_LP_DMAC_EXIST_ADDR                                                                     (SYS_BASE+0xe04)
#define SYS_REG_RO_LP_DMAC_EXIST_LSB                                                                      2
#define SYS_REG_RO_LP_DMAC_EXIST_MASK                                                                     0x00000004

#define SYS_REG_RO_M3_BOOT_ROM_EXIST_ADDR                                                                 (SYS_BASE+0xe04)
#define SYS_REG_RO_M3_BOOT_ROM_EXIST_LSB                                                                  3
#define SYS_REG_RO_M3_BOOT_ROM_EXIST_MASK                                                                 0x00000008

#define SYS_REG_RO_MAILBOX_EXIST_ADDR                                                                     (SYS_BASE+0xe04)
#define SYS_REG_RO_MAILBOX_EXIST_LSB                                                                      4
#define SYS_REG_RO_MAILBOX_EXIST_MASK                                                                     0x00000010

#define SYS_REG_RO_VAD_EXIST_ADDR                                                                         (SYS_BASE+0xe04)
#define SYS_REG_RO_VAD_EXIST_LSB                                                                          5
#define SYS_REG_RO_VAD_EXIST_MASK                                                                         0x00000020

#define SYS_REG_RO_PDM0_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_PDM0_EXIST_LSB                                                                         6
#define SYS_REG_RO_PDM0_EXIST_MASK                                                                        0x00000040

#define SYS_REG_RO_PDM1_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_PDM1_EXIST_LSB                                                                         7
#define SYS_REG_RO_PDM1_EXIST_MASK                                                                        0x00000080

#define SYS_REG_RO_PDM2_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_PDM2_EXIST_LSB                                                                         8
#define SYS_REG_RO_PDM2_EXIST_MASK                                                                        0x00000100

#define SYS_REG_RO_PDM3_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_PDM3_EXIST_LSB                                                                         9
#define SYS_REG_RO_PDM3_EXIST_MASK                                                                        0x00000200

#define SYS_REG_RO_I2S0_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_I2S0_EXIST_LSB                                                                         10
#define SYS_REG_RO_I2S0_EXIST_MASK                                                                        0x00000400

#define SYS_REG_RO_TIMERX2_EXIST_ADDR                                                                     (SYS_BASE+0xe04)
#define SYS_REG_RO_TIMERX2_EXIST_LSB                                                                      11
#define SYS_REG_RO_TIMERX2_EXIST_MASK                                                                     0x00000800

#define SYS_REG_RO_I2C0_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_I2C0_EXIST_LSB                                                                         12
#define SYS_REG_RO_I2C0_EXIST_MASK                                                                        0x00001000

#define SYS_REG_RO_UART0_EXIST_ADDR                                                                       (SYS_BASE+0xe04)
#define SYS_REG_RO_UART0_EXIST_LSB                                                                        13
#define SYS_REG_RO_UART0_EXIST_MASK                                                                       0x00002000

#define SYS_REG_RO_WDT0_EXIST_ADDR                                                                        (SYS_BASE+0xe04)
#define SYS_REG_RO_WDT0_EXIST_LSB                                                                         14
#define SYS_REG_RO_WDT0_EXIST_MASK                                                                        0x00004000

#define SYS_REG_RO_PERI0_SYS_EXIST_ADDR                                                                   (SYS_BASE+0xe08)
#define SYS_REG_RO_PERI0_SYS_EXIST_LSB                                                                    0
#define SYS_REG_RO_PERI0_SYS_EXIST_MASK                                                                   0x00000001

#define SYS_REG_RO_EMMC0_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_EMMC0_EXIST_LSB                                                                        1
#define SYS_REG_RO_EMMC0_EXIST_MASK                                                                       0x00000002

#define SYS_REG_RO_EMMC1_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_EMMC1_EXIST_LSB                                                                        2
#define SYS_REG_RO_EMMC1_EXIST_MASK                                                                       0x00000004

#define SYS_REG_RO_SDIO2_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_SDIO2_EXIST_LSB                                                                        3
#define SYS_REG_RO_SDIO2_EXIST_MASK                                                                       0x00000008

#define SYS_REG_RO_GPIO1_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_GPIO1_EXIST_LSB                                                                        4
#define SYS_REG_RO_GPIO1_EXIST_MASK                                                                       0x00000010

#define SYS_REG_RO_GPIO2_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_GPIO2_EXIST_LSB                                                                        5
#define SYS_REG_RO_GPIO2_EXIST_MASK                                                                       0x00000020

#define SYS_REG_RO_I2S1_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2S1_EXIST_LSB                                                                         6
#define SYS_REG_RO_I2S1_EXIST_MASK                                                                        0x00000040

#define SYS_REG_RO_I2S2_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2S2_EXIST_LSB                                                                         7
#define SYS_REG_RO_I2S2_EXIST_MASK                                                                        0x00000080

#define SYS_REG_RO_BOOTSPI_EXIST_ADDR                                                                     (SYS_BASE+0xe08)
#define SYS_REG_RO_BOOTSPI_EXIST_LSB                                                                      8
#define SYS_REG_RO_BOOTSPI_EXIST_MASK                                                                     0x00000100

#define SYS_REG_RO_UART1_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_UART1_EXIST_LSB                                                                        9
#define SYS_REG_RO_UART1_EXIST_MASK                                                                       0x00000200

#define SYS_REG_RO_UART2_EXIST_ADDR                                                                       (SYS_BASE+0xe08)
#define SYS_REG_RO_UART2_EXIST_LSB                                                                        10
#define SYS_REG_RO_UART2_EXIST_MASK                                                                       0x00000400

#define SYS_REG_RO_I2C1_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2C1_EXIST_LSB                                                                         11
#define SYS_REG_RO_I2C1_EXIST_MASK                                                                        0x00000800

#define SYS_REG_RO_I2C2_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2C2_EXIST_LSB                                                                         12
#define SYS_REG_RO_I2C2_EXIST_MASK                                                                        0x00001000

#define SYS_REG_RO_I2C3_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2C3_EXIST_LSB                                                                         13
#define SYS_REG_RO_I2C3_EXIST_MASK                                                                        0x00002000

#define SYS_REG_RO_I2C4_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_I2C4_EXIST_LSB                                                                         14
#define SYS_REG_RO_I2C4_EXIST_MASK                                                                        0x00004000

#define SYS_REG_RO_PWM0_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_PWM0_EXIST_LSB                                                                         15
#define SYS_REG_RO_PWM0_EXIST_MASK                                                                        0x00008000

#define SYS_REG_RO_PDM4_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_PDM4_EXIST_LSB                                                                         16
#define SYS_REG_RO_PDM4_EXIST_MASK                                                                        0x00010000

#define SYS_REG_RO_PDM5_EXIST_ADDR                                                                        (SYS_BASE+0xe08)
#define SYS_REG_RO_PDM5_EXIST_LSB                                                                         17
#define SYS_REG_RO_PDM5_EXIST_MASK                                                                        0x00020000

#define SYS_REG_RO_PERI1_SYS_EXIST_ADDR                                                                   (SYS_BASE+0xe0c)
#define SYS_REG_RO_PERI1_SYS_EXIST_LSB                                                                    0
#define SYS_REG_RO_PERI1_SYS_EXIST_MASK                                                                   0x00000001

#define SYS_REG_RO_GMAC_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_GMAC_EXIST_LSB                                                                         1
#define SYS_REG_RO_GMAC_EXIST_MASK                                                                        0x00000002

#define SYS_REG_RO_USB_EXIST_ADDR                                                                         (SYS_BASE+0xe0c)
#define SYS_REG_RO_USB_EXIST_LSB                                                                          2
#define SYS_REG_RO_USB_EXIST_MASK                                                                         0x00000004

#define SYS_REG_RO_SPACC_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_SPACC_EXIST_LSB                                                                        3
#define SYS_REG_RO_SPACC_EXIST_MASK                                                                       0x00000008

#define SYS_REG_RO_PKA_EXIST_ADDR                                                                         (SYS_BASE+0xe0c)
#define SYS_REG_RO_PKA_EXIST_LSB                                                                          4
#define SYS_REG_RO_PKA_EXIST_MASK                                                                         0x00000010

#define SYS_REG_RO_MST_SPI0_EXIST_ADDR                                                                    (SYS_BASE+0xe0c)
#define SYS_REG_RO_MST_SPI0_EXIST_LSB                                                                     5
#define SYS_REG_RO_MST_SPI0_EXIST_MASK                                                                    0x00000020

#define SYS_REG_RO_MST_SPI1_EXIST_ADDR                                                                    (SYS_BASE+0xe0c)
#define SYS_REG_RO_MST_SPI1_EXIST_LSB                                                                     6
#define SYS_REG_RO_MST_SPI1_EXIST_MASK                                                                    0x00000040

#define SYS_REG_RO_MST_SPI2_EXIST_ADDR                                                                    (SYS_BASE+0xe0c)
#define SYS_REG_RO_MST_SPI2_EXIST_LSB                                                                     7
#define SYS_REG_RO_MST_SPI2_EXIST_MASK                                                                    0x00000080

#define SYS_REG_RO_SLV_SPI_EXIST_ADDR                                                                     (SYS_BASE+0xe0c)
#define SYS_REG_RO_SLV_SPI_EXIST_LSB                                                                      8
#define SYS_REG_RO_SLV_SPI_EXIST_MASK                                                                     0x00000100

#define SYS_REG_RO_PWM1_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM1_EXIST_LSB                                                                         9
#define SYS_REG_RO_PWM1_EXIST_MASK                                                                        0x00000200

#define SYS_REG_RO_PWM2_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM2_EXIST_LSB                                                                         10
#define SYS_REG_RO_PWM2_EXIST_MASK                                                                        0x00000400

#define SYS_REG_RO_PWM3_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM3_EXIST_LSB                                                                         11
#define SYS_REG_RO_PWM3_EXIST_MASK                                                                        0x00000800

#define SYS_REG_RO_PWM4_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM4_EXIST_LSB                                                                         12
#define SYS_REG_RO_PWM4_EXIST_MASK                                                                        0x00001000

#define SYS_REG_RO_PWM5_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM5_EXIST_LSB                                                                         13
#define SYS_REG_RO_PWM5_EXIST_MASK                                                                        0x00002000

#define SYS_REG_RO_PWM6_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM6_EXIST_LSB                                                                         14
#define SYS_REG_RO_PWM6_EXIST_MASK                                                                        0x00004000

#define SYS_REG_RO_PWM7_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_PWM7_EXIST_LSB                                                                         15
#define SYS_REG_RO_PWM7_EXIST_MASK                                                                        0x00008000

#define SYS_REG_RO_EFUSE_CTRL_EXIST_ADDR                                                                  (SYS_BASE+0xe0c)
#define SYS_REG_RO_EFUSE_CTRL_EXIST_LSB                                                                   16
#define SYS_REG_RO_EFUSE_CTRL_EXIST_MASK                                                                  0x00010000

#define SYS_REG_RO_UART3_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_UART3_EXIST_LSB                                                                        17
#define SYS_REG_RO_UART3_EXIST_MASK                                                                       0x00020000

#define SYS_REG_RO_UART4_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_UART4_EXIST_LSB                                                                        18
#define SYS_REG_RO_UART4_EXIST_MASK                                                                       0x00040000

#define SYS_REG_RO_UART5_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_UART5_EXIST_LSB                                                                        19
#define SYS_REG_RO_UART5_EXIST_MASK                                                                       0x00080000

#define SYS_REG_RO_UART6_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_UART6_EXIST_LSB                                                                        20
#define SYS_REG_RO_UART6_EXIST_MASK                                                                       0x00100000

#define SYS_REG_RO_UART7_EXIST_ADDR                                                                       (SYS_BASE+0xe0c)
#define SYS_REG_RO_UART7_EXIST_LSB                                                                        21
#define SYS_REG_RO_UART7_EXIST_MASK                                                                       0x00200000

#define SYS_REG_RO_I2C5_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_I2C5_EXIST_LSB                                                                         22
#define SYS_REG_RO_I2C5_EXIST_MASK                                                                        0x00400000

#define SYS_REG_RO_I2C6_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_I2C6_EXIST_LSB                                                                         23
#define SYS_REG_RO_I2C6_EXIST_MASK                                                                        0x00800000

#define SYS_REG_RO_I2S3_EXIST_ADDR                                                                        (SYS_BASE+0xe0c)
#define SYS_REG_RO_I2S3_EXIST_LSB                                                                         24
#define SYS_REG_RO_I2S3_EXIST_MASK                                                                        0x01000000

#define SYS_REG_RO_IMAGE_SYS_EXIST_ADDR                                                                   (SYS_BASE+0xe10)
#define SYS_REG_RO_IMAGE_SYS_EXIST_LSB                                                                    0
#define SYS_REG_RO_IMAGE_SYS_EXIST_MASK                                                                   0x00000001

#define SYS_REG_RO_ISP_EXIST_ADDR                                                                         (SYS_BASE+0xe10)
#define SYS_REG_RO_ISP_EXIST_LSB                                                                          1
#define SYS_REG_RO_ISP_EXIST_MASK                                                                         0x00000002

#define SYS_REG_RO_DWP_EXIST_ADDR                                                                         (SYS_BASE+0xe10)
#define SYS_REG_RO_DWP_EXIST_LSB                                                                          2
#define SYS_REG_RO_DWP_EXIST_MASK                                                                         0x00000004

#define SYS_REG_RO_LCDC_EXIST_ADDR                                                                        (SYS_BASE+0xe10)
#define SYS_REG_RO_LCDC_EXIST_LSB                                                                         3
#define SYS_REG_RO_LCDC_EXIST_MASK                                                                        0x00000008

#define SYS_REG_RO_IDMA_EXIST_ADDR                                                                        (SYS_BASE+0xe10)
#define SYS_REG_RO_IDMA_EXIST_LSB                                                                         4
#define SYS_REG_RO_IDMA_EXIST_MASK                                                                        0x00000010

#define SYS_REG_RO_ROT_RAW_EXIST_ADDR                                                                     (SYS_BASE+0xe10)
#define SYS_REG_RO_ROT_RAW_EXIST_LSB                                                                      5
#define SYS_REG_RO_ROT_RAW_EXIST_MASK                                                                     0x00000020

#define SYS_REG_RO_ROT_YUV_EXIST_ADDR                                                                     (SYS_BASE+0xe10)
#define SYS_REG_RO_ROT_YUV_EXIST_LSB                                                                      6
#define SYS_REG_RO_ROT_YUV_EXIST_MASK                                                                     0x00000040

#define SYS_REG_RO_MIPI_RX0_EXIST_ADDR                                                                    (SYS_BASE+0xe10)
#define SYS_REG_RO_MIPI_RX0_EXIST_LSB                                                                     7
#define SYS_REG_RO_MIPI_RX0_EXIST_MASK                                                                    0x00000080

#define SYS_REG_RO_MIPI_RX1_EXIST_ADDR                                                                    (SYS_BASE+0xe10)
#define SYS_REG_RO_MIPI_RX1_EXIST_LSB                                                                     8
#define SYS_REG_RO_MIPI_RX1_EXIST_MASK                                                                    0x00000100

#define SYS_REG_RO_MIPI_TX_EXIST_ADDR                                                                     (SYS_BASE+0xe10)
#define SYS_REG_RO_MIPI_TX_EXIST_LSB                                                                      9
#define SYS_REG_RO_MIPI_TX_EXIST_MASK                                                                     0x00000200

#define SYS_REG_RO_NPU0_EXIST_ADDR                                                                        (SYS_BASE+0xe14)
#define SYS_REG_RO_NPU0_EXIST_LSB                                                                         0
#define SYS_REG_RO_NPU0_EXIST_MASK                                                                        0x00000001

#define SYS_REG_RO_NPU1_EXIST_ADDR                                                                        (SYS_BASE+0xe14)
#define SYS_REG_RO_NPU1_EXIST_LSB                                                                         1
#define SYS_REG_RO_NPU1_EXIST_MASK                                                                        0x00000002

#define SYS_REG_RO_DDR0_SYS_EXIST_ADDR                                                                    (SYS_BASE+0xe18)
#define SYS_REG_RO_DDR0_SYS_EXIST_LSB                                                                     0
#define SYS_REG_RO_DDR0_SYS_EXIST_MASK                                                                    0x00000001

#define SYS_REG_RO_DDR1_SYS_EXIST_ADDR                                                                    (SYS_BASE+0xe18)
#define SYS_REG_RO_DDR1_SYS_EXIST_LSB                                                                     1
#define SYS_REG_RO_DDR1_SYS_EXIST_MASK                                                                    0x00000002

#define SYS_REG_RO_VPU_SYS_EXIST_ADDR                                                                     (SYS_BASE+0xe1c)

#define SYS_REG_RO_GPU_SYS_EXIST_ADDR                                                                     (SYS_BASE+0xe20)

#define SYS_DBG_CMD0_NORST_ADDR                                                                           (SYS_BASE+0xee0)

#define SYS_DBG_CMD1_NORST_ADDR                                                                           (SYS_BASE+0xee4)

#define SYS_DBG_CMD2_NORST_ADDR                                                                           (SYS_BASE+0xee8)

#define SYS_DBG_CMD3_NORST_ADDR                                                                           (SYS_BASE+0xeec)

#define SYS_DBG_CMD1_ADDR                                                                                 (SYS_BASE+0xef0)

#define SYS_DBG_CMD2_ADDR                                                                                 (SYS_BASE+0xef4)

#define SYS_DBG_CMD3_ADDR                                                                                 (SYS_BASE+0xef8)

#define SYS_DBG_CMD4_ADDR                                                                                 (SYS_BASE+0xefc)

#define SYS_DBG_CMD5_ADDR                                                                                 (SYS_BASE+0xff0)

#define SYS_DBG_CMD6_ADDR                                                                                 (SYS_BASE+0xff4)

#define SYS_DBG_CMD7_ADDR                                                                                 (SYS_BASE+0xff8)

#define SYS_DBG_CMD8_ADDR                                                                                 (SYS_BASE+0xffc)

////////////////////////////////////////////////////////////////
// reg access                                                 //
////////////////////////////////////////////////////////////////
#define SYS_REG32(name)                                                                                   (*(volatile uint32_t*)name##_ADDR)

#define SYS_GET_MPLL_LOCK                                                                                 SYS_REG32(SYS_MPLL_LOCK)
#define SYS_GET_REG_CLK_REPAIR_EN                                                                         SYS_REG32(SYS_REG_CLK_REPAIR_EN)
#define SYS_SET_REG_CLK_REPAIR_EN(x)                                                                      SYS_REG32(SYS_REG_CLK_REPAIR_EN) = (uint32_t)(x)
#define SYS_GET_MPLL_CURRENT_FREQ                                                                         SYS_REG32(SYS_MPLL_CURRENT_FREQ)
#define SYS_GET_NPLL_FRAC                                                                                 SYS_REG32(SYS_NPLL_FRAC)
#define SYS_SET_NPLL_FRAC(x)                                                                              SYS_REG32(SYS_NPLL_FRAC) = (uint32_t)(x)
#define SYS_GET_NPLL_PLLEN                                                                                SYS_REG32(SYS_NPLL_PLLEN)
#define SYS_SET_NPLL_PLLEN(x)                                                                             SYS_REG32(SYS_NPLL_PLLEN) = (uint32_t)(x)
#define SYS_GET_NPLL_LOCK                                                                                 SYS_REG32(SYS_NPLL_LOCK)
#define SYS_GET_MPLL_FRAC                                                                                 SYS_REG32(SYS_MPLL_FRAC)
#define SYS_SET_MPLL_FRAC(x)                                                                              SYS_REG32(SYS_MPLL_FRAC) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CHIP                                                                     SYS_REG32(SYS_REG_SOFT_RESET_X_CHIP)
#define SYS_SET_REG_SOFT_RESET_X_CHIP(x)                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_CHIP) = (uint32_t)(x)
#define SYS_GET_REG_SW_ROOT_RESET_EN                                                                      SYS_REG32(SYS_REG_SW_ROOT_RESET_EN)
#define SYS_SET_REG_SW_ROOT_RESET_EN(x)                                                                   SYS_REG32(SYS_REG_SW_ROOT_RESET_EN) = (uint32_t)(x)
#define SYS_GET_REG_WDT0_EN                                                                               SYS_REG32(SYS_REG_WDT0_EN)
#define SYS_SET_REG_WDT0_EN(x)                                                                            SYS_REG32(SYS_REG_WDT0_EN) = (uint32_t)(x)
#define SYS_GET_REG_WDT1_EN                                                                               SYS_REG32(SYS_REG_WDT1_EN)
#define SYS_SET_REG_WDT1_EN(x)                                                                            SYS_REG32(SYS_REG_WDT1_EN) = (uint32_t)(x)
#define SYS_GET_REG_LAST_RESET_SOURCE                                                                     SYS_REG32(SYS_REG_LAST_RESET_SOURCE)
#define SYS_GET_REG_SOFT_RESET_X_CFG                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_CFG)
#define SYS_SET_REG_SOFT_RESET_X_CFG(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_CFG) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_GENERIC_TIMER                                                            SYS_REG32(SYS_REG_SOFT_RESET_X_GENERIC_TIMER)
#define SYS_SET_REG_SOFT_RESET_X_GENERIC_TIMER(x)                                                         SYS_REG32(SYS_REG_SOFT_RESET_X_GENERIC_TIMER) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_SYSRAM                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_SYSRAM)
#define SYS_SET_REG_SOFT_RESET_X_SYSRAM(x)                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_SYSRAM) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_ADC                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_ADC)
#define SYS_SET_REG_SOFT_RESET_X_ADC(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_ADC) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_RTC                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_RTC)
#define SYS_SET_REG_SOFT_RESET_X_RTC(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_RTC) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_GPIO0                                                                    SYS_REG32(SYS_REG_SOFT_RESET_X_GPIO0)
#define SYS_SET_REG_SOFT_RESET_X_GPIO0(x)                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_GPIO0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_PMU                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_PMU)
#define SYS_SET_REG_SOFT_RESET_X_PMU(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_PMU) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_TOP_FAB1                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_TOP_FAB1)
#define SYS_SET_REG_SOFT_RESET_X_TOP_FAB1(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_TOP_FAB1) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_TOP_FAB2                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_TOP_FAB2)
#define SYS_SET_REG_SOFT_RESET_X_TOP_FAB2(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_TOP_FAB2) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_GPU_DDR                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_GPU_DDR)
#define SYS_SET_REG_SOFT_RESET_X_GPU_DDR(x)                                                               SYS_REG32(SYS_REG_SOFT_RESET_X_GPU_DDR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_NPU0_DDR                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_NPU0_DDR)
#define SYS_SET_REG_SOFT_RESET_X_NPU0_DDR(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_NPU0_DDR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_NPU1_DDR                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_NPU1_DDR)
#define SYS_SET_REG_SOFT_RESET_X_NPU1_DDR(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_NPU1_DDR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_IMAGE_DDR                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_IMAGE_DDR)
#define SYS_SET_REG_SOFT_RESET_X_IMAGE_DDR(x)                                                             SYS_REG32(SYS_REG_SOFT_RESET_X_IMAGE_DDR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_ISP_DDR                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_ISP_DDR)
#define SYS_SET_REG_SOFT_RESET_X_ISP_DDR(x)                                                               SYS_REG32(SYS_REG_SOFT_RESET_X_ISP_DDR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_GPIO_DB0                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_GPIO_DB0)
#define SYS_SET_REG_SOFT_RESET_X_GPIO_DB0(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_GPIO_DB0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CLCI_CFG                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_CFG)
#define SYS_SET_REG_SOFT_RESET_X_CLCI_CFG(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_CFG) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CLCI_CCI                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_CCI)
#define SYS_SET_REG_SOFT_RESET_X_CLCI_CCI(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_CCI) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CLCI_SYS                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_SYS)
#define SYS_SET_REG_SOFT_RESET_X_CLCI_SYS(x)                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_CLCI_SYS) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_REPAIR                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_REPAIR)
#define SYS_SET_REG_SOFT_RESET_X_REPAIR(x)                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_REPAIR) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_LP                                                                       SYS_REG32(SYS_REG_SOFT_RESET_X_LP)
#define SYS_SET_REG_SOFT_RESET_X_LP(x)                                                                    SYS_REG32(SYS_REG_SOFT_RESET_X_LP) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_AP                                                                       SYS_REG32(SYS_REG_SOFT_RESET_X_AP)
#define SYS_SET_REG_SOFT_RESET_X_AP(x)                                                                    SYS_REG32(SYS_REG_SOFT_RESET_X_AP) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_PERI0                                                                    SYS_REG32(SYS_REG_SOFT_RESET_X_PERI0)
#define SYS_SET_REG_SOFT_RESET_X_PERI0(x)                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_PERI0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_PERI1                                                                    SYS_REG32(SYS_REG_SOFT_RESET_X_PERI1)
#define SYS_SET_REG_SOFT_RESET_X_PERI1(x)                                                                 SYS_REG32(SYS_REG_SOFT_RESET_X_PERI1) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_DDR0                                                                     SYS_REG32(SYS_REG_SOFT_RESET_X_DDR0)
#define SYS_SET_REG_SOFT_RESET_X_DDR0(x)                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_DDR0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_DDR1                                                                     SYS_REG32(SYS_REG_SOFT_RESET_X_DDR1)
#define SYS_SET_REG_SOFT_RESET_X_DDR1(x)                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_DDR1) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_VPU                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_VPU)
#define SYS_SET_REG_SOFT_RESET_X_VPU(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_VPU) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_GPU                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_GPU)
#define SYS_SET_REG_SOFT_RESET_X_GPU(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_GPU) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_NPU0                                                                     SYS_REG32(SYS_REG_SOFT_RESET_X_NPU0)
#define SYS_SET_REG_SOFT_RESET_X_NPU0(x)                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_NPU0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_NPU1                                                                     SYS_REG32(SYS_REG_SOFT_RESET_X_NPU1)
#define SYS_SET_REG_SOFT_RESET_X_NPU1(x)                                                                  SYS_REG32(SYS_REG_SOFT_RESET_X_NPU1) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_ISP                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_ISP)
#define SYS_SET_REG_SOFT_RESET_X_ISP(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_ISP) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_DWP                                                                      SYS_REG32(SYS_REG_SOFT_RESET_X_DWP)
#define SYS_SET_REG_SOFT_RESET_X_DWP(x)                                                                   SYS_REG32(SYS_REG_SOFT_RESET_X_DWP) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_IMAGE_LOGIC                                                              SYS_REG32(SYS_REG_SOFT_RESET_X_IMAGE_LOGIC)
#define SYS_SET_REG_SOFT_RESET_X_IMAGE_LOGIC(x)                                                           SYS_REG32(SYS_REG_SOFT_RESET_X_IMAGE_LOGIC) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CPU_CORE0                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE0)
#define SYS_SET_REG_SOFT_RESET_X_CPU_CORE0(x)                                                             SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE0) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CPU_CORE1                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE1)
#define SYS_SET_REG_SOFT_RESET_X_CPU_CORE1(x)                                                             SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE1) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CPU_CORE2                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE2)
#define SYS_SET_REG_SOFT_RESET_X_CPU_CORE2(x)                                                             SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE2) = (uint32_t)(x)
#define SYS_GET_REG_SOFT_RESET_X_CPU_CORE3                                                                SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE3)
#define SYS_SET_REG_SOFT_RESET_X_CPU_CORE3(x)                                                             SYS_REG32(SYS_REG_SOFT_RESET_X_CPU_CORE3) = (uint32_t)(x)
#define SYS_GET_NPLL_CURRENT_FREQ                                                                         SYS_REG32(SYS_NPLL_CURRENT_FREQ)
#define SYS_GET_FPLL_FRAC                                                                                 SYS_REG32(SYS_FPLL_FRAC)
#define SYS_SET_FPLL_FRAC(x)                                                                              SYS_REG32(SYS_FPLL_FRAC) = (uint32_t)(x)
#define SYS_GET_FPLL_PLLEN                                                                                SYS_REG32(SYS_FPLL_PLLEN)
#define SYS_SET_FPLL_PLLEN(x)                                                                             SYS_REG32(SYS_FPLL_PLLEN) = (uint32_t)(x)
#define SYS_GET_FPLL_LOCK                                                                                 SYS_REG32(SYS_FPLL_LOCK)
#define SYS_GET_FPLL_CURRENT_FREQ                                                                         SYS_REG32(SYS_FPLL_CURRENT_FREQ)
#define SYS_GET_DPLL_FRAC                                                                                 SYS_REG32(SYS_DPLL_FRAC)
#define SYS_SET_DPLL_FRAC(x)                                                                              SYS_REG32(SYS_DPLL_FRAC) = (uint32_t)(x)
#define SYS_GET_REG_RW_RST_DLY_PERIOD                                                                     SYS_REG32(SYS_REG_RW_RST_DLY_PERIOD)
#define SYS_SET_REG_RW_RST_DLY_PERIOD(x)                                                                  SYS_REG32(SYS_REG_RW_RST_DLY_PERIOD) = (uint32_t)(x)
#define SYS_GET_MPLL_PLLEN                                                                                SYS_REG32(SYS_MPLL_PLLEN)
#define SYS_SET_MPLL_PLLEN(x)                                                                             SYS_REG32(SYS_MPLL_PLLEN) = (uint32_t)(x)
#define SYS_GET_DPLL_PLLEN                                                                                SYS_REG32(SYS_DPLL_PLLEN)
#define SYS_SET_DPLL_PLLEN(x)                                                                             SYS_REG32(SYS_DPLL_PLLEN) = (uint32_t)(x)
#define SYS_GET_DPLL_LOCK                                                                                 SYS_REG32(SYS_DPLL_LOCK)
#define SYS_GET_RTE_REG_GRP0                                                                              SYS_REG32(SYS_RTE_REG_GRP0)
#define SYS_SET_RTE_REG_GRP0(x)                                                                           SYS_REG32(SYS_RTE_REG_GRP0) = (uint32_t)(x)
#define SYS_GET_RTE_REG_GRPC1                                                                             SYS_REG32(SYS_RTE_REG_GRPC1)
#define SYS_SET_RTE_REG_GRPC1(x)                                                                          SYS_REG32(SYS_RTE_REG_GRPC1) = (uint32_t)(x)
#define SYS_GET_RTE_REG_GRPC2                                                                             SYS_REG32(SYS_RTE_REG_GRPC2)
#define SYS_SET_RTE_REG_GRPC2(x)                                                                          SYS_REG32(SYS_RTE_REG_GRPC2) = (uint32_t)(x)
#define SYS_GET_RTE_REG_GRPC3                                                                             SYS_REG32(SYS_RTE_REG_GRPC3)
#define SYS_SET_RTE_REG_GRPC3(x)                                                                          SYS_REG32(SYS_RTE_REG_GRPC3) = (uint32_t)(x)
#define SYS_GET_DPLL_CURRENT_FREQ                                                                         SYS_REG32(SYS_DPLL_CURRENT_FREQ)
#define SYS_GET_VPLL_FRAC                                                                                 SYS_REG32(SYS_VPLL_FRAC)
#define SYS_SET_VPLL_FRAC(x)                                                                              SYS_REG32(SYS_VPLL_FRAC) = (uint32_t)(x)
#define SYS_GET_VPLL_PLLEN                                                                                SYS_REG32(SYS_VPLL_PLLEN)
#define SYS_SET_VPLL_PLLEN(x)                                                                             SYS_REG32(SYS_VPLL_PLLEN) = (uint32_t)(x)
#define SYS_GET_VPLL_LOCK                                                                                 SYS_REG32(SYS_VPLL_LOCK)
#define SYS_GET_REG_RW_CLCI_NISOLATE                                                                      SYS_REG32(SYS_REG_RW_CLCI_NISOLATE)
#define SYS_SET_REG_RW_CLCI_NISOLATE(x)                                                                   SYS_REG32(SYS_REG_RW_CLCI_NISOLATE) = (uint32_t)(x)
#define SYS_GET_REG_RO_TOP_PM_COUNT                                                                       SYS_REG32(SYS_REG_RO_TOP_PM_COUNT)
#define SYS_SET_REG_WP_DDR0_FREQ_CHANGE_ACK(x)                                                            SYS_REG32(SYS_REG_WP_DDR0_FREQ_CHANGE_ACK) = (uint32_t)(x)
#define SYS_SET_REG_WP_DDR1_FREQ_CHANGE_ACK(x)                                                            SYS_REG32(SYS_REG_WP_DDR1_FREQ_CHANGE_ACK) = (uint32_t)(x)
#define SYS_GET_VPLL_CURRENT_FREQ                                                                         SYS_REG32(SYS_VPLL_CURRENT_FREQ)
#define SYS_GET_REG_RO_IMAGE_SYS_VERSION                                                                  SYS_REG32(SYS_REG_RO_IMAGE_SYS_VERSION)
#define SYS_GET_REG_RO_WDT_VERSION                                                                        SYS_REG32(SYS_REG_RO_WDT_VERSION)
#define SYS_GET_REG_RO_VPU_SYS_EXIST                                                                      SYS_REG32(SYS_REG_RO_VPU_SYS_EXIST)
#define SYS_GET_REG_RO_GPU_SYS_EXIST                                                                      SYS_REG32(SYS_REG_RO_GPU_SYS_EXIST)
#define SYS_GET_DBG_CMD0_NORST                                                                            SYS_REG32(SYS_DBG_CMD0_NORST)
#define SYS_SET_DBG_CMD0_NORST(x)                                                                         SYS_REG32(SYS_DBG_CMD0_NORST) = (uint32_t)(x)
#define SYS_GET_DBG_CMD1_NORST                                                                            SYS_REG32(SYS_DBG_CMD1_NORST)
#define SYS_SET_DBG_CMD1_NORST(x)                                                                         SYS_REG32(SYS_DBG_CMD1_NORST) = (uint32_t)(x)
#define SYS_GET_DBG_CMD2_NORST                                                                            SYS_REG32(SYS_DBG_CMD2_NORST)
#define SYS_SET_DBG_CMD2_NORST(x)                                                                         SYS_REG32(SYS_DBG_CMD2_NORST) = (uint32_t)(x)
#define SYS_GET_DBG_CMD3_NORST                                                                            SYS_REG32(SYS_DBG_CMD3_NORST)
#define SYS_SET_DBG_CMD3_NORST(x)                                                                         SYS_REG32(SYS_DBG_CMD3_NORST) = (uint32_t)(x)
#define SYS_GET_DBG_CMD1                                                                                  SYS_REG32(SYS_DBG_CMD1)
#define SYS_SET_DBG_CMD1(x)                                                                               SYS_REG32(SYS_DBG_CMD1) = (uint32_t)(x)
#define SYS_GET_DBG_CMD2                                                                                  SYS_REG32(SYS_DBG_CMD2)
#define SYS_SET_DBG_CMD2(x)                                                                               SYS_REG32(SYS_DBG_CMD2) = (uint32_t)(x)
#define SYS_GET_DBG_CMD3                                                                                  SYS_REG32(SYS_DBG_CMD3)
#define SYS_SET_DBG_CMD3(x)                                                                               SYS_REG32(SYS_DBG_CMD3) = (uint32_t)(x)
#define SYS_GET_DBG_CMD4                                                                                  SYS_REG32(SYS_DBG_CMD4)
#define SYS_SET_DBG_CMD4(x)                                                                               SYS_REG32(SYS_DBG_CMD4) = (uint32_t)(x)
#define SYS_GET_DBG_CMD5                                                                                  SYS_REG32(SYS_DBG_CMD5)
#define SYS_SET_DBG_CMD5(x)                                                                               SYS_REG32(SYS_DBG_CMD5) = (uint32_t)(x)
#define SYS_GET_DBG_CMD6                                                                                  SYS_REG32(SYS_DBG_CMD6)
#define SYS_SET_DBG_CMD6(x)                                                                               SYS_REG32(SYS_DBG_CMD6) = (uint32_t)(x)
#define SYS_GET_DBG_CMD7                                                                                  SYS_REG32(SYS_DBG_CMD7)
#define SYS_SET_DBG_CMD7(x)                                                                               SYS_REG32(SYS_DBG_CMD7) = (uint32_t)(x)
#define SYS_GET_DBG_CMD8                                                                                  SYS_REG32(SYS_DBG_CMD8)
#define SYS_SET_DBG_CMD8(x)                                                                               SYS_REG32(SYS_DBG_CMD8) = (uint32_t)(x)

////////////////////////////////////////////////////////////////
// reg bits access                                            //
////////////////////////////////////////////////////////////////
#define SYS_GET_REG32_BITS(name)                                                                          ((SYS_REG32(name) & name##_MASK) >> name##_LSB)
#define SYS_SET_REG32_BITS(name,x)                                                                        do { \
    uint32_t val = SYS_REG32(name); \
    val &= ~name##_MASK; \
    val |= ((x) << name##_LSB) & name##_MASK; \
    SYS_REG32(name) = val; \
} while(0)

#define SYS_GET_MPLL_REFDIV                                                                               SYS_GET_REG32_BITS(SYS_MPLL_REFDIV)
#define SYS_SET_MPLL_REFDIV(x)                                                                            SYS_SET_REG32_BITS(SYS_MPLL_REFDIV,x)
#define SYS_GET_MPLL_POSTDIV1                                                                             SYS_GET_REG32_BITS(SYS_MPLL_POSTDIV1)
#define SYS_SET_MPLL_POSTDIV1(x)                                                                          SYS_SET_REG32_BITS(SYS_MPLL_POSTDIV1,x)
#define SYS_GET_MPLL_POSTDIV2                                                                             SYS_GET_REG32_BITS(SYS_MPLL_POSTDIV2)
#define SYS_SET_MPLL_POSTDIV2(x)                                                                          SYS_SET_REG32_BITS(SYS_MPLL_POSTDIV2,x)
#define SYS_GET_MPLL_FBDIV                                                                                SYS_GET_REG32_BITS(SYS_MPLL_FBDIV)
#define SYS_SET_MPLL_FBDIV(x)                                                                             SYS_SET_REG32_BITS(SYS_MPLL_FBDIV,x)
#define SYS_GET_REG_CLK_CFG_DIV0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CFG_DIV0_EN)
#define SYS_SET_REG_CLK_CFG_DIV0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CFG_DIV0_EN,x)
#define SYS_GET_REG_CLK_CFG_DIV1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CFG_DIV1_EN)
#define SYS_SET_REG_CLK_CFG_DIV1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CFG_DIV1_EN,x)
#define SYS_GET_REG_CLK_TOP_FAB1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_EN)
#define SYS_SET_REG_CLK_TOP_FAB1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_EN,x)
#define SYS_GET_REG_CLK_GPIO_DB_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_GPIO_DB_EN)
#define SYS_SET_REG_CLK_GPIO_DB_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_GPIO_DB_EN,x)
#define SYS_GET_REG_CLK_ADC_EN                                                                            SYS_GET_REG32_BITS(SYS_REG_CLK_ADC_EN)
#define SYS_SET_REG_CLK_ADC_EN(x)                                                                         SYS_SET_REG32_BITS(SYS_REG_CLK_ADC_EN,x)
#define SYS_GET_REG_CLK_PMU_EN                                                                            SYS_GET_REG32_BITS(SYS_REG_CLK_PMU_EN)
#define SYS_SET_REG_CLK_PMU_EN(x)                                                                         SYS_SET_REG32_BITS(SYS_REG_CLK_PMU_EN,x)
#define SYS_GET_REG_CLK_GTIMER_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_GTIMER_EN)
#define SYS_SET_REG_CLK_GTIMER_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_GTIMER_EN,x)
#define SYS_GET_REG_CLK_SENSOR0_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_SENSOR0_EN)
#define SYS_SET_REG_CLK_SENSOR0_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_SENSOR0_EN,x)
#define SYS_GET_REG_CLK_SENSOR1_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_SENSOR1_EN)
#define SYS_SET_REG_CLK_SENSOR1_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_SENSOR1_EN,x)
#define SYS_GET_REG_CLK_SENSOR2_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_SENSOR2_EN)
#define SYS_SET_REG_CLK_SENSOR2_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_SENSOR2_EN,x)
#define SYS_GET_REG_CLK_SENSOR3_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_SENSOR3_EN)
#define SYS_SET_REG_CLK_SENSOR3_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_SENSOR3_EN,x)
#define SYS_GET_REG_CLK_DPHY_RX_ESC_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_RX_ESC_EN)
#define SYS_SET_REG_CLK_DPHY_RX_ESC_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_RX_ESC_EN,x)
#define SYS_GET_REG_CLK_CLCI_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_CFG_EN)
#define SYS_SET_REG_CLK_CLCI_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_CFG_EN,x)
#define SYS_GET_REG_CLK_DPHY_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_CFG_EN)
#define SYS_SET_REG_CLK_DPHY_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_CFG_EN,x)
#define SYS_GET_REG_CLK_DPHY_BIST_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_BIST_EN)
#define SYS_SET_REG_CLK_DPHY_BIST_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_BIST_EN,x)
#define SYS_GET_REG_CLK_DPHY_RX_REF_DIV0_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_DIV0_EN)
#define SYS_SET_REG_CLK_DPHY_RX_REF_DIV0_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_DIV0_EN,x)
#define SYS_GET_REG_CLK_DPHY_RX_REF_DIV1_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_DIV1_EN)
#define SYS_SET_REG_CLK_DPHY_RX_REF_DIV1_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_DIV1_EN,x)
#define SYS_GET_REG_CLK_DPHY_RX_REF_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_EN)
#define SYS_SET_REG_CLK_DPHY_RX_REF_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_EN,x)
#define SYS_GET_REG_CLK_DPHY_TX_REF_DIV0_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_DIV0_EN)
#define SYS_SET_REG_CLK_DPHY_TX_REF_DIV0_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_DIV0_EN,x)
#define SYS_GET_REG_CLK_DPHY_TX_REF_DIV1_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_DIV1_EN)
#define SYS_SET_REG_CLK_DPHY_TX_REF_DIV1_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_DIV1_EN,x)
#define SYS_GET_REG_CLK_DPHY_TX_REF_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_EN)
#define SYS_SET_REG_CLK_DPHY_TX_REF_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_EN,x)
#define SYS_GET_REG_CLK_LP_CFG_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_LP_CFG_EN)
#define SYS_SET_REG_CLK_LP_CFG_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_LP_CFG_EN,x)
#define SYS_GET_REG_CLK_LP_AXI_DIV0_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_LP_AXI_DIV0_EN)
#define SYS_SET_REG_CLK_LP_AXI_DIV0_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_LP_AXI_DIV0_EN,x)
#define SYS_GET_REG_CLK_LP_AXI_DIV1_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_LP_AXI_DIV1_EN)
#define SYS_SET_REG_CLK_LP_AXI_DIV1_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_LP_AXI_DIV1_EN,x)
#define SYS_GET_REG_CLK_LP_AXI_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_LP_AXI_EN)
#define SYS_SET_REG_CLK_LP_AXI_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_LP_AXI_EN,x)
#define SYS_GET_REG_CLK_I2S_LP_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_I2S_LP_EN)
#define SYS_SET_REG_CLK_I2S_LP_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_I2S_LP_EN,x)
#define SYS_GET_REG_CLK_UART_LP_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_UART_LP_EN)
#define SYS_SET_REG_CLK_UART_LP_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_UART_LP_EN,x)
#define SYS_GET_REG_CLK_I2C_LP_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_I2C_LP_EN)
#define SYS_SET_REG_CLK_I2C_LP_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_I2C_LP_EN,x)
#define SYS_GET_REG_CLK_PDM_LP_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_PDM_LP_EN)
#define SYS_SET_REG_CLK_PDM_LP_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_PDM_LP_EN,x)
#define SYS_GET_REG_CLK_TIMER0_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_TIMER0_EN)
#define SYS_SET_REG_CLK_TIMER0_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_TIMER0_EN,x)
#define SYS_GET_REG_CLK_AP_CFG_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_AP_CFG_EN)
#define SYS_SET_REG_CLK_AP_CFG_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_AP_CFG_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE0_DIV0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_CORE0_DIV0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE0_DIV1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_CORE0_DIV1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_EN)
#define SYS_SET_REG_CLK_CPU_CORE0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE1_DIV0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_CORE1_DIV0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE1_DIV1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_CORE1_DIV1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_EN)
#define SYS_SET_REG_CLK_CPU_CORE1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE2_DIV0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_CORE2_DIV0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE2_DIV1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_CORE2_DIV1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE2_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_EN)
#define SYS_SET_REG_CLK_CPU_CORE2_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE3_DIV0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_CORE3_DIV0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE3_DIV1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_CORE3_DIV1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_CORE3_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_EN)
#define SYS_SET_REG_CLK_CPU_CORE3_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_EN,x)
#define SYS_GET_REG_CLK_CPU_ACE_DIV0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ACE_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_ACE_DIV0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ACE_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_ACE_DIV1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ACE_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_ACE_DIV1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ACE_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_ACE_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ACE_EN)
#define SYS_SET_REG_CLK_CPU_ACE_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ACE_EN,x)
#define SYS_GET_REG_CLK_CPU_PERI_DIV0_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_PERI_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_PERI_DIV0_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_PERI_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_PERI_DIV1_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_PERI_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_PERI_DIV1_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_PERI_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_PERI_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_PERI_EN)
#define SYS_SET_REG_CLK_CPU_PERI_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_PERI_EN,x)
#define SYS_GET_REG_CLK_CPU_ATB_DIV0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ATB_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_ATB_DIV0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ATB_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_ATB_DIV1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ATB_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_ATB_DIV1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ATB_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_ATB_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ATB_EN)
#define SYS_SET_REG_CLK_CPU_ATB_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ATB_EN,x)
#define SYS_GET_REG_CLK_CPU_GIC_DIV0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_GIC_DIV0_EN)
#define SYS_SET_REG_CLK_CPU_GIC_DIV0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_GIC_DIV0_EN,x)
#define SYS_GET_REG_CLK_CPU_GIC_DIV1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_GIC_DIV1_EN)
#define SYS_SET_REG_CLK_CPU_GIC_DIV1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_GIC_DIV1_EN,x)
#define SYS_GET_REG_CLK_CPU_GIC_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_GIC_EN)
#define SYS_SET_REG_CLK_CPU_GIC_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_GIC_EN,x)
#define SYS_GET_REG_CLK_AP_DDR_DIV0_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_DIV0_EN)
#define SYS_SET_REG_CLK_AP_DDR_DIV0_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_DIV0_EN,x)
#define SYS_GET_REG_CLK_AP_DDR_DIV1_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_DIV1_EN)
#define SYS_SET_REG_CLK_AP_DDR_DIV1_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_DIV1_EN,x)
#define SYS_GET_REG_CLK_AP_DDR_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_EN)
#define SYS_SET_REG_CLK_AP_DDR_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_EN,x)
#define SYS_GET_REG_CLK_GTIMER_AP_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_GTIMER_AP_EN)
#define SYS_SET_REG_CLK_GTIMER_AP_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_GTIMER_AP_EN,x)
#define SYS_GET_REG_CLK_TIMER1_EN                                                                         SYS_GET_REG32_BITS(SYS_REG_CLK_TIMER1_EN)
#define SYS_SET_REG_CLK_TIMER1_EN(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_CLK_TIMER1_EN,x)
#define SYS_GET_REG_CLK_DDR0_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_DDR0_CFG_EN)
#define SYS_SET_REG_CLK_DDR0_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_DDR0_CFG_EN,x)
#define SYS_GET_REG_CLK_DDRCTRL0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_DDRCTRL0_EN)
#define SYS_SET_REG_CLK_DDRCTRL0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_DDRCTRL0_EN,x)
#define SYS_GET_REG_CLK_TOP_FAB1_DDR0_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_DDR0_EN)
#define SYS_SET_REG_CLK_TOP_FAB1_DDR0_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_DDR0_EN,x)
#define SYS_GET_REG_CLK_AP_DDR_DDR0_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_DDR0_EN)
#define SYS_SET_REG_CLK_AP_DDR_DDR0_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_DDR0_EN,x)
#define SYS_GET_REG_CLK_GPU_DDR0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_DDR0_EN)
#define SYS_SET_REG_CLK_GPU_DDR0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_DDR0_EN,x)
#define SYS_GET_REG_CLK_IMAGE_AXI_DDR0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_DDR0_EN)
#define SYS_SET_REG_CLK_IMAGE_AXI_DDR0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_DDR0_EN,x)
#define SYS_GET_REG_CLK_ISP_AXI_DDR0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_AXI_DDR0_EN)
#define SYS_SET_REG_CLK_ISP_AXI_DDR0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_AXI_DDR0_EN,x)
#define SYS_GET_REG_CLK_NPU0_DDR0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_DDR0_EN)
#define SYS_SET_REG_CLK_NPU0_DDR0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_DDR0_EN,x)
#define SYS_GET_REG_CLK_NPU1_DDR0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU1_DDR0_EN)
#define SYS_SET_REG_CLK_NPU1_DDR0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU1_DDR0_EN,x)
#define SYS_GET_REG_CLK_DDR1_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_DDR1_CFG_EN)
#define SYS_SET_REG_CLK_DDR1_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_DDR1_CFG_EN,x)
#define SYS_GET_REG_CLK_DDRCTRL1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_DDRCTRL1_EN)
#define SYS_SET_REG_CLK_DDRCTRL1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_DDRCTRL1_EN,x)
#define SYS_GET_REG_CLK_TOP_FAB1_DDR1_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_DDR1_EN)
#define SYS_SET_REG_CLK_TOP_FAB1_DDR1_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_TOP_FAB1_DDR1_EN,x)
#define SYS_GET_REG_CLK_AP_DDR_DDR1_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_DDR1_EN)
#define SYS_SET_REG_CLK_AP_DDR_DDR1_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_DDR1_EN,x)
#define SYS_GET_REG_CLK_GPU_DDR1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_DDR1_EN)
#define SYS_SET_REG_CLK_GPU_DDR1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_DDR1_EN,x)
#define SYS_GET_REG_CLK_IMAGE_AXI_DDR1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_DDR1_EN)
#define SYS_SET_REG_CLK_IMAGE_AXI_DDR1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_DDR1_EN,x)
#define SYS_GET_REG_CLK_ISP_AXI_DDR1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_AXI_DDR1_EN)
#define SYS_SET_REG_CLK_ISP_AXI_DDR1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_AXI_DDR1_EN,x)
#define SYS_GET_REG_CLK_NPU0_DDR1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_DDR1_EN)
#define SYS_SET_REG_CLK_NPU0_DDR1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_DDR1_EN,x)
#define SYS_GET_REG_CLK_NPU1_DDR1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU1_DDR1_EN)
#define SYS_SET_REG_CLK_NPU1_DDR1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU1_DDR1_EN,x)
#define SYS_GET_REG_CLK_PERI0_CFG_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PERI0_CFG_EN)
#define SYS_SET_REG_CLK_PERI0_CFG_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PERI0_CFG_EN,x)
#define SYS_GET_REG_CLK_PERI0_DDR_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PERI0_DDR_EN)
#define SYS_SET_REG_CLK_PERI0_DDR_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PERI0_DDR_EN,x)
#define SYS_GET_REG_CLK_GPIO_DB_PERI0_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_GPIO_DB_PERI0_EN)
#define SYS_SET_REG_CLK_GPIO_DB_PERI0_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_GPIO_DB_PERI0_EN,x)
#define SYS_GET_REG_CLK_I2C_PERI0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_I2C_PERI0_EN)
#define SYS_SET_REG_CLK_I2C_PERI0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_I2C_PERI0_EN,x)
#define SYS_GET_REG_CLK_UART_PERI0_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_UART_PERI0_EN)
#define SYS_SET_REG_CLK_UART_PERI0_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_UART_PERI0_EN,x)
#define SYS_GET_REG_CLK_BOOTSPI_DIV0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_BOOTSPI_DIV0_EN)
#define SYS_SET_REG_CLK_BOOTSPI_DIV0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_BOOTSPI_DIV0_EN,x)
#define SYS_GET_REG_CLK_BOOTSPI_DIV1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_BOOTSPI_DIV1_EN)
#define SYS_SET_REG_CLK_BOOTSPI_DIV1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_BOOTSPI_DIV1_EN,x)
#define SYS_GET_REG_CLK_BOOTSPI_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_BOOTSPI_EN)
#define SYS_SET_REG_CLK_BOOTSPI_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_BOOTSPI_EN,x)
#define SYS_GET_REG_CLK_PWM_PERI0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PWM_PERI0_EN)
#define SYS_SET_REG_CLK_PWM_PERI0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PWM_PERI0_EN,x)
#define SYS_GET_REG_CLK_I2S_PERI0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_I2S_PERI0_EN)
#define SYS_SET_REG_CLK_I2S_PERI0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_I2S_PERI0_EN,x)
#define SYS_GET_REG_CLK_PDM_PERI0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PDM_PERI0_EN)
#define SYS_SET_REG_CLK_PDM_PERI0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PDM_PERI0_EN,x)
#define SYS_GET_REG_CLK_PERI1_CFG_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PERI1_CFG_EN)
#define SYS_SET_REG_CLK_PERI1_CFG_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PERI1_CFG_EN,x)
#define SYS_GET_REG_CLK_PERI1_DDR_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PERI1_DDR_EN)
#define SYS_SET_REG_CLK_PERI1_DDR_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PERI1_DDR_EN,x)
#define SYS_GET_REG_CLK_SPI_DIV0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_DIV0_EN)
#define SYS_SET_REG_CLK_SPI_DIV0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_DIV0_EN,x)
#define SYS_GET_REG_CLK_SPI_DIV1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_DIV1_EN)
#define SYS_SET_REG_CLK_SPI_DIV1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_DIV1_EN,x)
#define SYS_GET_REG_CLK_SPI_EN                                                                            SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_EN)
#define SYS_SET_REG_CLK_SPI_EN(x)                                                                         SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_EN,x)
#define SYS_GET_REG_CLK_SPI_SLV_DIV0_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_SLV_DIV0_EN)
#define SYS_SET_REG_CLK_SPI_SLV_DIV0_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_SLV_DIV0_EN,x)
#define SYS_GET_REG_CLK_SPI_SLV_DIV1_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_SLV_DIV1_EN)
#define SYS_SET_REG_CLK_SPI_SLV_DIV1_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_SLV_DIV1_EN,x)
#define SYS_GET_REG_CLK_SPI_SLV_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_SLV_EN)
#define SYS_SET_REG_CLK_SPI_SLV_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_SLV_EN,x)
#define SYS_GET_REG_CLK_UART_PERI1_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_UART_PERI1_EN)
#define SYS_SET_REG_CLK_UART_PERI1_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_UART_PERI1_EN,x)
#define SYS_GET_REG_CLK_USBCTRL_SUSPEND_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_USBCTRL_SUSPEND_EN)
#define SYS_SET_REG_CLK_USBCTRL_SUSPEND_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_USBCTRL_SUSPEND_EN,x)
#define SYS_GET_REG_CLK_USBPHY_REF_DIV0_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_DIV0_EN)
#define SYS_SET_REG_CLK_USBPHY_REF_DIV0_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_DIV0_EN,x)
#define SYS_GET_REG_CLK_USBPHY_REF_DIV1_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_DIV1_EN)
#define SYS_SET_REG_CLK_USBPHY_REF_DIV1_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_DIV1_EN,x)
#define SYS_GET_REG_CLK_USBPHY_REF_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_EN)
#define SYS_SET_REG_CLK_USBPHY_REF_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_EN,x)
#define SYS_GET_REG_CLK_USBCTRL_REF_DIV0_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_DIV0_EN)
#define SYS_SET_REG_CLK_USBCTRL_REF_DIV0_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_DIV0_EN,x)
#define SYS_GET_REG_CLK_USBCTRL_REF_DIV1_EN                                                               SYS_GET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_DIV1_EN)
#define SYS_SET_REG_CLK_USBCTRL_REF_DIV1_EN(x)                                                            SYS_SET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_DIV1_EN,x)
#define SYS_GET_REG_CLK_USBCTRL_REF_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_EN)
#define SYS_SET_REG_CLK_USBCTRL_REF_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_EN,x)
#define SYS_GET_REG_CLK_SPACC_EN                                                                          SYS_GET_REG32_BITS(SYS_REG_CLK_SPACC_EN)
#define SYS_SET_REG_CLK_SPACC_EN(x)                                                                       SYS_SET_REG32_BITS(SYS_REG_CLK_SPACC_EN,x)
#define SYS_GET_REG_CLK_EFUSE_EN                                                                          SYS_GET_REG32_BITS(SYS_REG_CLK_EFUSE_EN)
#define SYS_SET_REG_CLK_EFUSE_EN(x)                                                                       SYS_SET_REG32_BITS(SYS_REG_CLK_EFUSE_EN,x)
#define SYS_GET_REG_CLK_EMMC0_TRF_DIV0_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_DIV0_EN)
#define SYS_SET_REG_CLK_EMMC0_TRF_DIV0_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_DIV0_EN,x)
#define SYS_GET_REG_CLK_EMMC0_TRF_DIV1_EN                                                                 SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_DIV1_EN)
#define SYS_SET_REG_CLK_EMMC0_TRF_DIV1_EN(x)                                                              SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_DIV1_EN,x)
#define SYS_GET_REG_CLK_EMMC0_TRF_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_EN)
#define SYS_SET_REG_CLK_EMMC0_TRF_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_EN,x)
#define SYS_GET_REG_CLK_EMMC0_LBT_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_LBT_EN)
#define SYS_SET_REG_CLK_EMMC0_LBT_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_LBT_EN,x)
#define SYS_GET_REG_CLK_EMMC0_BASE_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_BASE_EN)
#define SYS_SET_REG_CLK_EMMC0_BASE_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_BASE_EN,x)
#define SYS_GET_REG_CLK_EMMC0_TM_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_TM_EN)
#define SYS_SET_REG_CLK_EMMC0_TM_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_TM_EN,x)
#define SYS_GET_REG_CLK_EMMC0_CQET_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_CQET_EN)
#define SYS_SET_REG_CLK_EMMC0_CQET_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_CQET_EN,x)
#define SYS_GET_REG_CLK_EMMC1_CORE_DIV0_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_DIV0_EN)
#define SYS_SET_REG_CLK_EMMC1_CORE_DIV0_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_DIV0_EN,x)
#define SYS_GET_REG_CLK_EMMC1_CORE_DIV1_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_DIV1_EN)
#define SYS_SET_REG_CLK_EMMC1_CORE_DIV1_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_DIV1_EN,x)
#define SYS_GET_REG_CLK_EMMC1_CORE_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_EN)
#define SYS_SET_REG_CLK_EMMC1_CORE_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_EN,x)
#define SYS_GET_REG_CLK_SDIO2_CORE_DIV0_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_DIV0_EN)
#define SYS_SET_REG_CLK_SDIO2_CORE_DIV0_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_DIV0_EN,x)
#define SYS_GET_REG_CLK_SDIO2_CORE_DIV1_EN                                                                SYS_GET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_DIV1_EN)
#define SYS_SET_REG_CLK_SDIO2_CORE_DIV1_EN(x)                                                             SYS_SET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_DIV1_EN,x)
#define SYS_GET_REG_CLK_SDIO2_CORE_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_EN)
#define SYS_SET_REG_CLK_SDIO2_CORE_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_EN,x)
#define SYS_GET_REG_CLK_I2C_PERI1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_I2C_PERI1_EN)
#define SYS_SET_REG_CLK_I2C_PERI1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_I2C_PERI1_EN,x)
#define SYS_GET_REG_CLK_I2S_PERI1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_I2S_PERI1_EN)
#define SYS_SET_REG_CLK_I2S_PERI1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_I2S_PERI1_EN,x)
#define SYS_GET_REG_CLK_PWM_PERI1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_PWM_PERI1_EN)
#define SYS_SET_REG_CLK_PWM_PERI1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_PWM_PERI1_EN,x)
#define SYS_GET_REG_CLK_GMAC_MGT_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_GMAC_MGT_EN)
#define SYS_SET_REG_CLK_GMAC_MGT_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_GMAC_MGT_EN,x)
#define SYS_GET_REG_CLK_VPU_DIV0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_VPU_DIV0_EN)
#define SYS_SET_REG_CLK_VPU_DIV0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_VPU_DIV0_EN,x)
#define SYS_GET_REG_CLK_VPU_DIV1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_VPU_DIV1_EN)
#define SYS_SET_REG_CLK_VPU_DIV1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_VPU_DIV1_EN,x)
#define SYS_GET_REG_CLK_VPU_EN                                                                            SYS_GET_REG32_BITS(SYS_REG_CLK_VPU_EN)
#define SYS_SET_REG_CLK_VPU_EN(x)                                                                         SYS_SET_REG32_BITS(SYS_REG_CLK_VPU_EN,x)
#define SYS_GET_REG_CLK_VPU_CFG_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_VPU_CFG_EN)
#define SYS_SET_REG_CLK_VPU_CFG_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_VPU_CFG_EN,x)
#define SYS_GET_REG_CLK_GTIMER_VPU_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_GTIMER_VPU_EN)
#define SYS_SET_REG_CLK_GTIMER_VPU_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_GTIMER_VPU_EN,x)
#define SYS_GET_REG_CLK_GPU_DIV0_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_DIV0_EN)
#define SYS_SET_REG_CLK_GPU_DIV0_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_DIV0_EN,x)
#define SYS_GET_REG_CLK_GPU_DIV1_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_DIV1_EN)
#define SYS_SET_REG_CLK_GPU_DIV1_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_DIV1_EN,x)
#define SYS_GET_REG_CLK_GPU_EN                                                                            SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_EN)
#define SYS_SET_REG_CLK_GPU_EN(x)                                                                         SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_EN,x)
#define SYS_GET_REG_CLK_GPU_CFG_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_CFG_EN)
#define SYS_SET_REG_CLK_GPU_CFG_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_CFG_EN,x)
#define SYS_GET_REG_CLK_GTIMER_GPU_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_GTIMER_GPU_EN)
#define SYS_SET_REG_CLK_GTIMER_GPU_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_GTIMER_GPU_EN,x)
#define SYS_GET_REG_CLK_IMAGE_CFG_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_IMAGE_CFG_EN)
#define SYS_SET_REG_CLK_IMAGE_CFG_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_IMAGE_CFG_EN,x)
#define SYS_GET_REG_CLK_DC_CORE_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_DC_CORE_EN)
#define SYS_SET_REG_CLK_DC_CORE_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_DC_CORE_EN,x)
#define SYS_GET_REG_CLK_DC_PIXEL1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_DC_PIXEL1_EN)
#define SYS_SET_REG_CLK_DC_PIXEL1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_DC_PIXEL1_EN,x)
#define SYS_GET_REG_CLK_ISP_IDI_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_IDI_EN)
#define SYS_SET_REG_CLK_ISP_IDI_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_IDI_EN,x)
#define SYS_GET_REG_CLK_IMAGE_AXI_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_EN)
#define SYS_SET_REG_CLK_IMAGE_AXI_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_IMAGE_AXI_EN,x)
#define SYS_GET_REG_CLK_ISP_AXI_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_AXI_EN)
#define SYS_SET_REG_CLK_ISP_AXI_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_AXI_EN,x)
#define SYS_GET_REG_CLK_ISP_CORE_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_CORE_EN)
#define SYS_SET_REG_CLK_ISP_CORE_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_CORE_EN,x)
#define SYS_GET_REG_CLK_ISP_MCM_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_ISP_MCM_EN)
#define SYS_SET_REG_CLK_ISP_MCM_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_ISP_MCM_EN,x)
#define SYS_GET_REG_CLK_DWP_VSE_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_DWP_VSE_EN)
#define SYS_SET_REG_CLK_DWP_VSE_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_DWP_VSE_EN,x)
#define SYS_GET_REG_CLK_DWP_DWE_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_DWP_DWE_EN)
#define SYS_SET_REG_CLK_DWP_DWE_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_DWP_DWE_EN,x)
#define SYS_GET_REG_CLK_DWP_AXI_EN                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_DWP_AXI_EN)
#define SYS_SET_REG_CLK_DWP_AXI_EN(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_DWP_AXI_EN,x)
#define SYS_GET_REG_CLK_NPU0_DIV0_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_DIV0_EN)
#define SYS_SET_REG_CLK_NPU0_DIV0_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_DIV0_EN,x)
#define SYS_GET_REG_CLK_NPU0_DIV1_EN                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_DIV1_EN)
#define SYS_SET_REG_CLK_NPU0_DIV1_EN(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_DIV1_EN,x)
#define SYS_GET_REG_CLK_NPU0_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_EN)
#define SYS_SET_REG_CLK_NPU0_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_EN,x)
#define SYS_GET_REG_CLK_NPU0_SYM_DIV0_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_DIV0_EN)
#define SYS_SET_REG_CLK_NPU0_SYM_DIV0_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_DIV0_EN,x)
#define SYS_GET_REG_CLK_NPU0_SYM_DIV1_EN                                                                  SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_DIV1_EN)
#define SYS_SET_REG_CLK_NPU0_SYM_DIV1_EN(x)                                                               SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_DIV1_EN,x)
#define SYS_GET_REG_CLK_NPU0_SYM_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_EN)
#define SYS_SET_REG_CLK_NPU0_SYM_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_EN,x)
#define SYS_GET_REG_CLK_NPU0_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_CFG_EN)
#define SYS_SET_REG_CLK_NPU0_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_CFG_EN,x)
#define SYS_GET_REG_CLK_NPU1_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_NPU1_EN)
#define SYS_SET_REG_CLK_NPU1_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_NPU1_EN,x)
#define SYS_GET_REG_CLK_NPU1_SYM_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_NPU1_SYM_EN)
#define SYS_SET_REG_CLK_NPU1_SYM_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_NPU1_SYM_EN,x)
#define SYS_GET_REG_CLK_NPU1_CFG_EN                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_NPU1_CFG_EN)
#define SYS_SET_REG_CLK_NPU1_CFG_EN(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_NPU1_CFG_EN,x)
#define SYS_GET_REG_CLK_CLCI_AC_RX_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_AC_RX_EN)
#define SYS_SET_REG_CLK_CLCI_AC_RX_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_AC_RX_EN,x)
#define SYS_GET_REG_CLK_CLCI_AC_SPHY_EN                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_AC_SPHY_EN)
#define SYS_SET_REG_CLK_CLCI_AC_SPHY_EN(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_AC_SPHY_EN,x)
#define SYS_GET_REG_CLK_CLCI_AC_TX_EN                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_AC_TX_EN)
#define SYS_SET_REG_CLK_CLCI_AC_TX_EN(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_AC_TX_EN,x)
#define SYS_GET_REG_CLK_CLCI_AC_400_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_AC_400_EN)
#define SYS_SET_REG_CLK_CLCI_AC_400_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_AC_400_EN,x)
#define SYS_GET_REG_CLK_CLCI_AC_485_EN                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_CLCI_AC_485_EN)
#define SYS_SET_REG_CLK_CLCI_AC_485_EN(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_CLCI_AC_485_EN,x)
#define SYS_GET_REG_CLK_CFG_SEL                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_CFG_SEL)
#define SYS_SET_REG_CLK_CFG_SEL(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_CFG_SEL,x)
#define SYS_GET_REG_CLK_DPHY_RX_REF_SEL                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_SEL)
#define SYS_SET_REG_CLK_DPHY_RX_REF_SEL(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_RX_REF_SEL,x)
#define SYS_GET_REG_CLK_DPHY_TX_REF_SEL                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_SEL)
#define SYS_SET_REG_CLK_DPHY_TX_REF_SEL(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_DPHY_TX_REF_SEL,x)
#define SYS_GET_REG_CLK_LP_AXI_SEL                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_LP_AXI_SEL)
#define SYS_SET_REG_CLK_LP_AXI_SEL(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_LP_AXI_SEL,x)
#define SYS_GET_REG_CLK_CPU_CORE0_SEL                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_SEL)
#define SYS_SET_REG_CLK_CPU_CORE0_SEL(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE0_SEL,x)
#define SYS_GET_REG_CLK_CPU_CORE1_SEL                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_SEL)
#define SYS_SET_REG_CLK_CPU_CORE1_SEL(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE1_SEL,x)
#define SYS_GET_REG_CLK_CPU_CORE2_SEL                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_SEL)
#define SYS_SET_REG_CLK_CPU_CORE2_SEL(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE2_SEL,x)
#define SYS_GET_REG_CLK_CPU_CORE3_SEL                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_SEL)
#define SYS_SET_REG_CLK_CPU_CORE3_SEL(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_CORE3_SEL,x)
#define SYS_GET_REG_CLK_CPU_ACE_SEL                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ACE_SEL)
#define SYS_SET_REG_CLK_CPU_ACE_SEL(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ACE_SEL,x)
#define SYS_GET_REG_CLK_CPU_PERI_SEL                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_PERI_SEL)
#define SYS_SET_REG_CLK_CPU_PERI_SEL(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_PERI_SEL,x)
#define SYS_GET_REG_CLK_CPU_ATB_SEL                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_ATB_SEL)
#define SYS_SET_REG_CLK_CPU_ATB_SEL(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_ATB_SEL,x)
#define SYS_GET_REG_CLK_CPU_GIC_SEL                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_CPU_GIC_SEL)
#define SYS_SET_REG_CLK_CPU_GIC_SEL(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_CPU_GIC_SEL,x)
#define SYS_GET_REG_CLK_AP_DDR_SEL                                                                        SYS_GET_REG32_BITS(SYS_REG_CLK_AP_DDR_SEL)
#define SYS_SET_REG_CLK_AP_DDR_SEL(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_CLK_AP_DDR_SEL,x)
#define SYS_GET_REG_CLK_BOOTSPI_SEL                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_BOOTSPI_SEL)
#define SYS_SET_REG_CLK_BOOTSPI_SEL(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_BOOTSPI_SEL,x)
#define SYS_GET_REG_CLK_SPI_SEL                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_SEL)
#define SYS_SET_REG_CLK_SPI_SEL(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_SEL,x)
#define SYS_GET_REG_CLK_SPI_SLV_SEL                                                                       SYS_GET_REG32_BITS(SYS_REG_CLK_SPI_SLV_SEL)
#define SYS_SET_REG_CLK_SPI_SLV_SEL(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_CLK_SPI_SLV_SEL,x)
#define SYS_GET_REG_CLK_USBPHY_REF_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_SEL)
#define SYS_SET_REG_CLK_USBPHY_REF_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_USBPHY_REF_SEL,x)
#define SYS_GET_REG_CLK_USBCTRL_REF_SEL                                                                   SYS_GET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_SEL)
#define SYS_SET_REG_CLK_USBCTRL_REF_SEL(x)                                                                SYS_SET_REG32_BITS(SYS_REG_CLK_USBCTRL_REF_SEL,x)
#define SYS_GET_REG_CLK_EMMC0_TRF_SEL                                                                     SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_SEL)
#define SYS_SET_REG_CLK_EMMC0_TRF_SEL(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC0_TRF_SEL,x)
#define SYS_GET_REG_CLK_EMMC1_CORE_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_SEL)
#define SYS_SET_REG_CLK_EMMC1_CORE_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_EMMC1_CORE_SEL,x)
#define SYS_GET_REG_CLK_SDIO2_CORE_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_SEL)
#define SYS_SET_REG_CLK_SDIO2_CORE_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_CLK_SDIO2_CORE_SEL,x)
#define SYS_GET_REG_CLK_VPU_SEL                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_VPU_SEL)
#define SYS_SET_REG_CLK_VPU_SEL(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_VPU_SEL,x)
#define SYS_GET_REG_CLK_GPU_SEL                                                                           SYS_GET_REG32_BITS(SYS_REG_CLK_GPU_SEL)
#define SYS_SET_REG_CLK_GPU_SEL(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_CLK_GPU_SEL,x)
#define SYS_GET_REG_CLK_NPU0_SEL                                                                          SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_SEL)
#define SYS_SET_REG_CLK_NPU0_SEL(x)                                                                       SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_SEL,x)
#define SYS_GET_REG_CLK_NPU0_SYM_SEL                                                                      SYS_GET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_SEL)
#define SYS_SET_REG_CLK_NPU0_SYM_SEL(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_CLK_NPU0_SYM_SEL,x)
#define SYS_GET_MPLL_DSMEN                                                                                SYS_GET_REG32_BITS(SYS_MPLL_DSMEN)
#define SYS_SET_MPLL_DSMEN(x)                                                                             SYS_SET_REG32_BITS(SYS_MPLL_DSMEN,x)
#define SYS_GET_MPLL_FOUTPOSTDIVEN                                                                        SYS_GET_REG32_BITS(SYS_MPLL_FOUTPOSTDIVEN)
#define SYS_SET_MPLL_FOUTPOSTDIVEN(x)                                                                     SYS_SET_REG32_BITS(SYS_MPLL_FOUTPOSTDIVEN,x)
#define SYS_GET_MPLL_DACEN                                                                                SYS_GET_REG32_BITS(SYS_MPLL_DACEN)
#define SYS_SET_MPLL_DACEN(x)                                                                             SYS_SET_REG32_BITS(SYS_MPLL_DACEN,x)
#define SYS_GET_MPLL_BYPASS                                                                               SYS_GET_REG32_BITS(SYS_MPLL_BYPASS)
#define SYS_SET_MPLL_BYPASS(x)                                                                            SYS_SET_REG32_BITS(SYS_MPLL_BYPASS,x)
#define SYS_GET_REG_DIV_CLK_CFG_0_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CFG_0_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CFG_0_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CFG_0_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CFG_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CFG_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CFG_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CFG_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CFG_0_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CFG_0_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CFG_1_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CFG_1_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CFG_1_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CFG_1_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CFG_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CFG_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CFG_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CFG_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CFG_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CFG_1_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CFG_1_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CFG_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TOP_FAB1_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_RST_N)
#define SYS_SET_REG_DIV_CLK_TOP_FAB1_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_TOP_FAB1_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_HWIDE)
#define SYS_SET_REG_DIV_CLK_TOP_FAB1_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TOP_FAB1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TOP_FAB1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TOP_FAB1_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_TOP_FAB1_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TOP_FAB1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPIO_DB_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_RST_N)
#define SYS_SET_REG_DIV_CLK_GPIO_DB_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_RST_N,x)
#define SYS_GET_REG_DIV_CLK_GPIO_DB_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_HWIDE)
#define SYS_SET_REG_DIV_CLK_GPIO_DB_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPIO_DB_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPIO_DB_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_GPIO_DB_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPIO_DB_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPIO_DB_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPIO_DB_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_GPIO_DB_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPIO_DB_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ADC_RST_N                                                                     SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ADC_RST_N)
#define SYS_SET_REG_DIV_CLK_ADC_RST_N(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ADC_RST_N,x)
#define SYS_GET_REG_DIV_CLK_ADC_HWIDE                                                                     SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ADC_HWIDE)
#define SYS_SET_REG_DIV_CLK_ADC_HWIDE(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ADC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ADC_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ADC_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_ADC_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ADC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ADC_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ADC_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_ADC_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ADC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ADC_DIV_VAL                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ADC_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_ADC_DIV_VAL(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ADC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PMU_RST_N                                                                     SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PMU_RST_N)
#define SYS_SET_REG_DIV_CLK_PMU_RST_N(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PMU_RST_N,x)
#define SYS_GET_REG_DIV_CLK_PMU_HWIDE                                                                     SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PMU_HWIDE)
#define SYS_SET_REG_DIV_CLK_PMU_HWIDE(x)                                                                  SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PMU_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PMU_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PMU_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_PMU_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PMU_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PMU_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PMU_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_PMU_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PMU_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PMU_DIV_VAL                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PMU_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_PMU_DIV_VAL(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PMU_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GTIMER_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_RST_N)
#define SYS_SET_REG_DIV_CLK_GTIMER_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_RST_N,x)
#define SYS_GET_REG_DIV_CLK_GTIMER_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_HWIDE)
#define SYS_SET_REG_DIV_CLK_GTIMER_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GTIMER_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GTIMER_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_GTIMER_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GTIMER_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GTIMER_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GTIMER_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_GTIMER_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GTIMER_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GTIMER_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_GTIMER_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GTIMER_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SENSOR0_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_RST_N)
#define SYS_SET_REG_DIV_CLK_SENSOR0_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SENSOR0_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_HWIDE)
#define SYS_SET_REG_DIV_CLK_SENSOR0_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SENSOR0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SENSOR0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SENSOR0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SENSOR0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SENSOR0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SENSOR0_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SENSOR0_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SENSOR0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_ESC_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_ESC_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_ESC_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_ESC_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_ESC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_CFG_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_CFG_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_CFG_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_CFG_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_CFG_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_CFG_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_CFG_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_CFG_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_CFG_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_BIST_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_BIST_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_BIST_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_BIST_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_BIST_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_BIST_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_BIST_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_BIST_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_BIST_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_0_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_0_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_1_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_1_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_RX_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_0_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_0_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_1_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_RST_N)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_1_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DPHY_TX_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_0_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_RST_N)
#define SYS_SET_REG_DIV_CLK_LP_AXI_0_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_0_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_LP_AXI_0_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_0_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_LP_AXI_0_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_0_DIV_VAL,x)
#define SYS_GET_MPLL_USE_INITIAL_CFG                                                                      SYS_GET_REG32_BITS(SYS_MPLL_USE_INITIAL_CFG)
#define SYS_SET_MPLL_USE_INITIAL_CFG(x)                                                                   SYS_SET_REG32_BITS(SYS_MPLL_USE_INITIAL_CFG,x)
#define SYS_GET_MPLL_FAST_MODE                                                                            SYS_GET_REG32_BITS(SYS_MPLL_FAST_MODE)
#define SYS_SET_MPLL_FAST_MODE(x)                                                                         SYS_SET_REG32_BITS(SYS_MPLL_FAST_MODE,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_1_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_RST_N)
#define SYS_SET_REG_DIV_CLK_LP_AXI_1_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_1_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_LP_AXI_1_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_LP_AXI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_LP_AXI_1_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_LP_AXI_1_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_LP_AXI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_I2S_LP_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_RST_N)
#define SYS_SET_REG_DIV_CLK_I2S_LP_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_RST_N,x)
#define SYS_GET_REG_DIV_CLK_I2S_LP_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_HWIDE)
#define SYS_SET_REG_DIV_CLK_I2S_LP_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_I2S_LP_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2S_LP_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_I2S_LP_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2S_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2S_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_I2S_LP_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_I2S_LP_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2S_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_UART_LP_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_RST_N)
#define SYS_SET_REG_DIV_CLK_UART_LP_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_RST_N,x)
#define SYS_GET_REG_DIV_CLK_UART_LP_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_HWIDE)
#define SYS_SET_REG_DIV_CLK_UART_LP_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_UART_LP_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_UART_LP_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_UART_LP_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_UART_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_UART_LP_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_UART_LP_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_UART_LP_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_UART_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_UART_LP_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_UART_LP_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_UART_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_I2C_LP_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_RST_N)
#define SYS_SET_REG_DIV_CLK_I2C_LP_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_RST_N,x)
#define SYS_GET_REG_DIV_CLK_I2C_LP_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_HWIDE)
#define SYS_SET_REG_DIV_CLK_I2C_LP_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_I2C_LP_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2C_LP_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_I2C_LP_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2C_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_I2C_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_I2C_LP_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_I2C_LP_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_I2C_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PDM_LP_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_RST_N)
#define SYS_SET_REG_DIV_CLK_PDM_LP_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_RST_N,x)
#define SYS_GET_REG_DIV_CLK_PDM_LP_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_HWIDE)
#define SYS_SET_REG_DIV_CLK_PDM_LP_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PDM_LP_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PDM_LP_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_PDM_LP_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PDM_LP_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PDM_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PDM_LP_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_PDM_LP_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PDM_LP_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TIMER0_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_RST_N)
#define SYS_SET_REG_DIV_CLK_TIMER0_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_TIMER0_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_HWIDE)
#define SYS_SET_REG_DIV_CLK_TIMER0_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TIMER0_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_TIMER0_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TIMER0_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_TIMER0_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TIMER0_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_TIMER0_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_0_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_0_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_1_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_1_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_1_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_1_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE0_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_0_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_0_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_1_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_1_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_1_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_1_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE1_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_0_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_0_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_1_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_1_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_1_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_1_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE2_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_0_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_0_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_1_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_1_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_1_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_1_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_CORE3_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ACE_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ACE_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_ACE_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ACE_1_DIV_VAL,x)
#define SYS_GET_MPLL_DSKEWCALCNT                                                                          SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALCNT)
#define SYS_SET_MPLL_DSKEWCALCNT(x)                                                                       SYS_SET_REG32_BITS(SYS_MPLL_DSKEWCALCNT,x)
#define SYS_GET_MPLL_DSKEWCALEN                                                                           SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALEN)
#define SYS_SET_MPLL_DSKEWCALEN(x)                                                                        SYS_SET_REG32_BITS(SYS_MPLL_DSKEWCALEN,x)
#define SYS_GET_MPLL_DSKEWCALIN                                                                           SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALIN)
#define SYS_SET_MPLL_DSKEWCALIN(x)                                                                        SYS_SET_REG32_BITS(SYS_MPLL_DSKEWCALIN,x)
#define SYS_GET_MPLL_DSKEWFASTCAL                                                                         SYS_GET_REG32_BITS(SYS_MPLL_DSKEWFASTCAL)
#define SYS_SET_MPLL_DSKEWFASTCAL(x)                                                                      SYS_SET_REG32_BITS(SYS_MPLL_DSKEWFASTCAL,x)
#define SYS_GET_MPLL_DSKEWCALBYP                                                                          SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALBYP)
#define SYS_SET_MPLL_DSKEWCALBYP(x)                                                                       SYS_SET_REG32_BITS(SYS_MPLL_DSKEWCALBYP,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_0_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_0_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_0_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_0_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_0_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_0_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_1_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_1_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_1_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_1_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_PERI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_PERI_1_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_PERI_1_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_PERI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_ATB_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_ATB_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_ATB_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_ATB_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_RST_N)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CPU_GIC_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CPU_GIC_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CPU_GIC_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CPU_GIC_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_0_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_RST_N)
#define SYS_SET_REG_DIV_CLK_AP_DDR_0_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_0_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_AP_DDR_0_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_0_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_AP_DDR_0_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_1_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_RST_N)
#define SYS_SET_REG_DIV_CLK_AP_DDR_1_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_1_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_AP_DDR_1_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_AP_DDR_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_AP_DDR_1_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_AP_DDR_1_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_AP_DDR_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TIMER1_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_RST_N)
#define SYS_SET_REG_DIV_CLK_TIMER1_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_TIMER1_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_HWIDE)
#define SYS_SET_REG_DIV_CLK_TIMER1_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TIMER1_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_TIMER1_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_TIMER1_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_TIMER1_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_TIMER1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_TIMER1_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_TIMER1_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_TIMER1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL0_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_RST_N)
#define SYS_SET_REG_DIV_CLK_DDRCTRL0_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL0_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_HWIDE)
#define SYS_SET_REG_DIV_CLK_DDRCTRL0_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL0_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DDRCTRL0_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL1_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_RST_N)
#define SYS_SET_REG_DIV_CLK_DDRCTRL1_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL1_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_HWIDE)
#define SYS_SET_REG_DIV_CLK_DDRCTRL1_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DDRCTRL1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DDRCTRL1_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DDRCTRL1_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DDRCTRL1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PERI0_DDR_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_RST_N)
#define SYS_SET_REG_DIV_CLK_PERI0_DDR_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_RST_N,x)
#define SYS_GET_REG_DIV_CLK_PERI0_DDR_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_HWIDE)
#define SYS_SET_REG_DIV_CLK_PERI0_DDR_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI0_DDR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI0_DDR_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PERI0_DDR_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_PERI0_DDR_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI0_DDR_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_RST_N)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_RST_N)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_BOOTSPI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_BOOTSPI_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_BOOTSPI_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_BOOTSPI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PWM_PERI0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_RST_N)
#define SYS_SET_REG_DIV_CLK_PWM_PERI0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_PWM_PERI0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_HWIDE)
#define SYS_SET_REG_DIV_CLK_PWM_PERI0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PWM_PERI0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PWM_PERI0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PWM_PERI0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_PWM_PERI0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PWM_PERI0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PERI1_DDR_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_RST_N)
#define SYS_SET_REG_DIV_CLK_PERI1_DDR_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_RST_N,x)
#define SYS_GET_REG_DIV_CLK_PERI1_DDR_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_HWIDE)
#define SYS_SET_REG_DIV_CLK_PERI1_DDR_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI1_DDR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_PERI1_DDR_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_PERI1_DDR_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_PERI1_DDR_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_PERI1_DDR_DIV_VAL,x)
#define SYS_GET_MPLL_DSKEWCALLOCK                                                                         SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALLOCK)
#define SYS_GET_MPLL_DSKEWCALLOCKCNT                                                                      SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALLOCKCNT)
#define SYS_GET_MPLL_DSKEWCALOUT                                                                          SYS_GET_REG32_BITS(SYS_MPLL_DSKEWCALOUT)
#define SYS_GET_REG_DIV_CLK_SPI_0_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_RST_N)
#define SYS_SET_REG_DIV_CLK_SPI_0_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SPI_0_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_SPI_0_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_0_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SPI_0_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_1_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_RST_N)
#define SYS_SET_REG_DIV_CLK_SPI_1_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SPI_1_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_SPI_1_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_1_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SPI_1_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_0_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_RST_N)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_0_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_RST_N)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPI_SLV_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPI_SLV_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SPI_SLV_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPI_SLV_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N)
#define SYS_SET_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_RST_N,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE)
#define SYS_SET_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL                                                   SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL(x)                                                SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_SUSPEND_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_0_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_RST_N)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_0_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_1_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_RST_N)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_1_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBPHY_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_0_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_RST_N)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_0_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_0_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_0_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_1_RST_N                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_RST_N)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_1_RST_N(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL                                                     SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL(x)                                                  SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_USBCTRL_REF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPACC_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_RST_N)
#define SYS_SET_REG_DIV_CLK_SPACC_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SPACC_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_HWIDE)
#define SYS_SET_REG_DIV_CLK_SPACC_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPACC_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPACC_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SPACC_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPACC_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SPACC_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPACC_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SPACC_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SPACC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SPACC_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SPACC_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SPACC_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EFUSE_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_RST_N)
#define SYS_SET_REG_DIV_CLK_EFUSE_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EFUSE_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_HWIDE)
#define SYS_SET_REG_DIV_CLK_EFUSE_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EFUSE_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EFUSE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EFUSE_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EFUSE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EFUSE_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EFUSE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EFUSE_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EFUSE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EFUSE_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EFUSE_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EFUSE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_0_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_0_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_0_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_0_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_1_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_1_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_1_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_1_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TRF_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_LBT_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_LBT_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_LBT_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_LBT_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_LBT_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_LBT_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_LBT_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_LBT_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_LBT_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_BASE_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_BASE_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_BASE_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_BASE_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_BASE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_BASE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_BASE_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_BASE_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_BASE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TM_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_TM_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TM_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_TM_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TM_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_TM_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_TM_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_TM_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_TM_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_CQET_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC0_CQET_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_CQET_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC0_CQET_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_CQET_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC0_CQET_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC0_CQET_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC0_CQET_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC0_CQET_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_0_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_0_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_1_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_RST_N)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_1_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_EMMC1_CORE_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_0_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_RST_N)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_0_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_0_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_0_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_1_RST_N                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_RST_N)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_1_RST_N(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_1_HWIDE                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_1_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL                                                      SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL(x)                                                   SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_SDIO2_CORE_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GMAC_MGT_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_RST_N)
#define SYS_SET_REG_DIV_CLK_GMAC_MGT_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_RST_N,x)
#define SYS_GET_REG_DIV_CLK_GMAC_MGT_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_HWIDE)
#define SYS_SET_REG_DIV_CLK_GMAC_MGT_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GMAC_MGT_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GMAC_MGT_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GMAC_MGT_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_GMAC_MGT_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GMAC_MGT_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_VPU_0_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_RST_N)
#define SYS_SET_REG_DIV_CLK_VPU_0_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_VPU_0_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_VPU_0_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_VPU_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_VPU_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_VPU_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_VPU_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_VPU_0_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_VPU_0_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_VPU_1_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_RST_N)
#define SYS_SET_REG_DIV_CLK_VPU_1_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_VPU_1_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_VPU_1_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_VPU_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_VPU_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_VPU_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_VPU_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_VPU_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_VPU_1_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_VPU_1_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_VPU_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPU_0_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_RST_N)
#define SYS_SET_REG_DIV_CLK_GPU_0_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_GPU_0_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_GPU_0_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPU_0_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_GPU_0_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPU_0_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_GPU_0_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPU_0_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_GPU_0_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPU_1_RST_N                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_RST_N)
#define SYS_SET_REG_DIV_CLK_GPU_1_RST_N(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_GPU_1_HWIDE                                                                   SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_GPU_1_HWIDE(x)                                                                SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPU_1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_GPU_1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_GPU_1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_GPU_1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_GPU_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_GPU_1_DIV_VAL                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_GPU_1_DIV_VAL(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_GPU_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DC_CORE_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_RST_N)
#define SYS_SET_REG_DIV_CLK_DC_CORE_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DC_CORE_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_HWIDE)
#define SYS_SET_REG_DIV_CLK_DC_CORE_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DC_CORE_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_CORE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DC_CORE_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_CORE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_CORE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DC_CORE_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DC_CORE_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_CORE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DC_PIXEL1_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_RST_N)
#define SYS_SET_REG_DIV_CLK_DC_PIXEL1_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DC_PIXEL1_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_HWIDE)
#define SYS_SET_REG_DIV_CLK_DC_PIXEL1_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_PIXEL1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DC_PIXEL1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DC_PIXEL1_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DC_PIXEL1_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DC_PIXEL1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_IDI_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_RST_N)
#define SYS_SET_REG_DIV_CLK_ISP_IDI_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_RST_N,x)
#define SYS_GET_REG_DIV_CLK_ISP_IDI_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_HWIDE)
#define SYS_SET_REG_DIV_CLK_ISP_IDI_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_IDI_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_IDI_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_IDI_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_IDI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_IDI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_IDI_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_ISP_IDI_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_IDI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_IMAGE_AXI_RST_N                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_RST_N)
#define SYS_SET_REG_DIV_CLK_IMAGE_AXI_RST_N(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_RST_N,x)
#define SYS_GET_REG_DIV_CLK_IMAGE_AXI_HWIDE                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_HWIDE)
#define SYS_SET_REG_DIV_CLK_IMAGE_AXI_HWIDE(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_IMAGE_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_IMAGE_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_IMAGE_AXI_DIV_VAL                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_IMAGE_AXI_DIV_VAL(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_IMAGE_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_AXI_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_RST_N)
#define SYS_SET_REG_DIV_CLK_ISP_AXI_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_RST_N,x)
#define SYS_GET_REG_DIV_CLK_ISP_AXI_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_HWIDE)
#define SYS_SET_REG_DIV_CLK_ISP_AXI_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_AXI_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_AXI_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_AXI_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_AXI_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_ISP_AXI_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_CORE_RST_N                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_RST_N)
#define SYS_SET_REG_DIV_CLK_ISP_CORE_RST_N(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_ISP_CORE_HWIDE                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_HWIDE)
#define SYS_SET_REG_DIV_CLK_ISP_CORE_HWIDE(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_CORE_HWIDE                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_CORE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_CORE_HWIDE(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_CORE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_CORE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_CORE_DIV_VAL                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_ISP_CORE_DIV_VAL(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_CORE_DIV_VAL,x)
#define SYS_GET_NPLL_REFDIV                                                                               SYS_GET_REG32_BITS(SYS_NPLL_REFDIV)
#define SYS_SET_NPLL_REFDIV(x)                                                                            SYS_SET_REG32_BITS(SYS_NPLL_REFDIV,x)
#define SYS_GET_NPLL_POSTDIV1                                                                             SYS_GET_REG32_BITS(SYS_NPLL_POSTDIV1)
#define SYS_SET_NPLL_POSTDIV1(x)                                                                          SYS_SET_REG32_BITS(SYS_NPLL_POSTDIV1,x)
#define SYS_GET_NPLL_POSTDIV2                                                                             SYS_GET_REG32_BITS(SYS_NPLL_POSTDIV2)
#define SYS_SET_NPLL_POSTDIV2(x)                                                                          SYS_SET_REG32_BITS(SYS_NPLL_POSTDIV2,x)
#define SYS_GET_NPLL_FBDIV                                                                                SYS_GET_REG32_BITS(SYS_NPLL_FBDIV)
#define SYS_SET_NPLL_FBDIV(x)                                                                             SYS_SET_REG32_BITS(SYS_NPLL_FBDIV,x)
#define SYS_GET_REG_DIV_CLK_ISP_MCM_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_RST_N)
#define SYS_SET_REG_DIV_CLK_ISP_MCM_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_RST_N,x)
#define SYS_GET_REG_DIV_CLK_ISP_MCM_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_HWIDE)
#define SYS_SET_REG_DIV_CLK_ISP_MCM_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_MCM_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_MCM_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_MCM_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_MCM_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_ISP_MCM_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_ISP_MCM_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_ISP_MCM_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_ISP_MCM_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_VSE_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_RST_N)
#define SYS_SET_REG_DIV_CLK_DWP_VSE_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DWP_VSE_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_HWIDE)
#define SYS_SET_REG_DIV_CLK_DWP_VSE_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_VSE_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_VSE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_VSE_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_VSE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_VSE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_VSE_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DWP_VSE_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_VSE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_DWE_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_RST_N)
#define SYS_SET_REG_DIV_CLK_DWP_DWE_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DWP_DWE_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_HWIDE)
#define SYS_SET_REG_DIV_CLK_DWP_DWE_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_DWE_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_DWE_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_DWE_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_DWE_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_DWE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_DWE_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DWP_DWE_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_DWE_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_AXI_RST_N                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_RST_N)
#define SYS_SET_REG_DIV_CLK_DWP_AXI_RST_N(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_RST_N,x)
#define SYS_GET_REG_DIV_CLK_DWP_AXI_HWIDE                                                                 SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_HWIDE)
#define SYS_SET_REG_DIV_CLK_DWP_AXI_HWIDE(x)                                                              SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_AXI_HWIDE                                                             SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_AXI_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_AXI_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_AXI_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_DWP_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_DWP_AXI_DIV_VAL                                                               SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_DWP_AXI_DIV_VAL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_DWP_AXI_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_0_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_RST_N)
#define SYS_SET_REG_DIV_CLK_NPU0_0_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_NPU0_0_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_NPU0_0_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_0_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_0_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_0_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_NPU0_0_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_1_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_RST_N)
#define SYS_SET_REG_DIV_CLK_NPU0_1_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_NPU0_1_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_NPU0_1_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_1_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_1_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_1_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_NPU0_1_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_0_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_RST_N)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_0_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_RST_N,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_0_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_HWIDE)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_0_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_0_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_1_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_RST_N)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_1_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_RST_N,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_1_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_HWIDE)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_1_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_NPU0_SYM_1_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_RX_RST_N                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_RST_N)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_RX_RST_N(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_RX_HWIDE                                                              SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_HWIDE)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_RX_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE                                                          SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE(x)                                                       SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL                                                        SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL(x)                                                     SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_RX_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_400_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_RST_N)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_400_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_400_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_HWIDE)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_400_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_400_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_400_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_400_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_400_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_400_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_485_RST_N                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_RST_N)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_485_RST_N(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_RST_N,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_485_HWIDE                                                             SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_HWIDE)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_485_HWIDE(x)                                                          SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE                                                         SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE(x)                                                      SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_485_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL                                                       SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL(x)                                                    SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_CLCI_AC_485_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_CLCI_AC_485_DIV_VAL                                                           SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_CLCI_AC_485_DIV_VAL(x)                                                        SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_CLCI_AC_485_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_REPAIR_RST_N                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_RST_N)
#define SYS_SET_REG_DIV_CLK_REPAIR_RST_N(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_RST_N,x)
#define SYS_GET_REG_DIV_CLK_REPAIR_HWIDE                                                                  SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_HWIDE)
#define SYS_SET_REG_DIV_CLK_REPAIR_HWIDE(x)                                                               SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_REPAIR_HWIDE                                                              SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_REPAIR_HWIDE)
#define SYS_SET_SEL_REG_DIV_CLK_REPAIR_HWIDE(x)                                                           SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_REPAIR_HWIDE,x)
#define SYS_GET_SEL_REG_DIV_CLK_REPAIR_DIV_VAL                                                            SYS_GET_REG32_BITS(SYS_SEL_REG_DIV_CLK_REPAIR_DIV_VAL)
#define SYS_SET_SEL_REG_DIV_CLK_REPAIR_DIV_VAL(x)                                                         SYS_SET_REG32_BITS(SYS_SEL_REG_DIV_CLK_REPAIR_DIV_VAL,x)
#define SYS_GET_REG_DIV_CLK_REPAIR_DIV_VAL                                                                SYS_GET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_DIV_VAL)
#define SYS_SET_REG_DIV_CLK_REPAIR_DIV_VAL(x)                                                             SYS_SET_REG32_BITS(SYS_REG_DIV_CLK_REPAIR_DIV_VAL,x)
#define SYS_GET_REG_NPLL_CLK_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_NPLL_CLK_EN)
#define SYS_SET_REG_NPLL_CLK_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_NPLL_CLK_EN,x)
#define SYS_GET_REG_NPLL_CLKEN_MUX_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_NPLL_CLKEN_MUX_SEL)
#define SYS_SET_REG_NPLL_CLKEN_MUX_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_NPLL_CLKEN_MUX_SEL,x)
#define SYS_GET_NPLL_DSMEN                                                                                SYS_GET_REG32_BITS(SYS_NPLL_DSMEN)
#define SYS_SET_NPLL_DSMEN(x)                                                                             SYS_SET_REG32_BITS(SYS_NPLL_DSMEN,x)
#define SYS_GET_NPLL_FOUTPOSTDIVEN                                                                        SYS_GET_REG32_BITS(SYS_NPLL_FOUTPOSTDIVEN)
#define SYS_SET_NPLL_FOUTPOSTDIVEN(x)                                                                     SYS_SET_REG32_BITS(SYS_NPLL_FOUTPOSTDIVEN,x)
#define SYS_GET_NPLL_DACEN                                                                                SYS_GET_REG32_BITS(SYS_NPLL_DACEN)
#define SYS_SET_NPLL_DACEN(x)                                                                             SYS_SET_REG32_BITS(SYS_NPLL_DACEN,x)
#define SYS_GET_NPLL_BYPASS                                                                               SYS_GET_REG32_BITS(SYS_NPLL_BYPASS)
#define SYS_SET_NPLL_BYPASS(x)                                                                            SYS_SET_REG32_BITS(SYS_NPLL_BYPASS,x)
#define SYS_GET_NPLL_USE_INITIAL_CFG                                                                      SYS_GET_REG32_BITS(SYS_NPLL_USE_INITIAL_CFG)
#define SYS_SET_NPLL_USE_INITIAL_CFG(x)                                                                   SYS_SET_REG32_BITS(SYS_NPLL_USE_INITIAL_CFG,x)
#define SYS_GET_NPLL_FAST_MODE                                                                            SYS_GET_REG32_BITS(SYS_NPLL_FAST_MODE)
#define SYS_SET_NPLL_FAST_MODE(x)                                                                         SYS_SET_REG32_BITS(SYS_NPLL_FAST_MODE,x)
#define SYS_GET_NPLL_DSKEWCALCNT                                                                          SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALCNT)
#define SYS_SET_NPLL_DSKEWCALCNT(x)                                                                       SYS_SET_REG32_BITS(SYS_NPLL_DSKEWCALCNT,x)
#define SYS_GET_NPLL_DSKEWCALEN                                                                           SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALEN)
#define SYS_SET_NPLL_DSKEWCALEN(x)                                                                        SYS_SET_REG32_BITS(SYS_NPLL_DSKEWCALEN,x)
#define SYS_GET_NPLL_DSKEWCALIN                                                                           SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALIN)
#define SYS_SET_NPLL_DSKEWCALIN(x)                                                                        SYS_SET_REG32_BITS(SYS_NPLL_DSKEWCALIN,x)
#define SYS_GET_NPLL_DSKEWFASTCAL                                                                         SYS_GET_REG32_BITS(SYS_NPLL_DSKEWFASTCAL)
#define SYS_SET_NPLL_DSKEWFASTCAL(x)                                                                      SYS_SET_REG32_BITS(SYS_NPLL_DSKEWFASTCAL,x)
#define SYS_GET_NPLL_DSKEWCALBYP                                                                          SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALBYP)
#define SYS_SET_NPLL_DSKEWCALBYP(x)                                                                       SYS_SET_REG32_BITS(SYS_NPLL_DSKEWCALBYP,x)
#define SYS_GET_NPLL_DSKEWCALLOCK                                                                         SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALLOCK)
#define SYS_GET_NPLL_DSKEWCALLOCKCNT                                                                      SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALLOCKCNT)
#define SYS_GET_NPLL_DSKEWCALOUT                                                                          SYS_GET_REG32_BITS(SYS_NPLL_DSKEWCALOUT)
#define SYS_GET_FPLL_REFDIV                                                                               SYS_GET_REG32_BITS(SYS_FPLL_REFDIV)
#define SYS_SET_FPLL_REFDIV(x)                                                                            SYS_SET_REG32_BITS(SYS_FPLL_REFDIV,x)
#define SYS_GET_FPLL_POSTDIV1                                                                             SYS_GET_REG32_BITS(SYS_FPLL_POSTDIV1)
#define SYS_SET_FPLL_POSTDIV1(x)                                                                          SYS_SET_REG32_BITS(SYS_FPLL_POSTDIV1,x)
#define SYS_GET_FPLL_POSTDIV2                                                                             SYS_GET_REG32_BITS(SYS_FPLL_POSTDIV2)
#define SYS_SET_FPLL_POSTDIV2(x)                                                                          SYS_SET_REG32_BITS(SYS_FPLL_POSTDIV2,x)
#define SYS_GET_FPLL_FBDIV                                                                                SYS_GET_REG32_BITS(SYS_FPLL_FBDIV)
#define SYS_SET_FPLL_FBDIV(x)                                                                             SYS_SET_REG32_BITS(SYS_FPLL_FBDIV,x)
#define SYS_GET_REG_FPLL_CLK_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_FPLL_CLK_EN)
#define SYS_SET_REG_FPLL_CLK_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_FPLL_CLK_EN,x)
#define SYS_GET_REG_FPLL_CLKEN_MUX_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_FPLL_CLKEN_MUX_SEL)
#define SYS_SET_REG_FPLL_CLKEN_MUX_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_FPLL_CLKEN_MUX_SEL,x)
#define SYS_GET_FPLL_DSMEN                                                                                SYS_GET_REG32_BITS(SYS_FPLL_DSMEN)
#define SYS_SET_FPLL_DSMEN(x)                                                                             SYS_SET_REG32_BITS(SYS_FPLL_DSMEN,x)
#define SYS_GET_FPLL_FOUTPOSTDIVEN                                                                        SYS_GET_REG32_BITS(SYS_FPLL_FOUTPOSTDIVEN)
#define SYS_SET_FPLL_FOUTPOSTDIVEN(x)                                                                     SYS_SET_REG32_BITS(SYS_FPLL_FOUTPOSTDIVEN,x)
#define SYS_GET_FPLL_DACEN                                                                                SYS_GET_REG32_BITS(SYS_FPLL_DACEN)
#define SYS_SET_FPLL_DACEN(x)                                                                             SYS_SET_REG32_BITS(SYS_FPLL_DACEN,x)
#define SYS_GET_FPLL_BYPASS                                                                               SYS_GET_REG32_BITS(SYS_FPLL_BYPASS)
#define SYS_SET_FPLL_BYPASS(x)                                                                            SYS_SET_REG32_BITS(SYS_FPLL_BYPASS,x)
#define SYS_GET_FPLL_USE_INITIAL_CFG                                                                      SYS_GET_REG32_BITS(SYS_FPLL_USE_INITIAL_CFG)
#define SYS_SET_FPLL_USE_INITIAL_CFG(x)                                                                   SYS_SET_REG32_BITS(SYS_FPLL_USE_INITIAL_CFG,x)
#define SYS_GET_FPLL_FAST_MODE                                                                            SYS_GET_REG32_BITS(SYS_FPLL_FAST_MODE)
#define SYS_SET_FPLL_FAST_MODE(x)                                                                         SYS_SET_REG32_BITS(SYS_FPLL_FAST_MODE,x)
#define SYS_GET_FPLL_DSKEWCALCNT                                                                          SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALCNT)
#define SYS_SET_FPLL_DSKEWCALCNT(x)                                                                       SYS_SET_REG32_BITS(SYS_FPLL_DSKEWCALCNT,x)
#define SYS_GET_FPLL_DSKEWCALEN                                                                           SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALEN)
#define SYS_SET_FPLL_DSKEWCALEN(x)                                                                        SYS_SET_REG32_BITS(SYS_FPLL_DSKEWCALEN,x)
#define SYS_GET_FPLL_DSKEWCALIN                                                                           SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALIN)
#define SYS_SET_FPLL_DSKEWCALIN(x)                                                                        SYS_SET_REG32_BITS(SYS_FPLL_DSKEWCALIN,x)
#define SYS_GET_FPLL_DSKEWFASTCAL                                                                         SYS_GET_REG32_BITS(SYS_FPLL_DSKEWFASTCAL)
#define SYS_SET_FPLL_DSKEWFASTCAL(x)                                                                      SYS_SET_REG32_BITS(SYS_FPLL_DSKEWFASTCAL,x)
#define SYS_GET_FPLL_DSKEWCALBYP                                                                          SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALBYP)
#define SYS_SET_FPLL_DSKEWCALBYP(x)                                                                       SYS_SET_REG32_BITS(SYS_FPLL_DSKEWCALBYP,x)
#define SYS_GET_FPLL_DSKEWCALLOCK                                                                         SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALLOCK)
#define SYS_GET_FPLL_DSKEWCALLOCKCNT                                                                      SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALLOCKCNT)
#define SYS_GET_FPLL_DSKEWCALOUT                                                                          SYS_GET_REG32_BITS(SYS_FPLL_DSKEWCALOUT)
#define SYS_GET_DPLL_REFDIV                                                                               SYS_GET_REG32_BITS(SYS_DPLL_REFDIV)
#define SYS_SET_DPLL_REFDIV(x)                                                                            SYS_SET_REG32_BITS(SYS_DPLL_REFDIV,x)
#define SYS_GET_DPLL_POSTDIV1                                                                             SYS_GET_REG32_BITS(SYS_DPLL_POSTDIV1)
#define SYS_SET_DPLL_POSTDIV1(x)                                                                          SYS_SET_REG32_BITS(SYS_DPLL_POSTDIV1,x)
#define SYS_GET_DPLL_POSTDIV2                                                                             SYS_GET_REG32_BITS(SYS_DPLL_POSTDIV2)
#define SYS_SET_DPLL_POSTDIV2(x)                                                                          SYS_SET_REG32_BITS(SYS_DPLL_POSTDIV2,x)
#define SYS_GET_DPLL_FBDIV                                                                                SYS_GET_REG32_BITS(SYS_DPLL_FBDIV)
#define SYS_SET_DPLL_FBDIV(x)                                                                             SYS_SET_REG32_BITS(SYS_DPLL_FBDIV,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0                                        SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1                                        SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2                                        SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3                                        SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU                                         SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD                                         SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST                                         SYS_GET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_LCDR2_GMACRXD4_MSTSPI0CLK_GPIO0_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0                                        SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1                                        SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2                                        SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3                                        SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU                                         SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD                                         SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST                                         SYS_GET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_LCDR3_GMACRXD5_MSTSPI0CSN_GPIO1_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN                                  SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN(x)                               SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL                                 SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL(x)                              SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0                                         SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0(x)                                      SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1                                         SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1(x)                                      SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2                                         SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2(x)                                      SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3                                         SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3(x)                                      SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU                                          SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU(x)                                       SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD                                          SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD(x)                                       SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST                                          SYS_GET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST(x)                                       SYS_SET_REG32_BITS(SYS_LCDR4_GMACRXD6_MSTSPI0D0_GPIO2_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN                                  SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN(x)                               SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL                                 SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL(x)                              SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0                                         SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0(x)                                      SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1                                         SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1(x)                                      SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2                                         SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2(x)                                      SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3                                         SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3(x)                                      SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU                                          SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU(x)                                       SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD                                          SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD(x)                                       SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST                                          SYS_GET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST(x)                                       SYS_SET_REG32_BITS(SYS_LCDR5_GMACRXD7_MSTSPI0D1_GPIO3_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN                                  SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN(x)                               SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL                                 SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL(x)                              SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0                                         SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0(x)                                      SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1                                         SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1(x)                                      SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2                                         SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2(x)                                      SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3                                         SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3(x)                                      SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU                                          SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU(x)                                       SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD                                          SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD(x)                                       SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST                                          SYS_GET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST(x)                                       SYS_SET_REG32_BITS(SYS_LCDR6_GMACTXD4_MSTSPI0D2_GPIO4_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN                                  SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN(x)                               SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL                                 SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL(x)                              SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0                                         SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0(x)                                      SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1                                         SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1(x)                                      SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2                                         SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2(x)                                      SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3                                         SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3(x)                                      SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU                                          SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU(x)                                       SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD                                          SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD(x)                                       SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST                                          SYS_GET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST(x)                                       SYS_SET_REG32_BITS(SYS_LCDR7_GMACTXD5_MSTSPI0D3_GPIO5_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN                                            SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN(x)                                         SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL                                           SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL(x)                                        SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0                                                   SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0(x)                                                SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1                                                   SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1(x)                                                SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2                                                   SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2(x)                                                SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3                                                   SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3(x)                                                SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU                                                    SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD                                                    SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST                                                    SYS_GET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG2_GMACTXD6_GPIO6_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN                                            SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN(x)                                         SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL                                           SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL(x)                                        SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0                                                   SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0(x)                                                SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1                                                   SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1(x)                                                SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2                                                   SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2(x)                                                SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3                                                   SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3(x)                                                SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU                                                    SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD                                                    SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST                                                    SYS_GET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST(x)                                                 SYS_SET_REG32_BITS(SYS_LCDG3_GMACTXD7_GPIO7_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN                         SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN(x)                      SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL                        SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL(x)                     SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0                                SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0(x)                             SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1                                SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1(x)                             SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2                                SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2(x)                             SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3                                SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3(x)                             SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU                                 SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU(x)                              SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD                                 SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD(x)                              SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST                                 SYS_GET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST(x)                              SYS_SET_REG32_BITS(SYS_LCDG4_I2S0MCLK_PWM2TZ_POCVDBYPASS_GPIO8_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN                        SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN(x)                     SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL                       SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL(x)                    SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0                               SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0(x)                            SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1                               SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1(x)                            SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2                               SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2(x)                            SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3                               SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3(x)                            SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU                                SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU(x)                             SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD                                SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD(x)                             SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST                                SYS_GET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST(x)                             SYS_SET_REG32_BITS(SYS_LCDG5_I2S0LRCK_PWM3TZ_POCPLLBYPASS_GPIO9_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN                      SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN(x)                   SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL                     SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL(x)                  SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0                             SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0(x)                          SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1                             SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1(x)                          SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2                             SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2(x)                          SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3                             SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3(x)                          SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU                              SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU(x)                           SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD                              SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD(x)                           SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST                              SYS_GET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST(x)                           SYS_SET_REG32_BITS(SYS_LCDG6_I2S0SCLK_PWM4TZ_POCBOOTMODELP_GPIO10_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN                        SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN(x)                     SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL                       SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL(x)                    SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0                               SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0(x)                            SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1                               SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1(x)                            SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2                               SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2(x)                            SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3                               SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3(x)                            SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU                                SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU(x)                             SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD                                SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD(x)                             SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST                                SYS_GET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST(x)                             SYS_SET_REG32_BITS(SYS_LCDG7_I2S0D0_PWM5TZ_POCBOOTMODEAP_GPIO11_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0                                        SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1                                        SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2                                        SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3                                        SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU                                         SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD                                         SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST                                         SYS_GET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_LCDB2_I2S0D1_PWM2B_PROGENGPIO12_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN                     SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN(x)                  SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL                    SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL(x)                 SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0                            SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0(x)                         SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1                            SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1(x)                         SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2                            SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2(x)                         SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3                            SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3(x)                         SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU                             SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU(x)                          SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD                             SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD(x)                          SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST                             SYS_GET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST(x)                          SYS_SET_REG32_BITS(SYS_LCDB3_I2S0D2_PWM3A_ISPFLTRIG_PROGSEL0GPIO13_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN                SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN(x)             SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL               SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL(x)            SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0                       SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0(x)                    SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1                       SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1(x)                    SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2                       SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2(x)                    SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3                       SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3(x)                    SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU                        SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU(x)                     SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD                        SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD(x)                     SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST                        SYS_GET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST(x)                     SYS_SET_REG32_BITS(SYS_LCDB4_I2S0D3_PWM3B_ISPSHUTTERTRIG_PROGSEL1GPIO14_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN                    SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN(x)                 SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL                   SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL(x)                SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0                           SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0(x)                        SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1                           SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1(x)                        SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2                           SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2(x)                        SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3                           SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3(x)                        SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU                            SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU(x)                         SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD                            SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD(x)                         SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST                            SYS_GET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST(x)                         SYS_SET_REG32_BITS(SYS_LCDB5_PWM2A_PWM6TZ_ISPFLASHTRIG_CPUSELGPIO15_VCC3318GB1_REG_ST,x)
#define SYS_GET_REG_DPLL_CLK_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_DPLL_CLK_EN)
#define SYS_SET_REG_DPLL_CLK_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_DPLL_CLK_EN,x)
#define SYS_GET_REG_DPLL_CLKEN_MUX_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_DPLL_CLKEN_MUX_SEL)
#define SYS_SET_REG_DPLL_CLKEN_MUX_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_DPLL_CLKEN_MUX_SEL,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN      SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN(x)   SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL     SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL(x)  SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0             SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0(x)          SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1             SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1(x)          SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2             SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2(x)          SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3             SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3(x)          SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU              SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU(x)           SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD              SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD(x)           SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST              SYS_GET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST(x)           SYS_SET_REG32_BITS(SYS_LCDB6_PDM0CLK_PDM4CLK_ISPPRELIGHTTRG_POCEFUSEBYPASS_GPIO16_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN                   SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN(x)                SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL                  SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL(x)               SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0                          SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0(x)                       SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1                          SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1(x)                       SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2                          SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2(x)                       SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3                          SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3(x)                       SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU                           SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU(x)                        SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD                           SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD(x)                        SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST                           SYS_GET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST)
#define SYS_SET_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST(x)                        SYS_SET_REG32_BITS(SYS_LCDB7_PDM0DATA_PDM4DATA_ISPSHUTTEROPEN_GPIO17_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN            SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN(x)         SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL           SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL(x)        SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0                   SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0(x)                SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1                   SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1(x)                SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2                   SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2(x)                SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3                   SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3(x)                SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU                    SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU(x)                 SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD                    SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD(x)                 SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST                    SYS_GET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST)
#define SYS_SET_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST(x)                 SYS_SET_REG32_BITS(SYS_LCDCLK_PDM1CLK_PDM5CLK_I2S3MCLK_RISCV0JTAGTCK_GPIO18_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN           SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN(x)        SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL          SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL(x)       SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0                  SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0(x)               SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1                  SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1(x)               SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2                  SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2(x)               SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3                  SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3(x)               SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU                   SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU(x)                SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD                   SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD(x)                SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST                   SYS_GET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST)
#define SYS_SET_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST(x)                SYS_SET_REG32_BITS(SYS_LCDHS_PDM1DATA_PDM5DATA_I2S3LRCK_RISCV0JTAGTMS_GPIO19_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN               SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN(x)            SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL              SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL(x)           SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0                      SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0(x)                   SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1                      SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1(x)                   SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2                      SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2(x)                   SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3                      SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3(x)                   SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU                       SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU(x)                    SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD                       SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD(x)                    SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST                       SYS_GET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST)
#define SYS_SET_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST(x)                    SYS_SET_REG32_BITS(SYS_LCDDE_PDM2CLK_PWM4A_I2S3SCLK_RISCV0JTAGTDI_GPIO20_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN                SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN(x)             SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL               SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL(x)            SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0                       SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0(x)                    SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1                       SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1(x)                    SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2                       SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2(x)                    SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3                       SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3(x)                    SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU                        SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU(x)                     SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD                        SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD(x)                     SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST                        SYS_GET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST)
#define SYS_SET_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST(x)                     SYS_SET_REG32_BITS(SYS_LCDVS_PDM2DATA_PWM4B_I2S3D0_RISCV0JTAGTDO_GPIO21_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN               SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN(x)            SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL              SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL(x)           SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0                      SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0(x)                   SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1                      SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1(x)                   SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2                      SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2(x)                   SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3                      SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3(x)                   SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU                       SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU(x)                    SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD                       SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD(x)                    SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST                       SYS_GET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST)
#define SYS_SET_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST(x)                    SYS_SET_REG32_BITS(SYS_LCDR1_PDM3CLK_PWM5A_I2S3D1_RISCV0JTAGTRSTN_GPIO22_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN                                     SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN(x)                                  SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL                                    SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL(x)                                 SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0                                            SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0(x)                                         SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS0,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1                                            SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1(x)                                         SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS1,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2                                            SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2(x)                                         SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS2,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3                                            SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3(x)                                         SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_DS3,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU                                             SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU(x)                                          SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PU,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD                                             SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD(x)                                          SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_PD,x)
#define SYS_GET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST                                             SYS_GET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST)
#define SYS_SET_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST(x)                                          SYS_SET_REG32_BITS(SYS_LCDG1_PDM3DATA_PWM5B_GPIO23_VCC3318GB1_REG_ST,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN                                SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN(x)                             SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL                               SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL(x)                            SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0                                       SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0(x)                                    SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS0,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1                                       SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1(x)                                    SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS1,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2                                       SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2(x)                                    SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS2,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3                                       SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3(x)                                    SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_DS3,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU                                        SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU(x)                                     SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PU,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD                                        SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD(x)                                     SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_PD,x)
#define SYS_GET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST                                        SYS_GET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST)
#define SYS_SET_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST(x)                                     SYS_SET_REG32_BITS(SYS_LCDB1_UART5TX_CM3JTAGRSTN_GPIO24_VCC3318GB2_REG_ST,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN                               SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN(x)                            SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL                              SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL(x)                           SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0                                      SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0(x)                                   SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS0,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1                                      SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1(x)                                   SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS1,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2                                      SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2(x)                                   SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS2,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3                                      SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3(x)                                   SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_DS3,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU                                       SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU(x)                                    SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PU,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD                                       SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD(x)                                    SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_PD,x)
#define SYS_GET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST                                       SYS_GET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST)
#define SYS_SET_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST(x)                                    SYS_SET_REG32_BITS(SYS_LCDR0_UART5RX_CA55JTAGRSTN_GPIO25_VCC3318GB2_REG_ST,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0                                        SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS0,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1                                        SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS1,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2                                        SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS2,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3                                        SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_DS3,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU                                         SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PU,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD                                         SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_PD,x)
#define SYS_GET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST                                         SYS_GET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST)
#define SYS_SET_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_LCDG0_UART6TX_CM3JTAGTDI_GPIO26_VCC3318GB2_REG_ST,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0                                        SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS0,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1                                        SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS1,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2                                        SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS2,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3                                        SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_DS3,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU                                         SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PU,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD                                         SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_PD,x)
#define SYS_GET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST                                         SYS_GET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST)
#define SYS_SET_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_LCDB0_UART6RX_CM3JTAGTDO_GPIO27_VCC3318GB2_REG_ST,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN                                                   SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN(x)                                                SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL                                                  SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL(x)                                               SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0                                                          SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0(x)                                                       SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS0,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1                                                          SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1(x)                                                       SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS1,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2                                                          SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2(x)                                                       SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS2,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3                                                          SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3(x)                                                       SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_DS3,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_PU                                                           SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PU)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_PU(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PU,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_PD                                                           SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PD)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_PD(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_PD,x)
#define SYS_GET_PWM1TZ_GPIO28_VCC3318GB2_REG_ST                                                           SYS_GET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_ST)
#define SYS_SET_PWM1TZ_GPIO28_VCC3318GB2_REG_ST(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1TZ_GPIO28_VCC3318GB2_REG_ST,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN                                           SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN(x)                                        SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL                                          SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL(x)                                       SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0                                                  SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0(x)                                               SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS0,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1                                                  SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1(x)                                               SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS1,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2                                                  SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2(x)                                               SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS2,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3                                                  SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3(x)                                               SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_DS3,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU                                                   SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU(x)                                                SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PU,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD                                                   SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD(x)                                                SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_PD,x)
#define SYS_GET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST                                                   SYS_GET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST)
#define SYS_SET_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST(x)                                                SYS_SET_REG32_BITS(SYS_PWM1A_POCPMUSP_GPIO29_VCC3318GB2_REG_ST,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN                                                    SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN(x)                                                 SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL                                                   SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL(x)                                                SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_DS0                                                           SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS0)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_DS0(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS0,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_DS1                                                           SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS1)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_DS1(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS1,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_DS2                                                           SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS2)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_DS2(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS2,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_DS3                                                           SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS3)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_DS3(x)                                                        SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_DS3,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_PU                                                            SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PU)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_PU(x)                                                         SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PU,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_PD                                                            SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PD)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_PD(x)                                                         SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_PD,x)
#define SYS_GET_PWM1B_GPIO30_VCC3318GB2_REG_ST                                                            SYS_GET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_ST)
#define SYS_SET_PWM1B_GPIO30_VCC3318GB2_REG_ST(x)                                                         SYS_SET_REG32_BITS(SYS_PWM1B_GPIO30_VCC3318GB2_REG_ST,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN                                                  SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN(x)                                               SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL                                                 SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL(x)                                              SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_DS0                                                         SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS0)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_DS0(x)                                                      SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS0,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_DS1                                                         SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS1)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_DS1(x)                                                      SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS1,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_DS2                                                         SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS2)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_DS2(x)                                                      SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS2,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_DS3                                                         SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS3)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_DS3(x)                                                      SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_DS3,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_PU                                                          SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PU)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_PU(x)                                                       SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PU,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_PD                                                          SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PD)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_PD(x)                                                       SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_PD,x)
#define SYS_GET_UART0TX_GPIO90_VCC3318GB2_REG_ST                                                          SYS_GET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_ST)
#define SYS_SET_UART0TX_GPIO90_VCC3318GB2_REG_ST(x)                                                       SYS_SET_REG32_BITS(SYS_UART0TX_GPIO90_VCC3318GB2_REG_ST,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN                                                  SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN(x)                                               SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL                                                 SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL(x)                                              SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_DS0                                                         SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS0)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_DS0(x)                                                      SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS0,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_DS1                                                         SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS1)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_DS1(x)                                                      SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS1,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_DS2                                                         SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS2)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_DS2(x)                                                      SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS2,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_DS3                                                         SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS3)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_DS3(x)                                                      SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_DS3,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_PU                                                          SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PU)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_PU(x)                                                       SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PU,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_PD                                                          SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PD)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_PD(x)                                                       SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_PD,x)
#define SYS_GET_UART0RX_GPIO91_VCC3318GB2_REG_ST                                                          SYS_GET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_ST)
#define SYS_SET_UART0RX_GPIO91_VCC3318GB2_REG_ST(x)                                                       SYS_SET_REG32_BITS(SYS_UART0RX_GPIO91_VCC3318GB2_REG_ST,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0                                        SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS0,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1                                        SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS1,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2                                        SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS2,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3                                        SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_DS3,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU                                         SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PU,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD                                         SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_PD,x)
#define SYS_GET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST                                         SYS_GET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST)
#define SYS_SET_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_UART0RTS_CA55SWCLK_PWM6A_GPIO92_VCC3318GB2_REG_ST,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN                                   SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN(x)                                SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL                                  SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL(x)                               SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0                                          SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0(x)                                       SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS0,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1                                          SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1(x)                                       SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS1,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2                                          SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2(x)                                       SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS2,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3                                          SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3(x)                                       SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_DS3,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU                                           SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU(x)                                        SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PU,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD                                           SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD(x)                                        SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_PD,x)
#define SYS_GET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST                                           SYS_GET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST)
#define SYS_SET_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST(x)                                        SYS_SET_REG32_BITS(SYS_UART0CTS_CA55SWD_PWM6B_GPIO93_VCC3318GB2_REG_ST,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN                             SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN(x)                          SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL                            SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL(x)                         SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0                                    SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS0,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1                                    SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS1,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2                                    SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS2,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3                                    SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_DS3,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU                                     SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PU,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD                                     SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_PD,x)
#define SYS_GET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST                                     SYS_GET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST)
#define SYS_SET_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXER_I2C6SCL_CA55JTAGTDI_GPIO64_VCC3318GB2_REG_ST,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN                             SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN(x)                          SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL                            SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL(x)                         SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0                                    SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0(x)                                 SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS0,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1                                    SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1(x)                                 SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS1,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2                                    SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2(x)                                 SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS2,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3                                    SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3(x)                                 SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_DS3,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU                                     SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PU,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD                                     SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_PD,x)
#define SYS_GET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST                                     SYS_GET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST)
#define SYS_SET_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXER_I2C6SDA_CA55JTAGTDO_GPIO65_VCC3318GB2_REG_ST,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0                                        SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS0,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1                                        SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS1,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2                                        SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS2,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3                                        SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_DS3,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU                                         SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PU,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD                                         SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_PD,x)
#define SYS_GET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST                                         SYS_GET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST)
#define SYS_SET_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_GMACCRS_UART4TX_CM3SWCLK_GPIO66_VCC3318GB2_REG_ST,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN                                   SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN(x)                                SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL                                  SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL(x)                               SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0                                          SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0(x)                                       SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS0,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1                                          SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1(x)                                       SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS1,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2                                          SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2(x)                                       SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS2,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3                                          SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3(x)                                       SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_DS3,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU                                           SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU(x)                                        SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PU,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD                                           SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD(x)                                        SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_PD,x)
#define SYS_GET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST                                           SYS_GET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST)
#define SYS_SET_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST(x)                                        SYS_SET_REG32_BITS(SYS_GMACCOL_UART4RX_CM3SWD_GPIO67_VCC3318GB2_REG_ST,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN                                     SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL                                    SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL(x)                                 SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0                                            SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0(x)                                         SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1                                            SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1(x)                                         SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2                                            SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2(x)                                         SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3                                            SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3(x)                                         SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU                                             SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU(x)                                          SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD                                             SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD(x)                                          SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST                                             SYS_GET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST(x)                                          SYS_SET_REG32_BITS(SYS_GMACTXCLK_GMACGTXCLK_GPIO68_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN                                       SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN(x)                                    SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL                                      SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0                                              SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1                                              SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2                                              SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3                                              SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU                                               SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD                                               SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST                                               SYS_GET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXCLK_I2S1MCLK_GPIO69_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN                             SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN(x)                          SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL                            SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL(x)                         SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0                                    SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1                                    SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2                                    SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3                                    SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU                                     SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD                                     SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST                                     SYS_GET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD0_I2S1LRCK_SLVSPI3CLK_GPIO70_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN                             SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN(x)                          SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL                            SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL(x)                         SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0                                    SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1                                    SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2                                    SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3                                    SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3(x)                                 SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU                                     SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD                                     SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST                                     SYS_GET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD1_I2S1SCLK_SLVSPI3CSN_GPIO71_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN                              SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN(x)                           SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL                             SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL(x)                          SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0                                     SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1                                     SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2                                     SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3                                     SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3(x)                                  SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU                                      SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD                                      SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST                                      SYS_GET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD2_I2S1D0_SLVSPI3DOUT_GPIO72_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN                               SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN(x)                            SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL                              SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL(x)                           SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0                                      SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1                                      SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2                                      SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3                                      SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU                                       SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU(x)                                    SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD                                       SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD(x)                                    SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST                                       SYS_GET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST(x)                                    SYS_SET_REG32_BITS(SYS_GMACRXD3_I2S1D1_SLVSPI3DIN_GPIO73_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN                              SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN(x)                           SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL                             SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL(x)                          SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0                                     SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1                                     SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2                                     SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3                                     SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU                                      SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD                                      SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST                                      SYS_GET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD0_MSTSPI2CLK_UART7TX_GPIO74_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN                              SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN(x)                           SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL                             SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL(x)                          SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0                                     SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1                                     SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2                                     SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3                                     SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3(x)                                  SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU                                      SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD                                      SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST                                      SYS_GET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXD1_MSTSPI2CSN_UART7RX_GPIO75_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0                                        SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1                                        SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2                                        SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3                                        SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU                                         SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD                                         SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST                                         SYS_GET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD2_MSTSPI2D0_PWM7A_GPIO76_VCC3318GB3_REG_ST,x)
#define SYS_GET_DPLL_DSMEN                                                                                SYS_GET_REG32_BITS(SYS_DPLL_DSMEN)
#define SYS_SET_DPLL_DSMEN(x)                                                                             SYS_SET_REG32_BITS(SYS_DPLL_DSMEN,x)
#define SYS_GET_DPLL_FOUTPOSTDIVEN                                                                        SYS_GET_REG32_BITS(SYS_DPLL_FOUTPOSTDIVEN)
#define SYS_SET_DPLL_FOUTPOSTDIVEN(x)                                                                     SYS_SET_REG32_BITS(SYS_DPLL_FOUTPOSTDIVEN,x)
#define SYS_GET_DPLL_DACEN                                                                                SYS_GET_REG32_BITS(SYS_DPLL_DACEN)
#define SYS_SET_DPLL_DACEN(x)                                                                             SYS_SET_REG32_BITS(SYS_DPLL_DACEN,x)
#define SYS_GET_DPLL_BYPASS                                                                               SYS_GET_REG32_BITS(SYS_DPLL_BYPASS)
#define SYS_SET_DPLL_BYPASS(x)                                                                            SYS_SET_REG32_BITS(SYS_DPLL_BYPASS,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN                                 SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN(x)                              SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL                                SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL(x)                             SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0                                        SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1                                        SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2                                        SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3                                        SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3(x)                                     SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU                                         SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD                                         SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST                                         SYS_GET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST(x)                                      SYS_SET_REG32_BITS(SYS_GMACTXD3_MSTSPI2D1_PWM7B_GPIO77_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN                                       SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN(x)                                    SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL                                      SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL(x)                                   SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0                                              SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0(x)                                           SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1                                              SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1(x)                                           SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2                                              SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2(x)                                           SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3                                              SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3(x)                                           SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU                                               SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU(x)                                            SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD                                               SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD(x)                                            SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST                                               SYS_GET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST)
#define SYS_SET_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST(x)                                            SYS_SET_REG32_BITS(SYS_GMACTXEN_MSTSPI2D2_GPIO78_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN                                       SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN(x)                                    SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL                                      SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL(x)                                   SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0                                              SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1                                              SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2                                              SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3                                              SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3(x)                                           SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU                                               SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD                                               SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST                                               SYS_GET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST)
#define SYS_SET_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST(x)                                            SYS_SET_REG32_BITS(SYS_GMACRXDV_MSTSPI2D3_GPIO79_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN                                         SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN(x)                                      SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL                                        SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL(x)                                     SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0                                                SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0(x)                                             SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1                                                SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1(x)                                             SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2                                                SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2(x)                                             SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3                                                SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3(x)                                             SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU                                                 SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD                                                 SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST                                                 SYS_GET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST)
#define SYS_SET_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDIO_I2C0SCL_GPIO80_VCC3318GB3_REG_ST,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN                                          SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN(x)                                       SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PAD_OEX_EN,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL                                         SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL(x)                                      SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PIN_MUX_SEL,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0                                                 SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS0,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1                                                 SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS1,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2                                                 SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS2,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3                                                 SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3(x)                                              SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_DS3,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU                                                  SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU(x)                                               SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PU,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD                                                  SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD(x)                                               SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_PD,x)
#define SYS_GET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST                                                  SYS_GET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST)
#define SYS_SET_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST(x)                                               SYS_SET_REG32_BITS(SYS_GMACMDC_I2C0SDA_GPIO81_VCC3318GB3_REG_ST,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN                                                    SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN(x)                                                 SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PAD_OEX_EN,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL                                                   SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL(x)                                                SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_DS0                                                           SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS0)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_DS0(x)                                                        SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS0,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_DS1                                                           SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS1)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_DS1(x)                                                        SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS1,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_DS2                                                           SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS2)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_DS2(x)                                                        SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS2,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_DS3                                                           SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS3)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_DS3(x)                                                        SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_DS3,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_PU                                                            SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PU)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_PU(x)                                                         SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PU,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_PD                                                            SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PD)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_PD(x)                                                         SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_PD,x)
#define SYS_GET_UART2TX_GPIO82_VCC18GC1_REG_ST                                                            SYS_GET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_ST)
#define SYS_SET_UART2TX_GPIO82_VCC18GC1_REG_ST(x)                                                         SYS_SET_REG32_BITS(SYS_UART2TX_GPIO82_VCC18GC1_REG_ST,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN                                                    SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN(x)                                                 SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PAD_OEX_EN,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL                                                   SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL(x)                                                SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PIN_MUX_SEL,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_DS0                                                           SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS0)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_DS0(x)                                                        SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS0,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_DS1                                                           SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS1)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_DS1(x)                                                        SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS1,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_DS2                                                           SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS2)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_DS2(x)                                                        SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS2,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_DS3                                                           SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS3)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_DS3(x)                                                        SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_DS3,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_PU                                                            SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PU)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_PU(x)                                                         SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PU,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_PD                                                            SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PD)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_PD(x)                                                         SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_PD,x)
#define SYS_GET_UART2RX_GPIO83_VCC18GC1_REG_ST                                                            SYS_GET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_ST)
#define SYS_SET_UART2RX_GPIO83_VCC18GC1_REG_ST(x)                                                         SYS_SET_REG32_BITS(SYS_UART2RX_GPIO83_VCC18GC1_REG_ST,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN                                         SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN(x)                                      SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PAD_OEX_EN,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL                                        SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL(x)                                     SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PIN_MUX_SEL,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0                                                SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS0,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1                                                SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS1,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2                                                SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS2,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3                                                SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_DS3,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU                                                 SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PU,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD                                                 SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_PD,x)
#define SYS_GET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST                                                 SYS_GET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST)
#define SYS_SET_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SCL_CLCII2CSCL_GPIO84_VCC18GC1_REG_ST,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN                                         SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN(x)                                      SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PAD_OEX_EN,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL                                        SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL(x)                                     SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PIN_MUX_SEL,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0                                                SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS0,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1                                                SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS1,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2                                                SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS2,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3                                                SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3(x)                                             SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_DS3,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU                                                 SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PU,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD                                                 SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_PD,x)
#define SYS_GET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST                                                 SYS_GET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST)
#define SYS_SET_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST(x)                                              SYS_SET_REG32_BITS(SYS_I2C4SDA_CLCII2CSDA_GPIO85_VCC18GC1_REG_ST,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN                                                      SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN(x)                                                   SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PAD_OEX_EN,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL                                                     SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PIN_MUX_SEL,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_DS0                                                             SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS0)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_DS0(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS0,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_DS1                                                             SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS1)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_DS1(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS1,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_DS2                                                             SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS2)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_DS2(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS2,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_DS3                                                             SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS3)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_DS3(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_DS3,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_PU                                                              SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PU)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_PU(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PU,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_PD                                                              SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PD)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_PD(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_PD,x)
#define SYS_GET_MCLK0_GPIO86_VCC18GC2_REG_ST                                                              SYS_GET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_ST)
#define SYS_SET_MCLK0_GPIO86_VCC18GC2_REG_ST(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK0_GPIO86_VCC18GC2_REG_ST,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN                                                      SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN(x)                                                   SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PAD_OEX_EN,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL                                                     SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PIN_MUX_SEL,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_DS0                                                             SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS0)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_DS0(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS0,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_DS1                                                             SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS1)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_DS1(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS1,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_DS2                                                             SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS2)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_DS2(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS2,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_DS3                                                             SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS3)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_DS3(x)                                                          SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_DS3,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_PU                                                              SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PU)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_PU(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PU,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_PD                                                              SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PD)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_PD(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_PD,x)
#define SYS_GET_MCLK1_GPIO87_VCC18GC2_REG_ST                                                              SYS_GET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_ST)
#define SYS_SET_MCLK1_GPIO87_VCC18GC2_REG_ST(x)                                                           SYS_SET_REG32_BITS(SYS_MCLK1_GPIO87_VCC18GC2_REG_ST,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN                                             SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN(x)                                          SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PAD_OEX_EN,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL                                            SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL(x)                                         SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PIN_MUX_SEL,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0                                                    SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS0,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1                                                    SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS1,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2                                                    SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS2,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3                                                    SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_DS3,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU                                                     SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PU,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD                                                     SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_PD,x)
#define SYS_GET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST                                                     SYS_GET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST)
#define SYS_SET_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK2_UART2RTS_GPIO88_VCC18GC2_REG_ST,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN                                             SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN(x)                                          SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PAD_OEX_EN,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL                                            SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL(x)                                         SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PIN_MUX_SEL,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0                                                    SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS0,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1                                                    SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS1,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2                                                    SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS2,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3                                                    SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3(x)                                                 SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_DS3,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU                                                     SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PU,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD                                                     SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_PD,x)
#define SYS_GET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST                                                     SYS_GET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST)
#define SYS_SET_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST(x)                                                  SYS_SET_REG32_BITS(SYS_MCLK3_UART2CTS_GPIO89_VCC18GC2_REG_ST,x)
#define SYS_GET_MS_REG_GRPA1                                                                              SYS_GET_REG32_BITS(SYS_MS_REG_GRPA1)
#define SYS_SET_MS_REG_GRPA1(x)                                                                           SYS_SET_REG32_BITS(SYS_MS_REG_GRPA1,x)
#define SYS_GET_RTE_REG_GRPA1                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPA1)
#define SYS_SET_RTE_REG_GRPA1(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPA1,x)
#define SYS_GET_MS_REG_GRPA2                                                                              SYS_GET_REG32_BITS(SYS_MS_REG_GRPA2)
#define SYS_SET_MS_REG_GRPA2(x)                                                                           SYS_SET_REG32_BITS(SYS_MS_REG_GRPA2,x)
#define SYS_GET_RTE_REG_GRPA2                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPA2)
#define SYS_SET_RTE_REG_GRPA2(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPA2,x)
#define SYS_GET_MS_REG_GRPA3                                                                              SYS_GET_REG32_BITS(SYS_MS_REG_GRPA3)
#define SYS_SET_MS_REG_GRPA3(x)                                                                           SYS_SET_REG32_BITS(SYS_MS_REG_GRPA3,x)
#define SYS_GET_RTE_REG_GRPA3                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPA3)
#define SYS_SET_RTE_REG_GRPA3(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPA3,x)
#define SYS_GET_DPLL_USE_INITIAL_CFG                                                                      SYS_GET_REG32_BITS(SYS_DPLL_USE_INITIAL_CFG)
#define SYS_SET_DPLL_USE_INITIAL_CFG(x)                                                                   SYS_SET_REG32_BITS(SYS_DPLL_USE_INITIAL_CFG,x)
#define SYS_GET_DPLL_FAST_MODE                                                                            SYS_GET_REG32_BITS(SYS_DPLL_FAST_MODE)
#define SYS_SET_DPLL_FAST_MODE(x)                                                                         SYS_SET_REG32_BITS(SYS_DPLL_FAST_MODE,x)
#define SYS_GET_MS1_REG_GRPB1                                                                             SYS_GET_REG32_BITS(SYS_MS1_REG_GRPB1)
#define SYS_SET_MS1_REG_GRPB1(x)                                                                          SYS_SET_REG32_BITS(SYS_MS1_REG_GRPB1,x)
#define SYS_GET_MS2_REG_GRPB1                                                                             SYS_GET_REG32_BITS(SYS_MS2_REG_GRPB1)
#define SYS_SET_MS2_REG_GRPB1(x)                                                                          SYS_SET_REG32_BITS(SYS_MS2_REG_GRPB1,x)
#define SYS_GET_RTE_REG_GRPB1                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPB1)
#define SYS_SET_RTE_REG_GRPB1(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPB1,x)
#define SYS_GET_MS1_REG_GRPB2                                                                             SYS_GET_REG32_BITS(SYS_MS1_REG_GRPB2)
#define SYS_SET_MS1_REG_GRPB2(x)                                                                          SYS_SET_REG32_BITS(SYS_MS1_REG_GRPB2,x)
#define SYS_GET_MS2_REG_GRPB2                                                                             SYS_GET_REG32_BITS(SYS_MS2_REG_GRPB2)
#define SYS_SET_MS2_REG_GRPB2(x)                                                                          SYS_SET_REG32_BITS(SYS_MS2_REG_GRPB2,x)
#define SYS_GET_RTE_REG_GRPB2                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPB2)
#define SYS_SET_RTE_REG_GRPB2(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPB2,x)
#define SYS_GET_MS1_REG_GRPB3                                                                             SYS_GET_REG32_BITS(SYS_MS1_REG_GRPB3)
#define SYS_SET_MS1_REG_GRPB3(x)                                                                          SYS_SET_REG32_BITS(SYS_MS1_REG_GRPB3,x)
#define SYS_GET_MS2_REG_GRPB3                                                                             SYS_GET_REG32_BITS(SYS_MS2_REG_GRPB3)
#define SYS_SET_MS2_REG_GRPB3(x)                                                                          SYS_SET_REG32_BITS(SYS_MS2_REG_GRPB3,x)
#define SYS_GET_RTE_REG_GRPB3                                                                             SYS_GET_REG32_BITS(SYS_RTE_REG_GRPB3)
#define SYS_SET_RTE_REG_GRPB3(x)                                                                          SYS_SET_REG32_BITS(SYS_RTE_REG_GRPB3,x)
#define SYS_GET_DPLL_DSKEWCALCNT                                                                          SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALCNT)
#define SYS_SET_DPLL_DSKEWCALCNT(x)                                                                       SYS_SET_REG32_BITS(SYS_DPLL_DSKEWCALCNT,x)
#define SYS_GET_DPLL_DSKEWCALEN                                                                           SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALEN)
#define SYS_SET_DPLL_DSKEWCALEN(x)                                                                        SYS_SET_REG32_BITS(SYS_DPLL_DSKEWCALEN,x)
#define SYS_GET_DPLL_DSKEWCALIN                                                                           SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALIN)
#define SYS_SET_DPLL_DSKEWCALIN(x)                                                                        SYS_SET_REG32_BITS(SYS_DPLL_DSKEWCALIN,x)
#define SYS_GET_DPLL_DSKEWFASTCAL                                                                         SYS_GET_REG32_BITS(SYS_DPLL_DSKEWFASTCAL)
#define SYS_SET_DPLL_DSKEWFASTCAL(x)                                                                      SYS_SET_REG32_BITS(SYS_DPLL_DSKEWFASTCAL,x)
#define SYS_GET_DPLL_DSKEWCALBYP                                                                          SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALBYP)
#define SYS_SET_DPLL_DSKEWCALBYP(x)                                                                       SYS_SET_REG32_BITS(SYS_DPLL_DSKEWCALBYP,x)
#define SYS_GET_DPLL_DSKEWCALLOCK                                                                         SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALLOCK)
#define SYS_GET_DPLL_DSKEWCALLOCKCNT                                                                      SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALLOCKCNT)
#define SYS_GET_DPLL_DSKEWCALOUT                                                                          SYS_GET_REG32_BITS(SYS_DPLL_DSKEWCALOUT)
#define SYS_GET_VPLL_REFDIV                                                                               SYS_GET_REG32_BITS(SYS_VPLL_REFDIV)
#define SYS_SET_VPLL_REFDIV(x)                                                                            SYS_SET_REG32_BITS(SYS_VPLL_REFDIV,x)
#define SYS_GET_VPLL_POSTDIV1                                                                             SYS_GET_REG32_BITS(SYS_VPLL_POSTDIV1)
#define SYS_SET_VPLL_POSTDIV1(x)                                                                          SYS_SET_REG32_BITS(SYS_VPLL_POSTDIV1,x)
#define SYS_GET_VPLL_POSTDIV2                                                                             SYS_GET_REG32_BITS(SYS_VPLL_POSTDIV2)
#define SYS_SET_VPLL_POSTDIV2(x)                                                                          SYS_SET_REG32_BITS(SYS_VPLL_POSTDIV2,x)
#define SYS_GET_VPLL_FBDIV                                                                                SYS_GET_REG32_BITS(SYS_VPLL_FBDIV)
#define SYS_SET_VPLL_FBDIV(x)                                                                             SYS_SET_REG32_BITS(SYS_VPLL_FBDIV,x)
#define SYS_GET_REG_VPLL_CLK_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_VPLL_CLK_EN)
#define SYS_SET_REG_VPLL_CLK_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_VPLL_CLK_EN,x)
#define SYS_GET_REG_VPLL_CLKEN_MUX_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_VPLL_CLKEN_MUX_SEL)
#define SYS_SET_REG_VPLL_CLKEN_MUX_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_VPLL_CLKEN_MUX_SEL,x)
#define SYS_GET_VPLL_DSMEN                                                                                SYS_GET_REG32_BITS(SYS_VPLL_DSMEN)
#define SYS_SET_VPLL_DSMEN(x)                                                                             SYS_SET_REG32_BITS(SYS_VPLL_DSMEN,x)
#define SYS_GET_VPLL_FOUTPOSTDIVEN                                                                        SYS_GET_REG32_BITS(SYS_VPLL_FOUTPOSTDIVEN)
#define SYS_SET_VPLL_FOUTPOSTDIVEN(x)                                                                     SYS_SET_REG32_BITS(SYS_VPLL_FOUTPOSTDIVEN,x)
#define SYS_GET_VPLL_DACEN                                                                                SYS_GET_REG32_BITS(SYS_VPLL_DACEN)
#define SYS_SET_VPLL_DACEN(x)                                                                             SYS_SET_REG32_BITS(SYS_VPLL_DACEN,x)
#define SYS_GET_VPLL_BYPASS                                                                               SYS_GET_REG32_BITS(SYS_VPLL_BYPASS)
#define SYS_SET_VPLL_BYPASS(x)                                                                            SYS_SET_REG32_BITS(SYS_VPLL_BYPASS,x)
#define SYS_GET_VPLL_USE_INITIAL_CFG                                                                      SYS_GET_REG32_BITS(SYS_VPLL_USE_INITIAL_CFG)
#define SYS_SET_VPLL_USE_INITIAL_CFG(x)                                                                   SYS_SET_REG32_BITS(SYS_VPLL_USE_INITIAL_CFG,x)
#define SYS_GET_VPLL_FAST_MODE                                                                            SYS_GET_REG32_BITS(SYS_VPLL_FAST_MODE)
#define SYS_SET_VPLL_FAST_MODE(x)                                                                         SYS_SET_REG32_BITS(SYS_VPLL_FAST_MODE,x)
#define SYS_GET_VPLL_DSKEWCALCNT                                                                          SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALCNT)
#define SYS_SET_VPLL_DSKEWCALCNT(x)                                                                       SYS_SET_REG32_BITS(SYS_VPLL_DSKEWCALCNT,x)
#define SYS_GET_VPLL_DSKEWCALEN                                                                           SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALEN)
#define SYS_SET_VPLL_DSKEWCALEN(x)                                                                        SYS_SET_REG32_BITS(SYS_VPLL_DSKEWCALEN,x)
#define SYS_GET_VPLL_DSKEWCALIN                                                                           SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALIN)
#define SYS_SET_VPLL_DSKEWCALIN(x)                                                                        SYS_SET_REG32_BITS(SYS_VPLL_DSKEWCALIN,x)
#define SYS_GET_VPLL_DSKEWFASTCAL                                                                         SYS_GET_REG32_BITS(SYS_VPLL_DSKEWFASTCAL)
#define SYS_SET_VPLL_DSKEWFASTCAL(x)                                                                      SYS_SET_REG32_BITS(SYS_VPLL_DSKEWFASTCAL,x)
#define SYS_GET_VPLL_DSKEWCALBYP                                                                          SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALBYP)
#define SYS_SET_VPLL_DSKEWCALBYP(x)                                                                       SYS_SET_REG32_BITS(SYS_VPLL_DSKEWCALBYP,x)
#define SYS_GET_REG_MPLL_CLK_EN                                                                           SYS_GET_REG32_BITS(SYS_REG_MPLL_CLK_EN)
#define SYS_SET_REG_MPLL_CLK_EN(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_MPLL_CLK_EN,x)
#define SYS_GET_REG_MPLL_CLKEN_MUX_SEL                                                                    SYS_GET_REG32_BITS(SYS_REG_MPLL_CLKEN_MUX_SEL)
#define SYS_SET_REG_MPLL_CLKEN_MUX_SEL(x)                                                                 SYS_SET_REG32_BITS(SYS_REG_MPLL_CLKEN_MUX_SEL,x)
#define SYS_GET_VPLL_DSKEWCALLOCK                                                                         SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALLOCK)
#define SYS_GET_VPLL_DSKEWCALLOCKCNT                                                                      SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALLOCKCNT)
#define SYS_GET_VPLL_DSKEWCALOUT                                                                          SYS_GET_REG32_BITS(SYS_VPLL_DSKEWCALOUT)
#define SYS_GET_CLCI_DSU_GPIO_IN                                                                          SYS_GET_REG32_BITS(SYS_CLCI_DSU_GPIO_IN)
#define SYS_SET_CLCI_DSU_GPIO_IN(x)                                                                       SYS_SET_REG32_BITS(SYS_CLCI_DSU_GPIO_IN,x)
#define SYS_GET_CLCI_DSU_GPIO_OUT                                                                         SYS_GET_REG32_BITS(SYS_CLCI_DSU_GPIO_OUT)
#define SYS_GET_REG_RO_DDR0_FREQ_CHANGE_REQ                                                               SYS_GET_REG32_BITS(SYS_REG_RO_DDR0_FREQ_CHANGE_REQ)
#define SYS_GET_REG_RO_DDR0_FREQ_CHANGE_REQ_TYPE                                                          SYS_GET_REG32_BITS(SYS_REG_RO_DDR0_FREQ_CHANGE_REQ_TYPE)
#define SYS_GET_REG_RO_DDR1_FREQ_CHANGE_REQ                                                               SYS_GET_REG32_BITS(SYS_REG_RO_DDR1_FREQ_CHANGE_REQ)
#define SYS_GET_REG_RO_DDR1_FREQ_CHANGE_REQ_TYPE                                                          SYS_GET_REG32_BITS(SYS_REG_RO_DDR1_FREQ_CHANGE_REQ_TYPE)
#define SYS_GET_REG_RO_EFUSE_TEST_MODE                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_EFUSE_TEST_MODE)
#define SYS_GET_REG_RO_EFUSE_TEST_TRIGGER_DONE                                                            SYS_GET_REG32_BITS(SYS_REG_RO_EFUSE_TEST_TRIGGER_DONE)
#define SYS_GET_REG_RO_PAD_BOOTMODE_AP                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_PAD_BOOTMODE_AP)
#define SYS_GET_REG_RO_PAD_BOOTMODE_LP                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_PAD_BOOTMODE_LP)
#define SYS_GET_REG_RW_BOOTMODE_AP                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_BOOTMODE_AP)
#define SYS_SET_REG_RW_BOOTMODE_AP(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_BOOTMODE_AP,x)
#define SYS_GET_REG_RW_BOOTMODE_LP                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_BOOTMODE_LP)
#define SYS_SET_REG_RW_BOOTMODE_LP(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_BOOTMODE_LP,x)
#define SYS_GET_REG_RW_ITL_ENABLE                                                                         SYS_GET_REG32_BITS(SYS_REG_RW_ITL_ENABLE)
#define SYS_SET_REG_RW_ITL_ENABLE(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_RW_ITL_ENABLE,x)
#define SYS_GET_REG_RW_ITL_SIZE                                                                           SYS_GET_REG32_BITS(SYS_REG_RW_ITL_SIZE)
#define SYS_SET_REG_RW_ITL_SIZE(x)                                                                        SYS_SET_REG32_BITS(SYS_REG_RW_ITL_SIZE,x)
#define SYS_GET_REG_RW_TOP_PM_SELECT                                                                      SYS_GET_REG32_BITS(SYS_REG_RW_TOP_PM_SELECT)
#define SYS_SET_REG_RW_TOP_PM_SELECT(x)                                                                   SYS_SET_REG32_BITS(SYS_REG_RW_TOP_PM_SELECT,x)
#define SYS_GET_REG_RW_TOP_PM_START                                                                       SYS_GET_REG32_BITS(SYS_REG_RW_TOP_PM_START)
#define SYS_SET_REG_RW_TOP_PM_START(x)                                                                    SYS_SET_REG32_BITS(SYS_REG_RW_TOP_PM_START,x)
#define SYS_GET_REG_RW_DBG_MUX_SEL                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_DBG_MUX_SEL)
#define SYS_SET_REG_RW_DBG_MUX_SEL(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_DBG_MUX_SEL,x)
#define SYS_GET_REG_RW_PMU_DBG_SEL                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_PMU_DBG_SEL)
#define SYS_SET_REG_RW_PMU_DBG_SEL(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_PMU_DBG_SEL,x)
#define SYS_GET_REG_RW_DDR0_NSLEEP                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_DDR0_NSLEEP)
#define SYS_SET_REG_RW_DDR0_NSLEEP(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_DDR0_NSLEEP,x)
#define SYS_GET_REG_RW_DDR0_NSLEEP_CTRL_SEL                                                               SYS_GET_REG32_BITS(SYS_REG_RW_DDR0_NSLEEP_CTRL_SEL)
#define SYS_SET_REG_RW_DDR0_NSLEEP_CTRL_SEL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_RW_DDR0_NSLEEP_CTRL_SEL,x)
#define SYS_GET_REG_RW_DDR1_NSLEEP                                                                        SYS_GET_REG32_BITS(SYS_REG_RW_DDR1_NSLEEP)
#define SYS_SET_REG_RW_DDR1_NSLEEP(x)                                                                     SYS_SET_REG32_BITS(SYS_REG_RW_DDR1_NSLEEP,x)
#define SYS_GET_REG_RW_DDR1_NSLEEP_CTRL_SEL                                                               SYS_GET_REG32_BITS(SYS_REG_RW_DDR1_NSLEEP_CTRL_SEL)
#define SYS_SET_REG_RW_DDR1_NSLEEP_CTRL_SEL(x)                                                            SYS_SET_REG32_BITS(SYS_REG_RW_DDR1_NSLEEP_CTRL_SEL,x)
#define SYS_GET_REG_RO_DDR0_NSLEEP_ACK                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_DDR0_NSLEEP_ACK)
#define SYS_GET_REG_RO_DDR1_NSLEEP_ACK                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_DDR1_NSLEEP_ACK)
#define SYS_GET_REG_RW_VD_AP_NISO                                                                         SYS_GET_REG32_BITS(SYS_REG_RW_VD_AP_NISO)
#define SYS_SET_REG_RW_VD_AP_NISO(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_RW_VD_AP_NISO,x)
#define SYS_GET_REG_RW_VD_NP_NISO                                                                         SYS_GET_REG32_BITS(SYS_REG_RW_VD_NP_NISO)
#define SYS_SET_REG_RW_VD_NP_NISO(x)                                                                      SYS_SET_REG32_BITS(SYS_REG_RW_VD_NP_NISO,x)
#define SYS_GET_REG_RO_CHIP_NAME                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_CHIP_NAME)
#define SYS_GET_REG_RO_IS_ASIC                                                                            SYS_GET_REG32_BITS(SYS_REG_RO_IS_ASIC)
#define SYS_GET_REG_RO_TAPE_OUT_NUM                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_TAPE_OUT_NUM)
#define SYS_GET_REG_RO_MILESTONE                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_MILESTONE)
#define SYS_GET_REG_RO_VERSION                                                                            SYS_GET_REG32_BITS(SYS_REG_RO_VERSION)
#define SYS_GET_REG_RO_REVERSION                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_REVERSION)
#define SYS_GET_REG_RO_AP_SYS_VERSION                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_AP_SYS_VERSION)
#define SYS_GET_REG_RO_LP_SYS_VERSION                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_LP_SYS_VERSION)
#define SYS_GET_REG_RO_PERI0_SYS_VERSION                                                                  SYS_GET_REG32_BITS(SYS_REG_RO_PERI0_SYS_VERSION)
#define SYS_GET_REG_RO_PERI1_SYS_VERSION                                                                  SYS_GET_REG32_BITS(SYS_REG_RO_PERI1_SYS_VERSION)
#define SYS_GET_REG_RO_DDR_SYS_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_DDR_SYS_VERSION)
#define SYS_GET_REG_RO_NPU_SYS_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_NPU_SYS_VERSION)
#define SYS_GET_REG_RO_VPU_SYS_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_VPU_SYS_VERSION)
#define SYS_GET_REG_RO_GPU_SYS_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_GPU_SYS_VERSION)
#define SYS_GET_REG_RO_ADC_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_ADC_VERSION)
#define SYS_GET_REG_RO_APB_SYNC_VERSION                                                                   SYS_GET_REG32_BITS(SYS_REG_RO_APB_SYNC_VERSION)
#define SYS_GET_REG_RO_BOOT_ROM_VERSION                                                                   SYS_GET_REG32_BITS(SYS_REG_RO_BOOT_ROM_VERSION)
#define SYS_GET_REG_RO_BOOT_SPI_VERSION                                                                   SYS_GET_REG32_BITS(SYS_REG_RO_BOOT_SPI_VERSION)
#define SYS_GET_REG_RO_CLCI_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_CLCI_VERSION)
#define SYS_GET_REG_RO_CM3_ICACHE_VERSION                                                                 SYS_GET_REG32_BITS(SYS_REG_RO_CM3_ICACHE_VERSION)
#define SYS_GET_REG_RO_CORTEX_M3_VERSION                                                                  SYS_GET_REG32_BITS(SYS_REG_RO_CORTEX_M3_VERSION)
#define SYS_GET_REG_RO_CPU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_CPU_VERSION)
#define SYS_GET_REG_RO_DAPLITE_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_DAPLITE_VERSION)
#define SYS_GET_REG_RO_DC_VERSION                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_DC_VERSION)
#define SYS_GET_REG_RO_DDRCTRL_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_DDRCTRL_VERSION)
#define SYS_GET_REG_RO_DMAC_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_DMAC_VERSION)
#define SYS_GET_REG_RO_DWP_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_DWP_VERSION)
#define SYS_GET_REG_RO_EFUSE_VERSION                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_EFUSE_VERSION)
#define SYS_GET_REG_RO_EFUSE_CTRL_VERSION                                                                 SYS_GET_REG32_BITS(SYS_REG_RO_EFUSE_CTRL_VERSION)
#define SYS_GET_REG_RO_EMMC_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_EMMC_VERSION)
#define SYS_GET_REG_RO_EMMC51_VERSION                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_EMMC51_VERSION)
#define SYS_GET_REG_RO_GENERIC_TIMER_VERSION                                                              SYS_GET_REG32_BITS(SYS_REG_RO_GENERIC_TIMER_VERSION)
#define SYS_GET_REG_RO_GIC_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_GIC_VERSION)
#define SYS_GET_REG_RO_GMAC_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_GMAC_VERSION)
#define SYS_GET_REG_RO_GPIO_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_GPIO_VERSION)
#define SYS_GET_REG_RO_GPU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_GPU_VERSION)
#define SYS_GET_REG_RO_I2C_MST_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_I2C_MST_VERSION)
#define SYS_GET_REG_RO_I2C_WO_VERSION                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_I2C_WO_VERSION)
#define SYS_GET_REG_RO_I2S_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_I2S_VERSION)
#define SYS_GET_REG_RO_IDMA_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_IDMA_VERSION)
#define SYS_GET_REG_RO_ISP_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_ISP_VERSION)
#define SYS_GET_REG_RO_LP_DMAC_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_LP_DMAC_VERSION)
#define SYS_GET_REG_RO_M3_BOOT_ROM_VERSION                                                                SYS_GET_REG32_BITS(SYS_REG_RO_M3_BOOT_ROM_VERSION)
#define SYS_GET_REG_RO_MAILBOX_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_MAILBOX_VERSION)
#define SYS_GET_REG_RO_MIPI_RX_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_MIPI_RX_VERSION)
#define SYS_GET_REG_RO_MIPI_TX_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_MIPI_TX_VERSION)
#define SYS_GET_REG_RO_MST_SPI_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_MST_SPI_VERSION)
#define SYS_GET_REG_RO_NPU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_NPU_VERSION)
#define SYS_GET_REG_RO_PDM_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_PDM_VERSION)
#define SYS_GET_REG_RO_PKA_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_PKA_VERSION)
#define SYS_GET_REG_RO_PMON_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_PMON_VERSION)
#define SYS_GET_REG_RO_PMU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_PMU_VERSION)
#define SYS_GET_REG_RO_PPU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_PPU_VERSION)
#define SYS_GET_REG_RO_PROCESS_MONITOR_VERSION                                                            SYS_GET_REG32_BITS(SYS_REG_RO_PROCESS_MONITOR_VERSION)
#define SYS_GET_REG_RO_PWM_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_PWM_VERSION)
#define SYS_GET_REG_RO_ROT_RAW_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_ROT_RAW_VERSION)
#define SYS_GET_REG_RO_ROT_YUV_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_ROT_YUV_VERSION)
#define SYS_GET_REG_RO_RTC_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_RTC_VERSION)
#define SYS_GET_REG_RO_SLV_SPI_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_SLV_SPI_VERSION)
#define SYS_GET_REG_RO_SPACC_VERSION                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_SPACC_VERSION)
#define SYS_GET_REG_RO_SYS_RAM_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_SYS_RAM_VERSION)
#define SYS_GET_REG_RO_SYSCTRL_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_SYSCTRL_VERSION)
#define SYS_GET_REG_RO_TIMERX2_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_TIMERX2_VERSION)
#define SYS_GET_REG_RO_TIMERX6_VERSION                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_TIMERX6_VERSION)
#define SYS_GET_REG_RO_UART_VERSION                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_UART_VERSION)
#define SYS_GET_REG_RO_USB_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_USB_VERSION)
#define SYS_GET_REG_RO_VAD_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_VAD_VERSION)
#define SYS_GET_REG_RO_VPU_VERSION                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_VPU_VERSION)
#define SYS_GET_REG_RO_AP_SYS_EXIST                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_AP_SYS_EXIST)
#define SYS_GET_REG_RO_CPU_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_CPU_EXIST)
#define SYS_GET_REG_RO_DAPLITE_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_DAPLITE_EXIST)
#define SYS_GET_REG_RO_DMAC_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_DMAC_EXIST)
#define SYS_GET_REG_RO_GIC_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_GIC_EXIST)
#define SYS_GET_REG_RO_TIMERX6_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_TIMERX6_EXIST)
#define SYS_GET_REG_RO_WDT1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_WDT1_EXIST)
#define SYS_GET_REG_RO_BOOT_ROM1_EXIST                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_BOOT_ROM1_EXIST)
#define SYS_GET_REG_RO_LP_SYS_EXIST                                                                       SYS_GET_REG32_BITS(SYS_REG_RO_LP_SYS_EXIST)
#define SYS_GET_REG_RO_CORTEX_M3_EXIST                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_CORTEX_M3_EXIST)
#define SYS_GET_REG_RO_LP_DMAC_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_LP_DMAC_EXIST)
#define SYS_GET_REG_RO_M3_BOOT_ROM_EXIST                                                                  SYS_GET_REG32_BITS(SYS_REG_RO_M3_BOOT_ROM_EXIST)
#define SYS_GET_REG_RO_MAILBOX_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_MAILBOX_EXIST)
#define SYS_GET_REG_RO_VAD_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_VAD_EXIST)
#define SYS_GET_REG_RO_PDM0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM0_EXIST)
#define SYS_GET_REG_RO_PDM1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM1_EXIST)
#define SYS_GET_REG_RO_PDM2_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM2_EXIST)
#define SYS_GET_REG_RO_PDM3_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM3_EXIST)
#define SYS_GET_REG_RO_I2S0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2S0_EXIST)
#define SYS_GET_REG_RO_TIMERX2_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_TIMERX2_EXIST)
#define SYS_GET_REG_RO_I2C0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C0_EXIST)
#define SYS_GET_REG_RO_UART0_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART0_EXIST)
#define SYS_GET_REG_RO_WDT0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_WDT0_EXIST)
#define SYS_GET_REG_RO_PERI0_SYS_EXIST                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_PERI0_SYS_EXIST)
#define SYS_GET_REG_RO_EMMC0_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_EMMC0_EXIST)
#define SYS_GET_REG_RO_EMMC1_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_EMMC1_EXIST)
#define SYS_GET_REG_RO_SDIO2_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_SDIO2_EXIST)
#define SYS_GET_REG_RO_GPIO1_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_GPIO1_EXIST)
#define SYS_GET_REG_RO_GPIO2_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_GPIO2_EXIST)
#define SYS_GET_REG_RO_I2S1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2S1_EXIST)
#define SYS_GET_REG_RO_I2S2_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2S2_EXIST)
#define SYS_GET_REG_RO_BOOTSPI_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_BOOTSPI_EXIST)
#define SYS_GET_REG_RO_UART1_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART1_EXIST)
#define SYS_GET_REG_RO_UART2_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART2_EXIST)
#define SYS_GET_REG_RO_I2C1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C1_EXIST)
#define SYS_GET_REG_RO_I2C2_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C2_EXIST)
#define SYS_GET_REG_RO_I2C3_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C3_EXIST)
#define SYS_GET_REG_RO_I2C4_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C4_EXIST)
#define SYS_GET_REG_RO_PWM0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM0_EXIST)
#define SYS_GET_REG_RO_PDM4_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM4_EXIST)
#define SYS_GET_REG_RO_PDM5_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PDM5_EXIST)
#define SYS_GET_REG_RO_PERI1_SYS_EXIST                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_PERI1_SYS_EXIST)
#define SYS_GET_REG_RO_GMAC_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_GMAC_EXIST)
#define SYS_GET_REG_RO_USB_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_USB_EXIST)
#define SYS_GET_REG_RO_SPACC_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_SPACC_EXIST)
#define SYS_GET_REG_RO_PKA_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_PKA_EXIST)
#define SYS_GET_REG_RO_MST_SPI0_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_MST_SPI0_EXIST)
#define SYS_GET_REG_RO_MST_SPI1_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_MST_SPI1_EXIST)
#define SYS_GET_REG_RO_MST_SPI2_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_MST_SPI2_EXIST)
#define SYS_GET_REG_RO_SLV_SPI_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_SLV_SPI_EXIST)
#define SYS_GET_REG_RO_PWM1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM1_EXIST)
#define SYS_GET_REG_RO_PWM2_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM2_EXIST)
#define SYS_GET_REG_RO_PWM3_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM3_EXIST)
#define SYS_GET_REG_RO_PWM4_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM4_EXIST)
#define SYS_GET_REG_RO_PWM5_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM5_EXIST)
#define SYS_GET_REG_RO_PWM6_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM6_EXIST)
#define SYS_GET_REG_RO_PWM7_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_PWM7_EXIST)
#define SYS_GET_REG_RO_EFUSE_CTRL_EXIST                                                                   SYS_GET_REG32_BITS(SYS_REG_RO_EFUSE_CTRL_EXIST)
#define SYS_GET_REG_RO_UART3_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART3_EXIST)
#define SYS_GET_REG_RO_UART4_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART4_EXIST)
#define SYS_GET_REG_RO_UART5_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART5_EXIST)
#define SYS_GET_REG_RO_UART6_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART6_EXIST)
#define SYS_GET_REG_RO_UART7_EXIST                                                                        SYS_GET_REG32_BITS(SYS_REG_RO_UART7_EXIST)
#define SYS_GET_REG_RO_I2C5_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C5_EXIST)
#define SYS_GET_REG_RO_I2C6_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2C6_EXIST)
#define SYS_GET_REG_RO_I2S3_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_I2S3_EXIST)
#define SYS_GET_REG_RO_IMAGE_SYS_EXIST                                                                    SYS_GET_REG32_BITS(SYS_REG_RO_IMAGE_SYS_EXIST)
#define SYS_GET_REG_RO_ISP_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_ISP_EXIST)
#define SYS_GET_REG_RO_DWP_EXIST                                                                          SYS_GET_REG32_BITS(SYS_REG_RO_DWP_EXIST)
#define SYS_GET_REG_RO_LCDC_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_LCDC_EXIST)
#define SYS_GET_REG_RO_IDMA_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_IDMA_EXIST)
#define SYS_GET_REG_RO_ROT_RAW_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_ROT_RAW_EXIST)
#define SYS_GET_REG_RO_ROT_YUV_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_ROT_YUV_EXIST)
#define SYS_GET_REG_RO_MIPI_RX0_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_MIPI_RX0_EXIST)
#define SYS_GET_REG_RO_MIPI_RX1_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_MIPI_RX1_EXIST)
#define SYS_GET_REG_RO_MIPI_TX_EXIST                                                                      SYS_GET_REG32_BITS(SYS_REG_RO_MIPI_TX_EXIST)
#define SYS_GET_REG_RO_NPU0_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_NPU0_EXIST)
#define SYS_GET_REG_RO_NPU1_EXIST                                                                         SYS_GET_REG32_BITS(SYS_REG_RO_NPU1_EXIST)
#define SYS_GET_REG_RO_DDR0_SYS_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_DDR0_SYS_EXIST)
#define SYS_GET_REG_RO_DDR1_SYS_EXIST                                                                     SYS_GET_REG32_BITS(SYS_REG_RO_DDR1_SYS_EXIST)

////////////////////////////////////////////////////////////////
// reg group                                                  //
////////////////////////////////////////////////////////////////
#define SYS_PLL_REG_ADDR    (SYS_BASE+0x0)
#define SYS_CLOCK_REG_ADDR  (SYS_BASE+0x100)
#define SYS_RESET_REG_ADDR  (SYS_BASE+0x400)
#define SYS_PINMUX_REG_ADDR (SYS_BASE+0x800)
#define SYS_CLCI_ADDR       (SYS_BASE+0xc00)
#define SYS_DDR0_ADDR       (SYS_BASE+0xc04)
#define SYS_DDR1_ADDR       (SYS_BASE+0xc08)
#define SYS_EFUSE_ADDR      (SYS_BASE+0xc0c)
#define SYS_BOOTMODE_ADDR   (SYS_BASE+0xc10)
#define SYS_PMU_CLCI_ADDR   (SYS_BASE+0xc14)
#define SYS_ITL_ADDR        (SYS_BASE+0xc18)
#define SYS_PM_ADDR         (SYS_BASE+0xc1c)
#define SYS_PM_RO_ADDR      (SYS_BASE+0xc20)
#define SYS_DBG_MUX_ADDR    (SYS_BASE+0xc2c)
#define SYS_DDR_PMU_ADDR    (SYS_BASE+0xc30)
#define SYS_ISO_ADDR        (SYS_BASE+0xc3c)
#define SYS_VERSION_ADDR    (SYS_BASE+0xd00)
#define SYS_DEBUG_ADDR      (SYS_BASE+0xee0)

typedef struct {
    // 0x0
    uint32_t mpll_refdiv            :  6;  //  5 :  0
    uint32_t _reserved0             :  2;  //  7 :  6
    uint32_t mpll_postdiv1          :  3;  // 10 :  8
    uint32_t _reserved1             :  1;  // 11 : 11
    uint32_t mpll_postdiv2          :  3;  // 14 : 12
    uint32_t _reserved2             :  1;  // 15 : 15
    uint32_t mpll_fbdiv             : 12;  // 27 : 16
    uint32_t _reserved3             :  4;  // 31 : 28
    // 0x4
    uint32_t mpll_frac;
    // 0x8
    uint32_t mpll_pllen;
    // 0xc
    uint32_t reg_mpll_clk_en        :  1;  //  0 :  0
    uint32_t reg_mpll_clken_mux_sel :  1;  //  1 :  1
    uint32_t _reserved4             : 30;  // 31 :  2
    // 0x10
    uint32_t mpll_lock;
    // 0x14
    uint32_t mpll_dsmen             :  1;  //  0 :  0
    uint32_t mpll_foutpostdiven     :  1;  //  1 :  1
    uint32_t mpll_dacen             :  1;  //  2 :  2
    uint32_t mpll_bypass            :  1;  //  3 :  3
    uint32_t _reserved5             : 28;  // 31 :  4
    // 0x18
    uint32_t mpll_use_initial_cfg   :  1;  //  0 :  0
    uint32_t mpll_fast_mode         :  1;  //  1 :  1
    uint32_t _reserved6             : 30;  // 31 :  2
    // 0x1c
    uint32_t mpll_dskewcalcnt       :  3;  //  2 :  0
    uint32_t mpll_dskewcalen        :  1;  //  3 :  3
    uint32_t mpll_dskewcalin        : 12;  // 15 :  4
    uint32_t mpll_dskewfastcal      :  1;  // 16 : 16
    uint32_t _reserved7             : 14;  // 30 : 17
    uint32_t mpll_dskewcalbyp       :  1;  // 31 : 31
    // 0x20
    uint32_t mpll_dskewcallock      :  1;  //  0 :  0
    uint32_t _reserved8             :  3;  //  3 :  1
    uint32_t mpll_dskewcallockcnt   :  4;  //  7 :  4
    uint32_t _reserved9             :  8;  // 15 :  8
    uint32_t mpll_dskewcalout       : 12;  // 27 : 16
    uint32_t _reserved10            :  4;  // 31 : 28
    // 0x24
    uint32_t mpll_current_freq;
    // 0x28
    uint32_t npll_refdiv            :  6;  //  5 :  0
    uint32_t _reserved11            :  2;  //  7 :  6
    uint32_t npll_postdiv1          :  3;  // 10 :  8
    uint32_t _reserved12            :  1;  // 11 : 11
    uint32_t npll_postdiv2          :  3;  // 14 : 12
    uint32_t _reserved13            :  1;  // 15 : 15
    uint32_t npll_fbdiv             : 12;  // 27 : 16
    uint32_t _reserved14            :  4;  // 31 : 28
    // 0x2c
    uint32_t npll_frac;
    // 0x30
    uint32_t npll_pllen;
    // 0x34
    uint32_t reg_npll_clk_en        :  1;  //  0 :  0
    uint32_t reg_npll_clken_mux_sel :  1;  //  1 :  1
    uint32_t _reserved15            : 30;  // 31 :  2
    // 0x38
    uint32_t npll_lock;
    // 0x3c
    uint32_t npll_dsmen             :  1;  //  0 :  0
    uint32_t npll_foutpostdiven     :  1;  //  1 :  1
    uint32_t npll_dacen             :  1;  //  2 :  2
    uint32_t npll_bypass            :  1;  //  3 :  3
    uint32_t _reserved16            : 28;  // 31 :  4
    // 0x40
    uint32_t npll_use_initial_cfg   :  1;  //  0 :  0
    uint32_t npll_fast_mode         :  1;  //  1 :  1
    uint32_t _reserved17            : 30;  // 31 :  2
    // 0x44
    uint32_t npll_dskewcalcnt       :  3;  //  2 :  0
    uint32_t npll_dskewcalen        :  1;  //  3 :  3
    uint32_t npll_dskewcalin        : 12;  // 15 :  4
    uint32_t npll_dskewfastcal      :  1;  // 16 : 16
    uint32_t _reserved18            : 14;  // 30 : 17
    uint32_t npll_dskewcalbyp       :  1;  // 31 : 31
    // 0x48
    uint32_t npll_dskewcallock      :  1;  //  0 :  0
    uint32_t _reserved19            :  3;  //  3 :  1
    uint32_t npll_dskewcallockcnt   :  4;  //  7 :  4
    uint32_t _reserved20            :  8;  // 15 :  8
    uint32_t npll_dskewcalout       : 12;  // 27 : 16
    uint32_t _reserved21            :  4;  // 31 : 28
    // 0x4c
    uint32_t npll_current_freq;
    // 0x50
    uint32_t fpll_refdiv            :  6;  //  5 :  0
    uint32_t _reserved22            :  2;  //  7 :  6
    uint32_t fpll_postdiv1          :  3;  // 10 :  8
    uint32_t _reserved23            :  1;  // 11 : 11
    uint32_t fpll_postdiv2          :  3;  // 14 : 12
    uint32_t _reserved24            :  1;  // 15 : 15
    uint32_t fpll_fbdiv             : 12;  // 27 : 16
    uint32_t _reserved25            :  4;  // 31 : 28
    // 0x54
    uint32_t fpll_frac;
    // 0x58
    uint32_t fpll_pllen;
    // 0x5c
    uint32_t reg_fpll_clk_en        :  1;  //  0 :  0
    uint32_t reg_fpll_clken_mux_sel :  1;  //  1 :  1
    uint32_t _reserved26            : 30;  // 31 :  2
    // 0x60
    uint32_t fpll_lock;
    // 0x64
    uint32_t fpll_dsmen             :  1;  //  0 :  0
    uint32_t fpll_foutpostdiven     :  1;  //  1 :  1
    uint32_t fpll_dacen             :  1;  //  2 :  2
    uint32_t fpll_bypass            :  1;  //  3 :  3
    uint32_t _reserved27            : 28;  // 31 :  4
    // 0x68
    uint32_t fpll_use_initial_cfg   :  1;  //  0 :  0
    uint32_t fpll_fast_mode         :  1;  //  1 :  1
    uint32_t _reserved28            : 30;  // 31 :  2
    // 0x6c
    uint32_t fpll_dskewcalcnt       :  3;  //  2 :  0
    uint32_t fpll_dskewcalen        :  1;  //  3 :  3
    uint32_t fpll_dskewcalin        : 12;  // 15 :  4
    uint32_t fpll_dskewfastcal      :  1;  // 16 : 16
    uint32_t _reserved29            : 14;  // 30 : 17
    uint32_t fpll_dskewcalbyp       :  1;  // 31 : 31
    // 0x70
    uint32_t fpll_dskewcallock      :  1;  //  0 :  0
    uint32_t _reserved30            :  3;  //  3 :  1
    uint32_t fpll_dskewcallockcnt   :  4;  //  7 :  4
    uint32_t _reserved31            :  8;  // 15 :  8
    uint32_t fpll_dskewcalout       : 12;  // 27 : 16
    uint32_t _reserved32            :  4;  // 31 : 28
    // 0x74
    uint32_t fpll_current_freq;
    // 0x78
    uint32_t dpll_refdiv            :  6;  //  5 :  0
    uint32_t _reserved33            :  2;  //  7 :  6
    uint32_t dpll_postdiv1          :  3;  // 10 :  8
    uint32_t _reserved34            :  1;  // 11 : 11
    uint32_t dpll_postdiv2          :  3;  // 14 : 12
    uint32_t _reserved35            :  1;  // 15 : 15
    uint32_t dpll_fbdiv             : 12;  // 27 : 16
    uint32_t _reserved36            :  4;  // 31 : 28
    // 0x7c
    uint32_t dpll_frac;
    // 0x80
    uint32_t dpll_pllen;
    // 0x84
    uint32_t reg_dpll_clk_en        :  1;  //  0 :  0
    uint32_t reg_dpll_clken_mux_sel :  1;  //  1 :  1
    uint32_t _reserved37            : 30;  // 31 :  2
    // 0x88
    uint32_t dpll_lock;
    // 0x8c
    uint32_t dpll_dsmen             :  1;  //  0 :  0
    uint32_t dpll_foutpostdiven     :  1;  //  1 :  1
    uint32_t dpll_dacen             :  1;  //  2 :  2
    uint32_t dpll_bypass            :  1;  //  3 :  3
    uint32_t _reserved38            : 28;  // 31 :  4
    // 0x90
    uint32_t dpll_use_initial_cfg   :  1;  //  0 :  0
    uint32_t dpll_fast_mode         :  1;  //  1 :  1
    uint32_t _reserved39            : 30;  // 31 :  2
    // 0x94
    uint32_t dpll_dskewcalcnt       :  3;  //  2 :  0
    uint32_t dpll_dskewcalen        :  1;  //  3 :  3
    uint32_t dpll_dskewcalin        : 12;  // 15 :  4
    uint32_t dpll_dskewfastcal      :  1;  // 16 : 16
    uint32_t _reserved40            : 14;  // 30 : 17
    uint32_t dpll_dskewcalbyp       :  1;  // 31 : 31
    // 0x98
    uint32_t dpll_dskewcallock      :  1;  //  0 :  0
    uint32_t _reserved41            :  3;  //  3 :  1
    uint32_t dpll_dskewcallockcnt   :  4;  //  7 :  4
    uint32_t _reserved42            :  8;  // 15 :  8
    uint32_t dpll_dskewcalout       : 12;  // 27 : 16
    uint32_t _reserved43            :  4;  // 31 : 28
    // 0x9c
    uint32_t dpll_current_freq;
    // 0xa0
    uint32_t vpll_refdiv            :  6;  //  5 :  0
    uint32_t _reserved44            :  2;  //  7 :  6
    uint32_t vpll_postdiv1          :  3;  // 10 :  8
    uint32_t _reserved45            :  1;  // 11 : 11
    uint32_t vpll_postdiv2          :  3;  // 14 : 12
    uint32_t _reserved46            :  1;  // 15 : 15
    uint32_t vpll_fbdiv             : 12;  // 27 : 16
    uint32_t _reserved47            :  4;  // 31 : 28
    // 0xa4
    uint32_t vpll_frac;
    // 0xa8
    uint32_t vpll_pllen;
    // 0xac
    uint32_t reg_vpll_clk_en        :  1;  //  0 :  0
    uint32_t reg_vpll_clken_mux_sel :  1;  //  1 :  1
    uint32_t _reserved48            : 30;  // 31 :  2
    // 0xb0
    uint32_t vpll_lock;
    // 0xb4
    uint32_t vpll_dsmen             :  1;  //  0 :  0
    uint32_t vpll_foutpostdiven     :  1;  //  1 :  1
    uint32_t vpll_dacen             :  1;  //  2 :  2
    uint32_t vpll_bypass            :  1;  //  3 :  3
    uint32_t _reserved49            : 28;  // 31 :  4
    // 0xb8
    uint32_t vpll_use_initial_cfg   :  1;  //  0 :  0
    uint32_t vpll_fast_mode         :  1;  //  1 :  1
    uint32_t _reserved50            : 30;  // 31 :  2
    // 0xbc
    uint32_t vpll_dskewcalcnt       :  3;  //  2 :  0
    uint32_t vpll_dskewcalen        :  1;  //  3 :  3
    uint32_t vpll_dskewcalin        : 12;  // 15 :  4
    uint32_t vpll_dskewfastcal      :  1;  // 16 : 16
    uint32_t _reserved51            : 14;  // 30 : 17
    uint32_t vpll_dskewcalbyp       :  1;  // 31 : 31
    // 0xc0
    uint32_t vpll_dskewcallock      :  1;  //  0 :  0
    uint32_t _reserved52            :  3;  //  3 :  1
    uint32_t vpll_dskewcallockcnt   :  4;  //  7 :  4
    uint32_t _reserved53            :  8;  // 15 :  8
    uint32_t vpll_dskewcalout       : 12;  // 27 : 16
    uint32_t _reserved54            :  4;  // 31 : 28
    // 0xc4
    uint32_t vpll_current_freq;
} sys_pll_reg;

typedef struct {
    // 0x100
    uint32_t reg_clk_cfg_div0_en                     :  1;  //  0 :  0
    uint32_t reg_clk_cfg_div1_en                     :  1;  //  1 :  1
    uint32_t reg_clk_top_fab1_en                     :  1;  //  2 :  2
    uint32_t reg_clk_gpio_db_en                      :  1;  //  3 :  3
    uint32_t reg_clk_adc_en                          :  1;  //  4 :  4
    uint32_t reg_clk_pmu_en                          :  1;  //  5 :  5
    uint32_t reg_clk_gtimer_en                       :  1;  //  6 :  6
    uint32_t reg_clk_sensor0_en                      :  1;  //  7 :  7
    uint32_t reg_clk_sensor1_en                      :  1;  //  8 :  8
    uint32_t reg_clk_sensor2_en                      :  1;  //  9 :  9
    uint32_t reg_clk_sensor3_en                      :  1;  // 10 : 10
    uint32_t reg_clk_dphy_rx_esc_en                  :  1;  // 11 : 11
    uint32_t reg_clk_clci_cfg_en                     :  1;  // 12 : 12
    uint32_t reg_clk_dphy_cfg_en                     :  1;  // 13 : 13
    uint32_t reg_clk_dphy_bist_en                    :  1;  // 14 : 14
    uint32_t reg_clk_dphy_rx_ref_div0_en             :  1;  // 15 : 15
    uint32_t reg_clk_dphy_rx_ref_div1_en             :  1;  // 16 : 16
    uint32_t reg_clk_dphy_rx_ref_en                  :  1;  // 17 : 17
    uint32_t reg_clk_dphy_tx_ref_div0_en             :  1;  // 18 : 18
    uint32_t reg_clk_dphy_tx_ref_div1_en             :  1;  // 19 : 19
    uint32_t reg_clk_dphy_tx_ref_en                  :  1;  // 20 : 20
    uint32_t reg_clk_lp_cfg_en                       :  1;  // 21 : 21
    uint32_t reg_clk_lp_axi_div0_en                  :  1;  // 22 : 22
    uint32_t reg_clk_lp_axi_div1_en                  :  1;  // 23 : 23
    uint32_t reg_clk_lp_axi_en                       :  1;  // 24 : 24
    uint32_t reg_clk_i2s_lp_en                       :  1;  // 25 : 25
    uint32_t reg_clk_uart_lp_en                      :  1;  // 26 : 26
    uint32_t reg_clk_i2c_lp_en                       :  1;  // 27 : 27
    uint32_t reg_clk_pdm_lp_en                       :  1;  // 28 : 28
    uint32_t reg_clk_timer0_en                       :  1;  // 29 : 29
    uint32_t reg_clk_ap_cfg_en                       :  1;  // 30 : 30
    uint32_t reg_clk_cpu_core0_div0_en               :  1;  // 31 : 31
    // 0x104
    uint32_t reg_clk_cpu_core0_div1_en               :  1;  //  0 :  0
    uint32_t reg_clk_cpu_core0_en                    :  1;  //  1 :  1
    uint32_t reg_clk_cpu_core1_div0_en               :  1;  //  2 :  2
    uint32_t reg_clk_cpu_core1_div1_en               :  1;  //  3 :  3
    uint32_t reg_clk_cpu_core1_en                    :  1;  //  4 :  4
    uint32_t reg_clk_cpu_core2_div0_en               :  1;  //  5 :  5
    uint32_t reg_clk_cpu_core2_div1_en               :  1;  //  6 :  6
    uint32_t reg_clk_cpu_core2_en                    :  1;  //  7 :  7
    uint32_t reg_clk_cpu_core3_div0_en               :  1;  //  8 :  8
    uint32_t reg_clk_cpu_core3_div1_en               :  1;  //  9 :  9
    uint32_t reg_clk_cpu_core3_en                    :  1;  // 10 : 10
    uint32_t reg_clk_cpu_ace_div0_en                 :  1;  // 11 : 11
    uint32_t reg_clk_cpu_ace_div1_en                 :  1;  // 12 : 12
    uint32_t reg_clk_cpu_ace_en                      :  1;  // 13 : 13
    uint32_t reg_clk_cpu_peri_div0_en                :  1;  // 14 : 14
    uint32_t reg_clk_cpu_peri_div1_en                :  1;  // 15 : 15
    uint32_t reg_clk_cpu_peri_en                     :  1;  // 16 : 16
    uint32_t reg_clk_cpu_atb_div0_en                 :  1;  // 17 : 17
    uint32_t reg_clk_cpu_atb_div1_en                 :  1;  // 18 : 18
    uint32_t reg_clk_cpu_atb_en                      :  1;  // 19 : 19
    uint32_t reg_clk_cpu_gic_div0_en                 :  1;  // 20 : 20
    uint32_t reg_clk_cpu_gic_div1_en                 :  1;  // 21 : 21
    uint32_t reg_clk_cpu_gic_en                      :  1;  // 22 : 22
    uint32_t reg_clk_ap_ddr_div0_en                  :  1;  // 23 : 23
    uint32_t reg_clk_ap_ddr_div1_en                  :  1;  // 24 : 24
    uint32_t reg_clk_ap_ddr_en                       :  1;  // 25 : 25
    uint32_t reg_clk_gtimer_ap_en                    :  1;  // 26 : 26
    uint32_t reg_clk_timer1_en                       :  1;  // 27 : 27
    uint32_t reg_clk_ddr0_cfg_en                     :  1;  // 28 : 28
    uint32_t reg_clk_ddrctrl0_en                     :  1;  // 29 : 29
    uint32_t reg_clk_top_fab1_ddr0_en                :  1;  // 30 : 30
    uint32_t reg_clk_ap_ddr_ddr0_en                  :  1;  // 31 : 31
    // 0x108
    uint32_t reg_clk_gpu_ddr0_en                     :  1;  //  0 :  0
    uint32_t reg_clk_image_axi_ddr0_en               :  1;  //  1 :  1
    uint32_t reg_clk_isp_axi_ddr0_en                 :  1;  //  2 :  2
    uint32_t reg_clk_npu0_ddr0_en                    :  1;  //  3 :  3
    uint32_t reg_clk_npu1_ddr0_en                    :  1;  //  4 :  4
    uint32_t reg_clk_ddr1_cfg_en                     :  1;  //  5 :  5
    uint32_t reg_clk_ddrctrl1_en                     :  1;  //  6 :  6
    uint32_t reg_clk_top_fab1_ddr1_en                :  1;  //  7 :  7
    uint32_t reg_clk_ap_ddr_ddr1_en                  :  1;  //  8 :  8
    uint32_t reg_clk_gpu_ddr1_en                     :  1;  //  9 :  9
    uint32_t reg_clk_image_axi_ddr1_en               :  1;  // 10 : 10
    uint32_t reg_clk_isp_axi_ddr1_en                 :  1;  // 11 : 11
    uint32_t reg_clk_npu0_ddr1_en                    :  1;  // 12 : 12
    uint32_t reg_clk_npu1_ddr1_en                    :  1;  // 13 : 13
    uint32_t reg_clk_peri0_cfg_en                    :  1;  // 14 : 14
    uint32_t reg_clk_peri0_ddr_en                    :  1;  // 15 : 15
    uint32_t reg_clk_gpio_db_peri0_en                :  1;  // 16 : 16
    uint32_t reg_clk_i2c_peri0_en                    :  1;  // 17 : 17
    uint32_t reg_clk_uart_peri0_en                   :  1;  // 18 : 18
    uint32_t reg_clk_bootspi_div0_en                 :  1;  // 19 : 19
    uint32_t reg_clk_bootspi_div1_en                 :  1;  // 20 : 20
    uint32_t reg_clk_bootspi_en                      :  1;  // 21 : 21
    uint32_t reg_clk_pwm_peri0_en                    :  1;  // 22 : 22
    uint32_t reg_clk_i2s_peri0_en                    :  1;  // 23 : 23
    uint32_t reg_clk_pdm_peri0_en                    :  1;  // 24 : 24
    uint32_t reg_clk_peri1_cfg_en                    :  1;  // 25 : 25
    uint32_t reg_clk_peri1_ddr_en                    :  1;  // 26 : 26
    uint32_t reg_clk_spi_div0_en                     :  1;  // 27 : 27
    uint32_t reg_clk_spi_div1_en                     :  1;  // 28 : 28
    uint32_t reg_clk_spi_en                          :  1;  // 29 : 29
    uint32_t reg_clk_spi_slv_div0_en                 :  1;  // 30 : 30
    uint32_t reg_clk_spi_slv_div1_en                 :  1;  // 31 : 31
    // 0x10c
    uint32_t reg_clk_spi_slv_en                      :  1;  //  0 :  0
    uint32_t reg_clk_uart_peri1_en                   :  1;  //  1 :  1
    uint32_t reg_clk_usbctrl_suspend_en              :  1;  //  2 :  2
    uint32_t reg_clk_usbphy_ref_div0_en              :  1;  //  3 :  3
    uint32_t reg_clk_usbphy_ref_div1_en              :  1;  //  4 :  4
    uint32_t reg_clk_usbphy_ref_en                   :  1;  //  5 :  5
    uint32_t reg_clk_usbctrl_ref_div0_en             :  1;  //  6 :  6
    uint32_t reg_clk_usbctrl_ref_div1_en             :  1;  //  7 :  7
    uint32_t reg_clk_usbctrl_ref_en                  :  1;  //  8 :  8
    uint32_t reg_clk_spacc_en                        :  1;  //  9 :  9
    uint32_t reg_clk_efuse_en                        :  1;  // 10 : 10
    uint32_t reg_clk_emmc0_trf_div0_en               :  1;  // 11 : 11
    uint32_t reg_clk_emmc0_trf_div1_en               :  1;  // 12 : 12
    uint32_t reg_clk_emmc0_trf_en                    :  1;  // 13 : 13
    uint32_t reg_clk_emmc0_lbt_en                    :  1;  // 14 : 14
    uint32_t reg_clk_emmc0_base_en                   :  1;  // 15 : 15
    uint32_t reg_clk_emmc0_tm_en                     :  1;  // 16 : 16
    uint32_t reg_clk_emmc0_cqet_en                   :  1;  // 17 : 17
    uint32_t reg_clk_emmc1_core_div0_en              :  1;  // 18 : 18
    uint32_t reg_clk_emmc1_core_div1_en              :  1;  // 19 : 19
    uint32_t reg_clk_emmc1_core_en                   :  1;  // 20 : 20
    uint32_t reg_clk_sdio2_core_div0_en              :  1;  // 21 : 21
    uint32_t reg_clk_sdio2_core_div1_en              :  1;  // 22 : 22
    uint32_t reg_clk_sdio2_core_en                   :  1;  // 23 : 23
    uint32_t reg_clk_i2c_peri1_en                    :  1;  // 24 : 24
    uint32_t reg_clk_i2s_peri1_en                    :  1;  // 25 : 25
    uint32_t reg_clk_pwm_peri1_en                    :  1;  // 26 : 26
    uint32_t reg_clk_gmac_mgt_en                     :  1;  // 27 : 27
    uint32_t reg_clk_vpu_div0_en                     :  1;  // 28 : 28
    uint32_t reg_clk_vpu_div1_en                     :  1;  // 29 : 29
    uint32_t reg_clk_vpu_en                          :  1;  // 30 : 30
    uint32_t reg_clk_vpu_cfg_en                      :  1;  // 31 : 31
    // 0x110
    uint32_t reg_clk_gtimer_vpu_en                   :  1;  //  0 :  0
    uint32_t reg_clk_gpu_div0_en                     :  1;  //  1 :  1
    uint32_t reg_clk_gpu_div1_en                     :  1;  //  2 :  2
    uint32_t reg_clk_gpu_en                          :  1;  //  3 :  3
    uint32_t reg_clk_gpu_cfg_en                      :  1;  //  4 :  4
    uint32_t reg_clk_gtimer_gpu_en                   :  1;  //  5 :  5
    uint32_t reg_clk_image_cfg_en                    :  1;  //  6 :  6
    uint32_t reg_clk_dc_core_en                      :  1;  //  7 :  7
    uint32_t reg_clk_dc_pixel1_en                    :  1;  //  8 :  8
    uint32_t reg_clk_isp_idi_en                      :  1;  //  9 :  9
    uint32_t reg_clk_image_axi_en                    :  1;  // 10 : 10
    uint32_t reg_clk_isp_axi_en                      :  1;  // 11 : 11
    uint32_t reg_clk_isp_core_en                     :  1;  // 12 : 12
    uint32_t reg_clk_isp_mcm_en                      :  1;  // 13 : 13
    uint32_t reg_clk_dwp_vse_en                      :  1;  // 14 : 14
    uint32_t reg_clk_dwp_dwe_en                      :  1;  // 15 : 15
    uint32_t reg_clk_dwp_axi_en                      :  1;  // 16 : 16
    uint32_t reg_clk_npu0_div0_en                    :  1;  // 17 : 17
    uint32_t reg_clk_npu0_div1_en                    :  1;  // 18 : 18
    uint32_t reg_clk_npu0_en                         :  1;  // 19 : 19
    uint32_t reg_clk_npu0_sym_div0_en                :  1;  // 20 : 20
    uint32_t reg_clk_npu0_sym_div1_en                :  1;  // 21 : 21
    uint32_t reg_clk_npu0_sym_en                     :  1;  // 22 : 22
    uint32_t reg_clk_npu0_cfg_en                     :  1;  // 23 : 23
    uint32_t reg_clk_npu1_en                         :  1;  // 24 : 24
    uint32_t reg_clk_npu1_sym_en                     :  1;  // 25 : 25
    uint32_t reg_clk_npu1_cfg_en                     :  1;  // 26 : 26
    uint32_t reg_clk_clci_ac_rx_en                   :  1;  // 27 : 27
    uint32_t reg_clk_clci_ac_sphy_en                 :  1;  // 28 : 28
    uint32_t reg_clk_clci_ac_tx_en                   :  1;  // 29 : 29
    uint32_t reg_clk_clci_ac_400_en                  :  1;  // 30 : 30
    uint32_t reg_clk_clci_ac_485_en                  :  1;  // 31 : 31
    // 0x114
    uint32_t reg_clk_repair_en;
    // 0x118
    uint32_t _reserved0;
    // 0x11c
    uint32_t _reserved1;
    // 0x120
    uint32_t reg_clk_cfg_sel                         :  1;  //  0 :  0
    uint32_t reg_clk_dphy_rx_ref_sel                 :  1;  //  1 :  1
    uint32_t reg_clk_dphy_tx_ref_sel                 :  1;  //  2 :  2
    uint32_t reg_clk_lp_axi_sel                      :  1;  //  3 :  3
    uint32_t reg_clk_cpu_core0_sel                   :  1;  //  4 :  4
    uint32_t reg_clk_cpu_core1_sel                   :  1;  //  5 :  5
    uint32_t reg_clk_cpu_core2_sel                   :  1;  //  6 :  6
    uint32_t reg_clk_cpu_core3_sel                   :  1;  //  7 :  7
    uint32_t reg_clk_cpu_ace_sel                     :  1;  //  8 :  8
    uint32_t reg_clk_cpu_peri_sel                    :  1;  //  9 :  9
    uint32_t reg_clk_cpu_atb_sel                     :  1;  // 10 : 10
    uint32_t reg_clk_cpu_gic_sel                     :  1;  // 11 : 11
    uint32_t reg_clk_ap_ddr_sel                      :  1;  // 12 : 12
    uint32_t reg_clk_bootspi_sel                     :  1;  // 13 : 13
    uint32_t reg_clk_spi_sel                         :  1;  // 14 : 14
    uint32_t reg_clk_spi_slv_sel                     :  1;  // 15 : 15
    uint32_t reg_clk_usbphy_ref_sel                  :  1;  // 16 : 16
    uint32_t reg_clk_usbctrl_ref_sel                 :  1;  // 17 : 17
    uint32_t reg_clk_emmc0_trf_sel                   :  1;  // 18 : 18
    uint32_t reg_clk_emmc1_core_sel                  :  1;  // 19 : 19
    uint32_t reg_clk_sdio2_core_sel                  :  1;  // 20 : 20
    uint32_t reg_clk_vpu_sel                         :  1;  // 21 : 21
    uint32_t reg_clk_gpu_sel                         :  1;  // 22 : 22
    uint32_t reg_clk_npu0_sel                        :  1;  // 23 : 23
    uint32_t reg_clk_npu0_sym_sel                    :  1;  // 24 : 24
    uint32_t _reserved2                              :  7;  // 31 : 25
    // 0x124
    uint32_t _reserved3;
    // 0x128
    uint32_t _reserved4;
    // 0x12c
    uint32_t _reserved5;
    // 0x130
    uint32_t _reserved6;
    // 0x134
    uint32_t _reserved7;
    // 0x138
    uint32_t _reserved8;
    // 0x13c
    uint32_t _reserved9;
    // 0x140
    uint32_t reg_div_clk_cfg_0_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_cfg_0_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cfg_0_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cfg_0_div_val           :  1;  //  3 :  3
    uint32_t _reserved10                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cfg_0_div_val               :  5;  // 20 : 16
    uint32_t _reserved11                             : 11;  // 31 : 21
    // 0x144
    uint32_t reg_div_clk_cfg_1_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_cfg_1_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cfg_1_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cfg_1_div_val           :  1;  //  3 :  3
    uint32_t _reserved12                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cfg_1_div_val               :  5;  // 20 : 16
    uint32_t _reserved13                             : 11;  // 31 : 21
    // 0x148
    uint32_t reg_div_clk_top_fab1_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_top_fab1_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_top_fab1_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_top_fab1_div_val        :  1;  //  3 :  3
    uint32_t _reserved14                             : 12;  // 15 :  4
    uint32_t reg_div_clk_top_fab1_div_val            :  5;  // 20 : 16
    uint32_t _reserved15                             : 11;  // 31 : 21
    // 0x14c
    uint32_t reg_div_clk_gpio_db_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_gpio_db_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_gpio_db_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_gpio_db_div_val         :  1;  //  3 :  3
    uint32_t _reserved16                             : 12;  // 15 :  4
    uint32_t reg_div_clk_gpio_db_div_val             :  5;  // 20 : 16
    uint32_t _reserved17                             : 11;  // 31 : 21
    // 0x150
    uint32_t reg_div_clk_adc_rst_n                   :  1;  //  0 :  0
    uint32_t reg_div_clk_adc_hwide                   :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_adc_hwide               :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_adc_div_val             :  1;  //  3 :  3
    uint32_t _reserved18                             : 12;  // 15 :  4
    uint32_t reg_div_clk_adc_div_val                 :  5;  // 20 : 16
    uint32_t _reserved19                             : 11;  // 31 : 21
    // 0x154
    uint32_t reg_div_clk_pmu_rst_n                   :  1;  //  0 :  0
    uint32_t reg_div_clk_pmu_hwide                   :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_pmu_hwide               :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_pmu_div_val             :  1;  //  3 :  3
    uint32_t _reserved20                             : 12;  // 15 :  4
    uint32_t reg_div_clk_pmu_div_val                 :  5;  // 20 : 16
    uint32_t _reserved21                             : 11;  // 31 : 21
    // 0x158
    uint32_t reg_div_clk_gtimer_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_gtimer_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_gtimer_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_gtimer_div_val          :  1;  //  3 :  3
    uint32_t _reserved22                             : 12;  // 15 :  4
    uint32_t reg_div_clk_gtimer_div_val              :  7;  // 22 : 16
    uint32_t _reserved23                             :  9;  // 31 : 23
    // 0x15c
    uint32_t reg_div_clk_sensor0_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_sensor0_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_sensor0_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_sensor0_div_val         :  1;  //  3 :  3
    uint32_t _reserved24                             : 12;  // 15 :  4
    uint32_t reg_div_clk_sensor0_div_val             :  7;  // 22 : 16
    uint32_t _reserved25                             :  9;  // 31 : 23
    // 0x160
    uint32_t reg_div_clk_dphy_rx_esc_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_rx_esc_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_rx_esc_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_rx_esc_div_val     :  1;  //  3 :  3
    uint32_t _reserved26                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_rx_esc_div_val         :  7;  // 22 : 16
    uint32_t _reserved27                             :  9;  // 31 : 23
    // 0x164
    uint32_t reg_div_clk_dphy_cfg_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_cfg_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_cfg_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_cfg_div_val        :  1;  //  3 :  3
    uint32_t _reserved28                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_cfg_div_val            :  5;  // 20 : 16
    uint32_t _reserved29                             : 11;  // 31 : 21
    // 0x168
    uint32_t reg_div_clk_dphy_bist_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_bist_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_bist_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_bist_div_val       :  1;  //  3 :  3
    uint32_t _reserved30                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_bist_div_val           :  5;  // 20 : 16
    uint32_t _reserved31                             : 11;  // 31 : 21
    // 0x16c
    uint32_t reg_div_clk_dphy_rx_ref_0_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_rx_ref_0_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_rx_ref_0_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_rx_ref_0_div_val   :  1;  //  3 :  3
    uint32_t _reserved32                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_rx_ref_0_div_val       :  7;  // 22 : 16
    uint32_t _reserved33                             :  9;  // 31 : 23
    // 0x170
    uint32_t reg_div_clk_dphy_rx_ref_1_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_rx_ref_1_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_rx_ref_1_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_rx_ref_1_div_val   :  1;  //  3 :  3
    uint32_t _reserved34                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_rx_ref_1_div_val       :  7;  // 22 : 16
    uint32_t _reserved35                             :  9;  // 31 : 23
    // 0x174
    uint32_t reg_div_clk_dphy_tx_ref_0_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_tx_ref_0_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_tx_ref_0_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_tx_ref_0_div_val   :  1;  //  3 :  3
    uint32_t _reserved36                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_tx_ref_0_div_val       :  7;  // 22 : 16
    uint32_t _reserved37                             :  9;  // 31 : 23
    // 0x178
    uint32_t reg_div_clk_dphy_tx_ref_1_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_dphy_tx_ref_1_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dphy_tx_ref_1_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dphy_tx_ref_1_div_val   :  1;  //  3 :  3
    uint32_t _reserved38                             : 12;  // 15 :  4
    uint32_t reg_div_clk_dphy_tx_ref_1_div_val       :  7;  // 22 : 16
    uint32_t _reserved39                             :  9;  // 31 : 23
    // 0x17c
    uint32_t reg_div_clk_lp_axi_0_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_lp_axi_0_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_lp_axi_0_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_lp_axi_0_div_val        :  1;  //  3 :  3
    uint32_t _reserved40                             : 12;  // 15 :  4
    uint32_t reg_div_clk_lp_axi_0_div_val            :  5;  // 20 : 16
    uint32_t _reserved41                             : 11;  // 31 : 21
    // 0x180
    uint32_t reg_div_clk_lp_axi_1_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_lp_axi_1_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_lp_axi_1_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_lp_axi_1_div_val        :  1;  //  3 :  3
    uint32_t _reserved42                             : 12;  // 15 :  4
    uint32_t reg_div_clk_lp_axi_1_div_val            :  5;  // 20 : 16
    uint32_t _reserved43                             : 11;  // 31 : 21
    // 0x184
    uint32_t reg_div_clk_i2s_lp_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_i2s_lp_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_i2s_lp_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_i2s_lp_div_val          :  1;  //  3 :  3
    uint32_t _reserved44                             : 12;  // 15 :  4
    uint32_t reg_div_clk_i2s_lp_div_val              :  1;  // 16 : 16
    uint32_t _reserved45                             : 15;  // 31 : 17
    // 0x188
    uint32_t reg_div_clk_uart_lp_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_uart_lp_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_uart_lp_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_uart_lp_div_val         :  1;  //  3 :  3
    uint32_t _reserved46                             : 12;  // 15 :  4
    uint32_t reg_div_clk_uart_lp_div_val             :  5;  // 20 : 16
    uint32_t _reserved47                             : 11;  // 31 : 21
    // 0x18c
    uint32_t reg_div_clk_i2c_lp_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_i2c_lp_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_i2c_lp_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_i2c_lp_div_val          :  1;  //  3 :  3
    uint32_t _reserved48                             : 12;  // 15 :  4
    uint32_t reg_div_clk_i2c_lp_div_val              :  5;  // 20 : 16
    uint32_t _reserved49                             : 11;  // 31 : 21
    // 0x190
    uint32_t reg_div_clk_pdm_lp_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_pdm_lp_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_pdm_lp_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_pdm_lp_div_val          :  1;  //  3 :  3
    uint32_t _reserved50                             : 12;  // 15 :  4
    uint32_t reg_div_clk_pdm_lp_div_val              :  1;  // 16 : 16
    uint32_t _reserved51                             : 15;  // 31 : 17
    // 0x194
    uint32_t reg_div_clk_timer0_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_timer0_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_timer0_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_timer0_div_val          :  1;  //  3 :  3
    uint32_t _reserved52                             : 12;  // 15 :  4
    uint32_t reg_div_clk_timer0_div_val              :  5;  // 20 : 16
    uint32_t _reserved53                             : 11;  // 31 : 21
    // 0x198
    uint32_t reg_div_clk_cpu_core0_0_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core0_0_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core0_0_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core0_0_div_val     :  1;  //  3 :  3
    uint32_t _reserved54                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core0_0_div_val         :  5;  // 20 : 16
    uint32_t _reserved55                             : 11;  // 31 : 21
    // 0x19c
    uint32_t reg_div_clk_cpu_core0_1_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core0_1_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core0_1_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core0_1_div_val     :  1;  //  3 :  3
    uint32_t _reserved56                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core0_1_div_val         :  5;  // 20 : 16
    uint32_t _reserved57                             : 11;  // 31 : 21
    // 0x1a0
    uint32_t reg_div_clk_cpu_core1_0_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core1_0_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core1_0_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core1_0_div_val     :  1;  //  3 :  3
    uint32_t _reserved58                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core1_0_div_val         :  5;  // 20 : 16
    uint32_t _reserved59                             : 11;  // 31 : 21
    // 0x1a4
    uint32_t reg_div_clk_cpu_core1_1_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core1_1_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core1_1_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core1_1_div_val     :  1;  //  3 :  3
    uint32_t _reserved60                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core1_1_div_val         :  5;  // 20 : 16
    uint32_t _reserved61                             : 11;  // 31 : 21
    // 0x1a8
    uint32_t reg_div_clk_cpu_core2_0_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core2_0_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core2_0_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core2_0_div_val     :  1;  //  3 :  3
    uint32_t _reserved62                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core2_0_div_val         :  5;  // 20 : 16
    uint32_t _reserved63                             : 11;  // 31 : 21
    // 0x1ac
    uint32_t reg_div_clk_cpu_core2_1_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core2_1_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core2_1_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core2_1_div_val     :  1;  //  3 :  3
    uint32_t _reserved64                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core2_1_div_val         :  5;  // 20 : 16
    uint32_t _reserved65                             : 11;  // 31 : 21
    // 0x1b0
    uint32_t reg_div_clk_cpu_core3_0_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core3_0_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core3_0_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core3_0_div_val     :  1;  //  3 :  3
    uint32_t _reserved66                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core3_0_div_val         :  5;  // 20 : 16
    uint32_t _reserved67                             : 11;  // 31 : 21
    // 0x1b4
    uint32_t reg_div_clk_cpu_core3_1_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_core3_1_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_core3_1_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_core3_1_div_val     :  1;  //  3 :  3
    uint32_t _reserved68                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_core3_1_div_val         :  5;  // 20 : 16
    uint32_t _reserved69                             : 11;  // 31 : 21
    // 0x1b8
    uint32_t reg_div_clk_cpu_ace_0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_ace_0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_ace_0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_ace_0_div_val       :  1;  //  3 :  3
    uint32_t _reserved70                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_ace_0_div_val           :  5;  // 20 : 16
    uint32_t _reserved71                             : 11;  // 31 : 21
    // 0x1bc
    uint32_t reg_div_clk_cpu_ace_1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_ace_1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_ace_1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_ace_1_div_val       :  1;  //  3 :  3
    uint32_t _reserved72                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_ace_1_div_val           :  5;  // 20 : 16
    uint32_t _reserved73                             : 11;  // 31 : 21
    // 0x1c0
    uint32_t reg_div_clk_cpu_peri_0_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_peri_0_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_peri_0_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_peri_0_div_val      :  1;  //  3 :  3
    uint32_t _reserved74                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_peri_0_div_val          :  5;  // 20 : 16
    uint32_t _reserved75                             : 11;  // 31 : 21
    // 0x1c4
    uint32_t reg_div_clk_cpu_peri_1_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_peri_1_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_peri_1_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_peri_1_div_val      :  1;  //  3 :  3
    uint32_t _reserved76                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_peri_1_div_val          :  5;  // 20 : 16
    uint32_t _reserved77                             : 11;  // 31 : 21
    // 0x1c8
    uint32_t reg_div_clk_cpu_atb_0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_atb_0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_atb_0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_atb_0_div_val       :  1;  //  3 :  3
    uint32_t _reserved78                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_atb_0_div_val           :  5;  // 20 : 16
    uint32_t _reserved79                             : 11;  // 31 : 21
    // 0x1cc
    uint32_t reg_div_clk_cpu_atb_1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_atb_1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_atb_1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_atb_1_div_val       :  1;  //  3 :  3
    uint32_t _reserved80                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_atb_1_div_val           :  5;  // 20 : 16
    uint32_t _reserved81                             : 11;  // 31 : 21
    // 0x1d0
    uint32_t reg_div_clk_cpu_gic_0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_gic_0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_gic_0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_gic_0_div_val       :  1;  //  3 :  3
    uint32_t _reserved82                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_gic_0_div_val           :  5;  // 20 : 16
    uint32_t _reserved83                             : 11;  // 31 : 21
    // 0x1d4
    uint32_t reg_div_clk_cpu_gic_1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_cpu_gic_1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_cpu_gic_1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_cpu_gic_1_div_val       :  1;  //  3 :  3
    uint32_t _reserved84                             : 12;  // 15 :  4
    uint32_t reg_div_clk_cpu_gic_1_div_val           :  5;  // 20 : 16
    uint32_t _reserved85                             : 11;  // 31 : 21
    // 0x1d8
    uint32_t reg_div_clk_ap_ddr_0_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_ap_ddr_0_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_ap_ddr_0_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_ap_ddr_0_div_val        :  1;  //  3 :  3
    uint32_t _reserved86                             : 12;  // 15 :  4
    uint32_t reg_div_clk_ap_ddr_0_div_val            :  5;  // 20 : 16
    uint32_t _reserved87                             : 11;  // 31 : 21
    // 0x1dc
    uint32_t reg_div_clk_ap_ddr_1_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_ap_ddr_1_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_ap_ddr_1_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_ap_ddr_1_div_val        :  1;  //  3 :  3
    uint32_t _reserved88                             : 12;  // 15 :  4
    uint32_t reg_div_clk_ap_ddr_1_div_val            :  5;  // 20 : 16
    uint32_t _reserved89                             : 11;  // 31 : 21
    // 0x1e0
    uint32_t reg_div_clk_timer1_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_timer1_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_timer1_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_timer1_div_val          :  1;  //  3 :  3
    uint32_t _reserved90                             : 12;  // 15 :  4
    uint32_t reg_div_clk_timer1_div_val              :  6;  // 21 : 16
    uint32_t _reserved91                             : 10;  // 31 : 22
    // 0x1e4
    uint32_t reg_div_clk_ddrctrl0_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_ddrctrl0_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_ddrctrl0_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_ddrctrl0_div_val        :  1;  //  3 :  3
    uint32_t _reserved92                             : 12;  // 15 :  4
    uint32_t reg_div_clk_ddrctrl0_div_val            :  6;  // 21 : 16
    uint32_t _reserved93                             : 10;  // 31 : 22
    // 0x1e8
    uint32_t reg_div_clk_ddrctrl1_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_ddrctrl1_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_ddrctrl1_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_ddrctrl1_div_val        :  1;  //  3 :  3
    uint32_t _reserved94                             : 12;  // 15 :  4
    uint32_t reg_div_clk_ddrctrl1_div_val            :  6;  // 21 : 16
    uint32_t _reserved95                             : 10;  // 31 : 22
    // 0x1ec
    uint32_t reg_div_clk_peri0_ddr_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_peri0_ddr_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_peri0_ddr_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_peri0_ddr_div_val       :  1;  //  3 :  3
    uint32_t _reserved96                             : 12;  // 15 :  4
    uint32_t reg_div_clk_peri0_ddr_div_val           :  5;  // 20 : 16
    uint32_t _reserved97                             : 11;  // 31 : 21
    // 0x1f0
    uint32_t reg_div_clk_bootspi_0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_bootspi_0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_bootspi_0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_bootspi_0_div_val       :  1;  //  3 :  3
    uint32_t _reserved98                             : 12;  // 15 :  4
    uint32_t reg_div_clk_bootspi_0_div_val           :  5;  // 20 : 16
    uint32_t _reserved99                             : 11;  // 31 : 21
    // 0x1f4
    uint32_t reg_div_clk_bootspi_1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_bootspi_1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_bootspi_1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_bootspi_1_div_val       :  1;  //  3 :  3
    uint32_t _reserved100                            : 12;  // 15 :  4
    uint32_t reg_div_clk_bootspi_1_div_val           :  5;  // 20 : 16
    uint32_t _reserved101                            : 11;  // 31 : 21
    // 0x1f8
    uint32_t reg_div_clk_pwm_peri0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_pwm_peri0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_pwm_peri0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_pwm_peri0_div_val       :  1;  //  3 :  3
    uint32_t _reserved102                            : 12;  // 15 :  4
    uint32_t reg_div_clk_pwm_peri0_div_val           :  6;  // 21 : 16
    uint32_t _reserved103                            : 10;  // 31 : 22
    // 0x1fc
    uint32_t reg_div_clk_peri1_ddr_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_peri1_ddr_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_peri1_ddr_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_peri1_ddr_div_val       :  1;  //  3 :  3
    uint32_t _reserved104                            : 12;  // 15 :  4
    uint32_t reg_div_clk_peri1_ddr_div_val           :  5;  // 20 : 16
    uint32_t _reserved105                            : 11;  // 31 : 21
    // 0x200
    uint32_t reg_div_clk_spi_0_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_spi_0_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_spi_0_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_spi_0_div_val           :  1;  //  3 :  3
    uint32_t _reserved106                            : 12;  // 15 :  4
    uint32_t reg_div_clk_spi_0_div_val               :  5;  // 20 : 16
    uint32_t _reserved107                            : 11;  // 31 : 21
    // 0x204
    uint32_t reg_div_clk_spi_1_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_spi_1_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_spi_1_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_spi_1_div_val           :  1;  //  3 :  3
    uint32_t _reserved108                            : 12;  // 15 :  4
    uint32_t reg_div_clk_spi_1_div_val               :  5;  // 20 : 16
    uint32_t _reserved109                            : 11;  // 31 : 21
    // 0x208
    uint32_t reg_div_clk_spi_slv_0_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_spi_slv_0_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_spi_slv_0_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_spi_slv_0_div_val       :  1;  //  3 :  3
    uint32_t _reserved110                            : 12;  // 15 :  4
    uint32_t reg_div_clk_spi_slv_0_div_val           :  5;  // 20 : 16
    uint32_t _reserved111                            : 11;  // 31 : 21
    // 0x20c
    uint32_t reg_div_clk_spi_slv_1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_spi_slv_1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_spi_slv_1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_spi_slv_1_div_val       :  1;  //  3 :  3
    uint32_t _reserved112                            : 12;  // 15 :  4
    uint32_t reg_div_clk_spi_slv_1_div_val           :  5;  // 20 : 16
    uint32_t _reserved113                            : 11;  // 31 : 21
    // 0x210
    uint32_t reg_div_clk_usbctrl_suspend_rst_n       :  1;  //  0 :  0
    uint32_t reg_div_clk_usbctrl_suspend_hwide       :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_usbctrl_suspend_hwide   :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_usbctrl_suspend_div_val :  1;  //  3 :  3
    uint32_t _reserved114                            : 12;  // 15 :  4
    uint32_t reg_div_clk_usbctrl_suspend_div_val     :  5;  // 20 : 16
    uint32_t _reserved115                            : 11;  // 31 : 21
    // 0x214
    uint32_t reg_div_clk_usbphy_ref_0_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_usbphy_ref_0_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_usbphy_ref_0_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_usbphy_ref_0_div_val    :  1;  //  3 :  3
    uint32_t _reserved116                            : 12;  // 15 :  4
    uint32_t reg_div_clk_usbphy_ref_0_div_val        :  7;  // 22 : 16
    uint32_t _reserved117                            :  9;  // 31 : 23
    // 0x218
    uint32_t reg_div_clk_usbphy_ref_1_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_usbphy_ref_1_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_usbphy_ref_1_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_usbphy_ref_1_div_val    :  1;  //  3 :  3
    uint32_t _reserved118                            : 12;  // 15 :  4
    uint32_t reg_div_clk_usbphy_ref_1_div_val        :  7;  // 22 : 16
    uint32_t _reserved119                            :  9;  // 31 : 23
    // 0x21c
    uint32_t reg_div_clk_usbctrl_ref_0_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_usbctrl_ref_0_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_usbctrl_ref_0_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_usbctrl_ref_0_div_val   :  1;  //  3 :  3
    uint32_t _reserved120                            : 12;  // 15 :  4
    uint32_t reg_div_clk_usbctrl_ref_0_div_val       :  5;  // 20 : 16
    uint32_t _reserved121                            : 11;  // 31 : 21
    // 0x220
    uint32_t reg_div_clk_usbctrl_ref_1_rst_n         :  1;  //  0 :  0
    uint32_t reg_div_clk_usbctrl_ref_1_hwide         :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_usbctrl_ref_1_hwide     :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_usbctrl_ref_1_div_val   :  1;  //  3 :  3
    uint32_t _reserved122                            : 12;  // 15 :  4
    uint32_t reg_div_clk_usbctrl_ref_1_div_val       :  5;  // 20 : 16
    uint32_t _reserved123                            : 11;  // 31 : 21
    // 0x224
    uint32_t reg_div_clk_spacc_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_spacc_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_spacc_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_spacc_div_val           :  1;  //  3 :  3
    uint32_t _reserved124                            : 12;  // 15 :  4
    uint32_t reg_div_clk_spacc_div_val               :  5;  // 20 : 16
    uint32_t _reserved125                            : 11;  // 31 : 21
    // 0x228
    uint32_t reg_div_clk_efuse_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_efuse_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_efuse_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_efuse_div_val           :  1;  //  3 :  3
    uint32_t _reserved126                            : 12;  // 15 :  4
    uint32_t reg_div_clk_efuse_div_val               :  5;  // 20 : 16
    uint32_t _reserved127                            : 11;  // 31 : 21
    // 0x22c
    uint32_t reg_div_clk_emmc0_trf_0_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_trf_0_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_trf_0_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_trf_0_div_val     :  1;  //  3 :  3
    uint32_t _reserved128                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_trf_0_div_val         :  5;  // 20 : 16
    uint32_t _reserved129                            : 11;  // 31 : 21
    // 0x230
    uint32_t reg_div_clk_emmc0_trf_1_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_trf_1_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_trf_1_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_trf_1_div_val     :  1;  //  3 :  3
    uint32_t _reserved130                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_trf_1_div_val         :  5;  // 20 : 16
    uint32_t _reserved131                            : 11;  // 31 : 21
    // 0x234
    uint32_t reg_div_clk_emmc0_lbt_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_lbt_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_lbt_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_lbt_div_val       :  1;  //  3 :  3
    uint32_t _reserved132                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_lbt_div_val           :  5;  // 20 : 16
    uint32_t _reserved133                            : 11;  // 31 : 21
    // 0x238
    uint32_t reg_div_clk_emmc0_base_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_base_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_base_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_base_div_val      :  1;  //  3 :  3
    uint32_t _reserved134                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_base_div_val          :  5;  // 20 : 16
    uint32_t _reserved135                            : 11;  // 31 : 21
    // 0x23c
    uint32_t reg_div_clk_emmc0_tm_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_tm_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_tm_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_tm_div_val        :  1;  //  3 :  3
    uint32_t _reserved136                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_tm_div_val            :  5;  // 20 : 16
    uint32_t _reserved137                            : 11;  // 31 : 21
    // 0x240
    uint32_t reg_div_clk_emmc0_cqet_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc0_cqet_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc0_cqet_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc0_cqet_div_val      :  1;  //  3 :  3
    uint32_t _reserved138                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc0_cqet_div_val          :  5;  // 20 : 16
    uint32_t _reserved139                            : 11;  // 31 : 21
    // 0x244
    uint32_t reg_div_clk_emmc1_core_0_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc1_core_0_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc1_core_0_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc1_core_0_div_val    :  1;  //  3 :  3
    uint32_t _reserved140                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc1_core_0_div_val        :  5;  // 20 : 16
    uint32_t _reserved141                            : 11;  // 31 : 21
    // 0x248
    uint32_t reg_div_clk_emmc1_core_1_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_emmc1_core_1_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_emmc1_core_1_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_emmc1_core_1_div_val    :  1;  //  3 :  3
    uint32_t _reserved142                            : 12;  // 15 :  4
    uint32_t reg_div_clk_emmc1_core_1_div_val        :  5;  // 20 : 16
    uint32_t _reserved143                            : 11;  // 31 : 21
    // 0x24c
    uint32_t reg_div_clk_sdio2_core_0_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_sdio2_core_0_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_sdio2_core_0_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_sdio2_core_0_div_val    :  1;  //  3 :  3
    uint32_t _reserved144                            : 12;  // 15 :  4
    uint32_t reg_div_clk_sdio2_core_0_div_val        :  5;  // 20 : 16
    uint32_t _reserved145                            : 11;  // 31 : 21
    // 0x250
    uint32_t reg_div_clk_sdio2_core_1_rst_n          :  1;  //  0 :  0
    uint32_t reg_div_clk_sdio2_core_1_hwide          :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_sdio2_core_1_hwide      :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_sdio2_core_1_div_val    :  1;  //  3 :  3
    uint32_t _reserved146                            : 12;  // 15 :  4
    uint32_t reg_div_clk_sdio2_core_1_div_val        :  5;  // 20 : 16
    uint32_t _reserved147                            : 11;  // 31 : 21
    // 0x254
    uint32_t reg_div_clk_gmac_mgt_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_gmac_mgt_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_gmac_mgt_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_gmac_mgt_div_val        :  1;  //  3 :  3
    uint32_t _reserved148                            : 12;  // 15 :  4
    uint32_t reg_div_clk_gmac_mgt_div_val            :  5;  // 20 : 16
    uint32_t _reserved149                            : 11;  // 31 : 21
    // 0x258
    uint32_t reg_div_clk_vpu_0_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_vpu_0_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_vpu_0_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_vpu_0_div_val           :  1;  //  3 :  3
    uint32_t _reserved150                            : 12;  // 15 :  4
    uint32_t reg_div_clk_vpu_0_div_val               :  5;  // 20 : 16
    uint32_t _reserved151                            : 11;  // 31 : 21
    // 0x25c
    uint32_t reg_div_clk_vpu_1_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_vpu_1_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_vpu_1_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_vpu_1_div_val           :  1;  //  3 :  3
    uint32_t _reserved152                            : 12;  // 15 :  4
    uint32_t reg_div_clk_vpu_1_div_val               :  5;  // 20 : 16
    uint32_t _reserved153                            : 11;  // 31 : 21
    // 0x260
    uint32_t reg_div_clk_gpu_0_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_gpu_0_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_gpu_0_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_gpu_0_div_val           :  1;  //  3 :  3
    uint32_t _reserved154                            : 12;  // 15 :  4
    uint32_t reg_div_clk_gpu_0_div_val               :  5;  // 20 : 16
    uint32_t _reserved155                            : 11;  // 31 : 21
    // 0x264
    uint32_t reg_div_clk_gpu_1_rst_n                 :  1;  //  0 :  0
    uint32_t reg_div_clk_gpu_1_hwide                 :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_gpu_1_hwide             :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_gpu_1_div_val           :  1;  //  3 :  3
    uint32_t _reserved156                            : 12;  // 15 :  4
    uint32_t reg_div_clk_gpu_1_div_val               :  5;  // 20 : 16
    uint32_t _reserved157                            : 11;  // 31 : 21
    // 0x268
    uint32_t reg_div_clk_dc_core_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_dc_core_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dc_core_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dc_core_div_val         :  1;  //  3 :  3
    uint32_t _reserved158                            : 12;  // 15 :  4
    uint32_t reg_div_clk_dc_core_div_val             :  5;  // 20 : 16
    uint32_t _reserved159                            : 11;  // 31 : 21
    // 0x26c
    uint32_t reg_div_clk_dc_pixel1_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_dc_pixel1_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dc_pixel1_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dc_pixel1_div_val       :  1;  //  3 :  3
    uint32_t _reserved160                            : 12;  // 15 :  4
    uint32_t reg_div_clk_dc_pixel1_div_val           :  5;  // 20 : 16
    uint32_t _reserved161                            : 11;  // 31 : 21
    // 0x270
    uint32_t reg_div_clk_isp_idi_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_isp_idi_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_isp_idi_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_isp_idi_div_val         :  1;  //  3 :  3
    uint32_t _reserved162                            : 12;  // 15 :  4
    uint32_t reg_div_clk_isp_idi_div_val             :  5;  // 20 : 16
    uint32_t _reserved163                            : 11;  // 31 : 21
    // 0x274
    uint32_t reg_div_clk_image_axi_rst_n             :  1;  //  0 :  0
    uint32_t reg_div_clk_image_axi_hwide             :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_image_axi_hwide         :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_image_axi_div_val       :  1;  //  3 :  3
    uint32_t _reserved164                            : 12;  // 15 :  4
    uint32_t reg_div_clk_image_axi_div_val           :  5;  // 20 : 16
    uint32_t _reserved165                            : 11;  // 31 : 21
    // 0x278
    uint32_t reg_div_clk_isp_axi_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_isp_axi_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_isp_axi_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_isp_axi_div_val         :  1;  //  3 :  3
    uint32_t _reserved166                            : 12;  // 15 :  4
    uint32_t reg_div_clk_isp_axi_div_val             :  5;  // 20 : 16
    uint32_t _reserved167                            : 11;  // 31 : 21
    // 0x27c
    uint32_t reg_div_clk_isp_core_rst_n              :  1;  //  0 :  0
    uint32_t reg_div_clk_isp_core_hwide              :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_isp_core_hwide          :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_isp_core_div_val        :  1;  //  3 :  3
    uint32_t _reserved168                            : 12;  // 15 :  4
    uint32_t reg_div_clk_isp_core_div_val            :  5;  // 20 : 16
    uint32_t _reserved169                            : 11;  // 31 : 21
    // 0x280
    uint32_t reg_div_clk_isp_mcm_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_isp_mcm_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_isp_mcm_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_isp_mcm_div_val         :  1;  //  3 :  3
    uint32_t _reserved170                            : 12;  // 15 :  4
    uint32_t reg_div_clk_isp_mcm_div_val             :  5;  // 20 : 16
    uint32_t _reserved171                            : 11;  // 31 : 21
    // 0x284
    uint32_t reg_div_clk_dwp_vse_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_dwp_vse_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dwp_vse_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dwp_vse_div_val         :  1;  //  3 :  3
    uint32_t _reserved172                            : 12;  // 15 :  4
    uint32_t reg_div_clk_dwp_vse_div_val             :  5;  // 20 : 16
    uint32_t _reserved173                            : 11;  // 31 : 21
    // 0x288
    uint32_t reg_div_clk_dwp_dwe_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_dwp_dwe_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dwp_dwe_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dwp_dwe_div_val         :  1;  //  3 :  3
    uint32_t _reserved174                            : 12;  // 15 :  4
    uint32_t reg_div_clk_dwp_dwe_div_val             :  5;  // 20 : 16
    uint32_t _reserved175                            : 11;  // 31 : 21
    // 0x28c
    uint32_t reg_div_clk_dwp_axi_rst_n               :  1;  //  0 :  0
    uint32_t reg_div_clk_dwp_axi_hwide               :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_dwp_axi_hwide           :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_dwp_axi_div_val         :  1;  //  3 :  3
    uint32_t _reserved176                            : 12;  // 15 :  4
    uint32_t reg_div_clk_dwp_axi_div_val             :  5;  // 20 : 16
    uint32_t _reserved177                            : 11;  // 31 : 21
    // 0x290
    uint32_t reg_div_clk_npu0_0_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_npu0_0_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_npu0_0_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_npu0_0_div_val          :  1;  //  3 :  3
    uint32_t _reserved178                            : 12;  // 15 :  4
    uint32_t reg_div_clk_npu0_0_div_val              :  5;  // 20 : 16
    uint32_t _reserved179                            : 11;  // 31 : 21
    // 0x294
    uint32_t reg_div_clk_npu0_1_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_npu0_1_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_npu0_1_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_npu0_1_div_val          :  1;  //  3 :  3
    uint32_t _reserved180                            : 12;  // 15 :  4
    uint32_t reg_div_clk_npu0_1_div_val              :  5;  // 20 : 16
    uint32_t _reserved181                            : 11;  // 31 : 21
    // 0x298
    uint32_t reg_div_clk_npu0_sym_0_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_npu0_sym_0_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_npu0_sym_0_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_npu0_sym_0_div_val      :  1;  //  3 :  3
    uint32_t _reserved182                            : 12;  // 15 :  4
    uint32_t reg_div_clk_npu0_sym_0_div_val          :  5;  // 20 : 16
    uint32_t _reserved183                            : 11;  // 31 : 21
    // 0x29c
    uint32_t reg_div_clk_npu0_sym_1_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_npu0_sym_1_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_npu0_sym_1_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_npu0_sym_1_div_val      :  1;  //  3 :  3
    uint32_t _reserved184                            : 12;  // 15 :  4
    uint32_t reg_div_clk_npu0_sym_1_div_val          :  5;  // 20 : 16
    uint32_t _reserved185                            : 11;  // 31 : 21
    // 0x2a0
    uint32_t reg_div_clk_clci_ac_rx_rst_n            :  1;  //  0 :  0
    uint32_t reg_div_clk_clci_ac_rx_hwide            :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_clci_ac_rx_hwide        :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_clci_ac_rx_div_val      :  1;  //  3 :  3
    uint32_t _reserved186                            : 12;  // 15 :  4
    uint32_t reg_div_clk_clci_ac_rx_div_val          :  5;  // 20 : 16
    uint32_t _reserved187                            : 11;  // 31 : 21
    // 0x2a4
    uint32_t reg_div_clk_clci_ac_400_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_clci_ac_400_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_clci_ac_400_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_clci_ac_400_div_val     :  1;  //  3 :  3
    uint32_t _reserved188                            : 12;  // 15 :  4
    uint32_t reg_div_clk_clci_ac_400_div_val         :  5;  // 20 : 16
    uint32_t _reserved189                            : 11;  // 31 : 21
    // 0x2a8
    uint32_t reg_div_clk_clci_ac_485_rst_n           :  1;  //  0 :  0
    uint32_t reg_div_clk_clci_ac_485_hwide           :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_clci_ac_485_hwide       :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_clci_ac_485_div_val     :  1;  //  3 :  3
    uint32_t _reserved190                            : 12;  // 15 :  4
    uint32_t reg_div_clk_clci_ac_485_div_val         :  5;  // 20 : 16
    uint32_t _reserved191                            : 11;  // 31 : 21
    // 0x2ac
    uint32_t reg_div_clk_repair_rst_n                :  1;  //  0 :  0
    uint32_t reg_div_clk_repair_hwide                :  1;  //  1 :  1
    uint32_t sel_reg_div_clk_repair_hwide            :  1;  //  2 :  2
    uint32_t sel_reg_div_clk_repair_div_val          :  1;  //  3 :  3
    uint32_t _reserved192                            : 12;  // 15 :  4
    uint32_t reg_div_clk_repair_div_val              :  7;  // 22 : 16
    uint32_t _reserved193                            :  9;  // 31 : 23
} sys_clock_reg;

typedef struct {
    // 0x400
    uint32_t reg_soft_reset_x_chip;
    // 0x404
    uint32_t reg_sw_root_reset_en;
    // 0x408
    uint32_t reg_wdt0_en;
    // 0x40c
    uint32_t reg_wdt1_en;
    // 0x410
    uint32_t reg_last_reset_source;
    // 0x414
    uint32_t reg_soft_reset_x_cfg;
    // 0x418
    uint32_t reg_soft_reset_x_generic_timer;
    // 0x41c
    uint32_t reg_soft_reset_x_sysram;
    // 0x420
    uint32_t reg_soft_reset_x_adc;
    // 0x424
    uint32_t reg_soft_reset_x_rtc;
    // 0x428
    uint32_t reg_soft_reset_x_gpio0;
    // 0x42c
    uint32_t reg_soft_reset_x_pmu;
    // 0x430
    uint32_t reg_soft_reset_x_top_fab1;
    // 0x434
    uint32_t reg_soft_reset_x_top_fab2;
    // 0x438
    uint32_t reg_soft_reset_x_gpu_ddr;
    // 0x43c
    uint32_t reg_soft_reset_x_npu0_ddr;
    // 0x440
    uint32_t reg_soft_reset_x_npu1_ddr;
    // 0x444
    uint32_t reg_soft_reset_x_image_ddr;
    // 0x448
    uint32_t reg_soft_reset_x_isp_ddr;
    // 0x44c
    uint32_t reg_soft_reset_x_gpio_db0;
    // 0x450
    uint32_t reg_soft_reset_x_clci_cfg;
    // 0x454
    uint32_t reg_soft_reset_x_clci_cci;
    // 0x458
    uint32_t reg_soft_reset_x_clci_sys;
    // 0x45c
    uint32_t reg_soft_reset_x_repair;
    // 0x460
    uint32_t reg_soft_reset_x_lp;
    // 0x464
    uint32_t reg_soft_reset_x_ap;
    // 0x468
    uint32_t reg_soft_reset_x_peri0;
    // 0x46c
    uint32_t reg_soft_reset_x_peri1;
    // 0x470
    uint32_t reg_soft_reset_x_ddr0;
    // 0x474
    uint32_t reg_soft_reset_x_ddr1;
    // 0x478
    uint32_t reg_soft_reset_x_vpu;
    // 0x47c
    uint32_t reg_soft_reset_x_gpu;
    // 0x480
    uint32_t reg_soft_reset_x_npu0;
    // 0x484
    uint32_t reg_soft_reset_x_npu1;
    // 0x488
    uint32_t reg_soft_reset_x_isp;
    // 0x48c
    uint32_t reg_soft_reset_x_dwp;
    // 0x490
    uint32_t reg_soft_reset_x_image_logic;
    // 0x494
    uint32_t reg_soft_reset_x_cpu_core0;
    // 0x498
    uint32_t reg_soft_reset_x_cpu_core1;
    // 0x49c
    uint32_t reg_soft_reset_x_cpu_core2;
    // 0x4a0
    uint32_t reg_soft_reset_x_cpu_core3;
    // 0x4a4
    uint32_t _reserved0;
    // 0x4a8
    uint32_t _reserved1;
    // 0x4ac
    uint32_t _reserved2;
    // 0x4b0
    uint32_t _reserved3;
    // 0x4b4
    uint32_t _reserved4;
    // 0x4b8
    uint32_t _reserved5;
    // 0x4bc
    uint32_t _reserved6;
    // 0x4c0
    uint32_t _reserved7;
    // 0x4c4
    uint32_t _reserved8;
    // 0x4c8
    uint32_t _reserved9;
    // 0x4cc
    uint32_t _reserved10;
    // 0x4d0
    uint32_t _reserved11;
    // 0x4d4
    uint32_t _reserved12;
    // 0x4d8
    uint32_t _reserved13;
    // 0x4dc
    uint32_t _reserved14;
    // 0x4e0
    uint32_t _reserved15;
    // 0x4e4
    uint32_t _reserved16;
    // 0x4e8
    uint32_t _reserved17;
    // 0x4ec
    uint32_t _reserved18;
    // 0x4f0
    uint32_t _reserved19;
    // 0x4f4
    uint32_t _reserved20;
    // 0x4f8
    uint32_t _reserved21;
    // 0x4fc
    uint32_t _reserved22;
    // 0x500
    uint32_t _reserved23;
    // 0x504
    uint32_t _reserved24;
    // 0x508
    uint32_t _reserved25;
    // 0x50c
    uint32_t _reserved26;
    // 0x510
    uint32_t _reserved27;
    // 0x514
    uint32_t _reserved28;
    // 0x518
    uint32_t _reserved29;
    // 0x51c
    uint32_t _reserved30;
    // 0x520
    uint32_t _reserved31;
    // 0x524
    uint32_t _reserved32;
    // 0x528
    uint32_t _reserved33;
    // 0x52c
    uint32_t _reserved34;
    // 0x530
    uint32_t _reserved35;
    // 0x534
    uint32_t _reserved36;
    // 0x538
    uint32_t _reserved37;
    // 0x53c
    uint32_t _reserved38;
    // 0x540
    uint32_t _reserved39;
    // 0x544
    uint32_t _reserved40;
    // 0x548
    uint32_t _reserved41;
    // 0x54c
    uint32_t _reserved42;
    // 0x550
    uint32_t _reserved43;
    // 0x554
    uint32_t _reserved44;
    // 0x558
    uint32_t _reserved45;
    // 0x55c
    uint32_t _reserved46;
    // 0x560
    uint32_t _reserved47;
    // 0x564
    uint32_t _reserved48;
    // 0x568
    uint32_t _reserved49;
    // 0x56c
    uint32_t _reserved50;
    // 0x570
    uint32_t _reserved51;
    // 0x574
    uint32_t _reserved52;
    // 0x578
    uint32_t _reserved53;
    // 0x57c
    uint32_t _reserved54;
    // 0x580
    uint32_t _reserved55;
    // 0x584
    uint32_t _reserved56;
    // 0x588
    uint32_t _reserved57;
    // 0x58c
    uint32_t _reserved58;
    // 0x590
    uint32_t _reserved59;
    // 0x594
    uint32_t _reserved60;
    // 0x598
    uint32_t _reserved61;
    // 0x59c
    uint32_t _reserved62;
    // 0x5a0
    uint32_t _reserved63;
    // 0x5a4
    uint32_t _reserved64;
    // 0x5a8
    uint32_t _reserved65;
    // 0x5ac
    uint32_t _reserved66;
    // 0x5b0
    uint32_t _reserved67;
    // 0x5b4
    uint32_t _reserved68;
    // 0x5b8
    uint32_t _reserved69;
    // 0x5bc
    uint32_t _reserved70;
    // 0x5c0
    uint32_t _reserved71;
    // 0x5c4
    uint32_t _reserved72;
    // 0x5c8
    uint32_t _reserved73;
    // 0x5cc
    uint32_t _reserved74;
    // 0x5d0
    uint32_t _reserved75;
    // 0x5d4
    uint32_t _reserved76;
    // 0x5d8
    uint32_t _reserved77;
    // 0x5dc
    uint32_t _reserved78;
    // 0x5e0
    uint32_t _reserved79;
    // 0x5e4
    uint32_t _reserved80;
    // 0x5e8
    uint32_t _reserved81;
    // 0x5ec
    uint32_t _reserved82;
    // 0x5f0
    uint32_t _reserved83;
    // 0x5f4
    uint32_t _reserved84;
    // 0x5f8
    uint32_t _reserved85;
    // 0x5fc
    uint32_t _reserved86;
    // 0x600
    uint32_t _reserved87;
    // 0x604
    uint32_t _reserved88;
    // 0x608
    uint32_t _reserved89;
    // 0x60c
    uint32_t _reserved90;
    // 0x610
    uint32_t _reserved91;
    // 0x614
    uint32_t _reserved92;
    // 0x618
    uint32_t _reserved93;
    // 0x61c
    uint32_t _reserved94;
    // 0x620
    uint32_t _reserved95;
    // 0x624
    uint32_t _reserved96;
    // 0x628
    uint32_t _reserved97;
    // 0x62c
    uint32_t _reserved98;
    // 0x630
    uint32_t _reserved99;
    // 0x634
    uint32_t _reserved100;
    // 0x638
    uint32_t _reserved101;
    // 0x63c
    uint32_t _reserved102;
    // 0x640
    uint32_t _reserved103;
    // 0x644
    uint32_t _reserved104;
    // 0x648
    uint32_t _reserved105;
    // 0x64c
    uint32_t _reserved106;
    // 0x650
    uint32_t _reserved107;
    // 0x654
    uint32_t _reserved108;
    // 0x658
    uint32_t _reserved109;
    // 0x65c
    uint32_t _reserved110;
    // 0x660
    uint32_t _reserved111;
    // 0x664
    uint32_t _reserved112;
    // 0x668
    uint32_t _reserved113;
    // 0x66c
    uint32_t _reserved114;
    // 0x670
    uint32_t _reserved115;
    // 0x674
    uint32_t _reserved116;
    // 0x678
    uint32_t _reserved117;
    // 0x67c
    uint32_t _reserved118;
    // 0x680
    uint32_t _reserved119;
    // 0x684
    uint32_t _reserved120;
    // 0x688
    uint32_t _reserved121;
    // 0x68c
    uint32_t _reserved122;
    // 0x690
    uint32_t _reserved123;
    // 0x694
    uint32_t _reserved124;
    // 0x698
    uint32_t _reserved125;
    // 0x69c
    uint32_t _reserved126;
    // 0x6a0
    uint32_t _reserved127;
    // 0x6a4
    uint32_t _reserved128;
    // 0x6a8
    uint32_t _reserved129;
    // 0x6ac
    uint32_t _reserved130;
    // 0x6b0
    uint32_t _reserved131;
    // 0x6b4
    uint32_t _reserved132;
    // 0x6b8
    uint32_t _reserved133;
    // 0x6bc
    uint32_t _reserved134;
    // 0x6c0
    uint32_t _reserved135;
    // 0x6c4
    uint32_t _reserved136;
    // 0x6c8
    uint32_t _reserved137;
    // 0x6cc
    uint32_t _reserved138;
    // 0x6d0
    uint32_t _reserved139;
    // 0x6d4
    uint32_t _reserved140;
    // 0x6d8
    uint32_t _reserved141;
    // 0x6dc
    uint32_t _reserved142;
    // 0x6e0
    uint32_t _reserved143;
    // 0x6e4
    uint32_t _reserved144;
    // 0x6e8
    uint32_t _reserved145;
    // 0x6ec
    uint32_t _reserved146;
    // 0x6f0
    uint32_t _reserved147;
    // 0x6f4
    uint32_t _reserved148;
    // 0x6f8
    uint32_t _reserved149;
    // 0x6fc
    uint32_t _reserved150;
    // 0x700
    uint32_t _reserved151;
    // 0x704
    uint32_t _reserved152;
    // 0x708
    uint32_t _reserved153;
    // 0x70c
    uint32_t _reserved154;
    // 0x710
    uint32_t _reserved155;
    // 0x714
    uint32_t _reserved156;
    // 0x718
    uint32_t _reserved157;
    // 0x71c
    uint32_t _reserved158;
    // 0x720
    uint32_t _reserved159;
    // 0x724
    uint32_t _reserved160;
    // 0x728
    uint32_t _reserved161;
    // 0x72c
    uint32_t _reserved162;
    // 0x730
    uint32_t _reserved163;
    // 0x734
    uint32_t _reserved164;
    // 0x738
    uint32_t _reserved165;
    // 0x73c
    uint32_t _reserved166;
    // 0x740
    uint32_t _reserved167;
    // 0x744
    uint32_t _reserved168;
    // 0x748
    uint32_t _reserved169;
    // 0x74c
    uint32_t _reserved170;
    // 0x750
    uint32_t _reserved171;
    // 0x754
    uint32_t _reserved172;
    // 0x758
    uint32_t _reserved173;
    // 0x75c
    uint32_t _reserved174;
    // 0x760
    uint32_t _reserved175;
    // 0x764
    uint32_t _reserved176;
    // 0x768
    uint32_t _reserved177;
    // 0x76c
    uint32_t _reserved178;
    // 0x770
    uint32_t _reserved179;
    // 0x774
    uint32_t _reserved180;
    // 0x778
    uint32_t _reserved181;
    // 0x77c
    uint32_t _reserved182;
    // 0x780
    uint32_t _reserved183;
    // 0x784
    uint32_t _reserved184;
    // 0x788
    uint32_t _reserved185;
    // 0x78c
    uint32_t _reserved186;
    // 0x790
    uint32_t _reserved187;
    // 0x794
    uint32_t _reserved188;
    // 0x798
    uint32_t _reserved189;
    // 0x79c
    uint32_t _reserved190;
    // 0x7a0
    uint32_t _reserved191;
    // 0x7a4
    uint32_t _reserved192;
    // 0x7a8
    uint32_t _reserved193;
    // 0x7ac
    uint32_t _reserved194;
    // 0x7b0
    uint32_t _reserved195;
    // 0x7b4
    uint32_t _reserved196;
    // 0x7b8
    uint32_t _reserved197;
    // 0x7bc
    uint32_t _reserved198;
    // 0x7c0
    uint32_t _reserved199;
    // 0x7c4
    uint32_t _reserved200;
    // 0x7c8
    uint32_t _reserved201;
    // 0x7cc
    uint32_t _reserved202;
    // 0x7d0
    uint32_t _reserved203;
    // 0x7d4
    uint32_t _reserved204;
    // 0x7d8
    uint32_t _reserved205;
    // 0x7dc
    uint32_t _reserved206;
    // 0x7e0
    uint32_t _reserved207;
    // 0x7e4
    uint32_t _reserved208;
    // 0x7e8
    uint32_t _reserved209;
    // 0x7ec
    uint32_t _reserved210;
    // 0x7f0
    uint32_t reg_rw_rst_dly_period;
} sys_reset_reg;

typedef struct {
    // 0x800
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved0                                                                            :  3;  //  3 :  1
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved1                                                                            :  1;  //  7 :  7
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_ds0                                    :  1;  //  8 :  8
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_ds1                                    :  1;  //  9 :  9
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_ds2                                    :  1;  // 10 : 10
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_ds3                                    :  1;  // 11 : 11
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_pu                                     :  1;  // 12 : 12
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_pd                                     :  1;  // 13 : 13
    uint32_t lcdr2_gmacrxd4_mstspi0clk_gpio0_vcc3318gb1_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved2                                                                            : 17;  // 31 : 15
    // 0x804
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved3                                                                            :  3;  //  3 :  1
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved4                                                                            :  1;  //  7 :  7
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_ds0                                    :  1;  //  8 :  8
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_ds1                                    :  1;  //  9 :  9
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_ds2                                    :  1;  // 10 : 10
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_ds3                                    :  1;  // 11 : 11
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_pu                                     :  1;  // 12 : 12
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_pd                                     :  1;  // 13 : 13
    uint32_t lcdr3_gmacrxd5_mstspi0csn_gpio1_vcc3318gb1_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved5                                                                            : 17;  // 31 : 15
    // 0x808
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_pad_oex_en                              :  1;  //  0 :  0
    uint32_t _reserved6                                                                            :  3;  //  3 :  1
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_pin_mux_sel                             :  3;  //  6 :  4
    uint32_t _reserved7                                                                            :  1;  //  7 :  7
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_ds0                                     :  1;  //  8 :  8
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_ds1                                     :  1;  //  9 :  9
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_ds2                                     :  1;  // 10 : 10
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_ds3                                     :  1;  // 11 : 11
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_pu                                      :  1;  // 12 : 12
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_pd                                      :  1;  // 13 : 13
    uint32_t lcdr4_gmacrxd6_mstspi0d0_gpio2_vcc3318gb1_reg_st                                      :  1;  // 14 : 14
    uint32_t _reserved8                                                                            : 17;  // 31 : 15
    // 0x80c
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_pad_oex_en                              :  1;  //  0 :  0
    uint32_t _reserved9                                                                            :  3;  //  3 :  1
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_pin_mux_sel                             :  3;  //  6 :  4
    uint32_t _reserved10                                                                           :  1;  //  7 :  7
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_ds0                                     :  1;  //  8 :  8
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_ds1                                     :  1;  //  9 :  9
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_ds2                                     :  1;  // 10 : 10
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_ds3                                     :  1;  // 11 : 11
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_pu                                      :  1;  // 12 : 12
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_pd                                      :  1;  // 13 : 13
    uint32_t lcdr5_gmacrxd7_mstspi0d1_gpio3_vcc3318gb1_reg_st                                      :  1;  // 14 : 14
    uint32_t _reserved11                                                                           : 17;  // 31 : 15
    // 0x810
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_pad_oex_en                              :  1;  //  0 :  0
    uint32_t _reserved12                                                                           :  3;  //  3 :  1
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_pin_mux_sel                             :  3;  //  6 :  4
    uint32_t _reserved13                                                                           :  1;  //  7 :  7
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_ds0                                     :  1;  //  8 :  8
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_ds1                                     :  1;  //  9 :  9
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_ds2                                     :  1;  // 10 : 10
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_ds3                                     :  1;  // 11 : 11
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_pu                                      :  1;  // 12 : 12
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_pd                                      :  1;  // 13 : 13
    uint32_t lcdr6_gmactxd4_mstspi0d2_gpio4_vcc3318gb1_reg_st                                      :  1;  // 14 : 14
    uint32_t _reserved14                                                                           : 17;  // 31 : 15
    // 0x814
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_pad_oex_en                              :  1;  //  0 :  0
    uint32_t _reserved15                                                                           :  3;  //  3 :  1
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_pin_mux_sel                             :  3;  //  6 :  4
    uint32_t _reserved16                                                                           :  1;  //  7 :  7
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_ds0                                     :  1;  //  8 :  8
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_ds1                                     :  1;  //  9 :  9
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_ds2                                     :  1;  // 10 : 10
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_ds3                                     :  1;  // 11 : 11
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_pu                                      :  1;  // 12 : 12
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_pd                                      :  1;  // 13 : 13
    uint32_t lcdr7_gmactxd5_mstspi0d3_gpio5_vcc3318gb1_reg_st                                      :  1;  // 14 : 14
    uint32_t _reserved17                                                                           : 17;  // 31 : 15
    // 0x818
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_pad_oex_en                                        :  1;  //  0 :  0
    uint32_t _reserved18                                                                           :  3;  //  3 :  1
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_pin_mux_sel                                       :  3;  //  6 :  4
    uint32_t _reserved19                                                                           :  1;  //  7 :  7
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_ds0                                               :  1;  //  8 :  8
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_ds1                                               :  1;  //  9 :  9
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_ds2                                               :  1;  // 10 : 10
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_ds3                                               :  1;  // 11 : 11
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_pu                                                :  1;  // 12 : 12
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_pd                                                :  1;  // 13 : 13
    uint32_t lcdg2_gmactxd6_gpio6_vcc3318gb1_reg_st                                                :  1;  // 14 : 14
    uint32_t _reserved20                                                                           : 17;  // 31 : 15
    // 0x81c
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_pad_oex_en                                        :  1;  //  0 :  0
    uint32_t _reserved21                                                                           :  3;  //  3 :  1
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_pin_mux_sel                                       :  3;  //  6 :  4
    uint32_t _reserved22                                                                           :  1;  //  7 :  7
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_ds0                                               :  1;  //  8 :  8
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_ds1                                               :  1;  //  9 :  9
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_ds2                                               :  1;  // 10 : 10
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_ds3                                               :  1;  // 11 : 11
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_pu                                                :  1;  // 12 : 12
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_pd                                                :  1;  // 13 : 13
    uint32_t lcdg3_gmactxd7_gpio7_vcc3318gb1_reg_st                                                :  1;  // 14 : 14
    uint32_t _reserved23                                                                           : 17;  // 31 : 15
    // 0x820
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_pad_oex_en                     :  1;  //  0 :  0
    uint32_t _reserved24                                                                           :  3;  //  3 :  1
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_pin_mux_sel                    :  3;  //  6 :  4
    uint32_t _reserved25                                                                           :  1;  //  7 :  7
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_ds0                            :  1;  //  8 :  8
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_ds1                            :  1;  //  9 :  9
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_ds2                            :  1;  // 10 : 10
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_ds3                            :  1;  // 11 : 11
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_pu                             :  1;  // 12 : 12
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_pd                             :  1;  // 13 : 13
    uint32_t lcdg4_i2s0mclk_pwm2tz_pocvdbypass_gpio8_vcc3318gb1_reg_st                             :  1;  // 14 : 14
    uint32_t _reserved26                                                                           : 17;  // 31 : 15
    // 0x824
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_pad_oex_en                    :  1;  //  0 :  0
    uint32_t _reserved27                                                                           :  3;  //  3 :  1
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_pin_mux_sel                   :  3;  //  6 :  4
    uint32_t _reserved28                                                                           :  1;  //  7 :  7
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_ds0                           :  1;  //  8 :  8
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_ds1                           :  1;  //  9 :  9
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_ds2                           :  1;  // 10 : 10
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_ds3                           :  1;  // 11 : 11
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_pu                            :  1;  // 12 : 12
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_pd                            :  1;  // 13 : 13
    uint32_t lcdg5_i2s0lrck_pwm3tz_pocpllbypass_gpio9_vcc3318gb1_reg_st                            :  1;  // 14 : 14
    uint32_t _reserved29                                                                           : 17;  // 31 : 15
    // 0x828
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_pad_oex_en                  :  1;  //  0 :  0
    uint32_t _reserved30                                                                           :  3;  //  3 :  1
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_pin_mux_sel                 :  3;  //  6 :  4
    uint32_t _reserved31                                                                           :  1;  //  7 :  7
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_ds0                         :  1;  //  8 :  8
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_ds1                         :  1;  //  9 :  9
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_ds2                         :  1;  // 10 : 10
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_ds3                         :  1;  // 11 : 11
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_pu                          :  1;  // 12 : 12
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_pd                          :  1;  // 13 : 13
    uint32_t lcdg6_i2s0sclk_pwm4tz_pocbootmodelp_gpio10_vcc3318gb1_reg_st                          :  1;  // 14 : 14
    uint32_t _reserved32                                                                           : 17;  // 31 : 15
    // 0x82c
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_pad_oex_en                    :  1;  //  0 :  0
    uint32_t _reserved33                                                                           :  3;  //  3 :  1
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_pin_mux_sel                   :  3;  //  6 :  4
    uint32_t _reserved34                                                                           :  1;  //  7 :  7
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_ds0                           :  1;  //  8 :  8
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_ds1                           :  1;  //  9 :  9
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_ds2                           :  1;  // 10 : 10
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_ds3                           :  1;  // 11 : 11
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_pu                            :  1;  // 12 : 12
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_pd                            :  1;  // 13 : 13
    uint32_t lcdg7_i2s0d0_pwm5tz_pocbootmodeap_gpio11_vcc3318gb1_reg_st                            :  1;  // 14 : 14
    uint32_t _reserved35                                                                           : 17;  // 31 : 15
    // 0x830
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved36                                                                           :  3;  //  3 :  1
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved37                                                                           :  1;  //  7 :  7
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_ds0                                    :  1;  //  8 :  8
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_ds1                                    :  1;  //  9 :  9
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_ds2                                    :  1;  // 10 : 10
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_ds3                                    :  1;  // 11 : 11
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_pu                                     :  1;  // 12 : 12
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_pd                                     :  1;  // 13 : 13
    uint32_t lcdb2_i2s0d1_pwm2b_progengpio12_vcc3318gb1_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved38                                                                           : 17;  // 31 : 15
    // 0x834
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_pad_oex_en                 :  1;  //  0 :  0
    uint32_t _reserved39                                                                           :  3;  //  3 :  1
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_pin_mux_sel                :  3;  //  6 :  4
    uint32_t _reserved40                                                                           :  1;  //  7 :  7
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_ds0                        :  1;  //  8 :  8
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_ds1                        :  1;  //  9 :  9
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_ds2                        :  1;  // 10 : 10
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_ds3                        :  1;  // 11 : 11
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_pu                         :  1;  // 12 : 12
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_pd                         :  1;  // 13 : 13
    uint32_t lcdb3_i2s0d2_pwm3a_ispfltrig_progsel0gpio13_vcc3318gb1_reg_st                         :  1;  // 14 : 14
    uint32_t _reserved41                                                                           : 17;  // 31 : 15
    // 0x838
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_pad_oex_en            :  1;  //  0 :  0
    uint32_t _reserved42                                                                           :  3;  //  3 :  1
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_pin_mux_sel           :  3;  //  6 :  4
    uint32_t _reserved43                                                                           :  1;  //  7 :  7
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_ds0                   :  1;  //  8 :  8
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_ds1                   :  1;  //  9 :  9
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_ds2                   :  1;  // 10 : 10
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_ds3                   :  1;  // 11 : 11
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_pu                    :  1;  // 12 : 12
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_pd                    :  1;  // 13 : 13
    uint32_t lcdb4_i2s0d3_pwm3b_ispshuttertrig_progsel1gpio14_vcc3318gb1_reg_st                    :  1;  // 14 : 14
    uint32_t _reserved44                                                                           : 17;  // 31 : 15
    // 0x83c
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_pad_oex_en                :  1;  //  0 :  0
    uint32_t _reserved45                                                                           :  3;  //  3 :  1
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_pin_mux_sel               :  3;  //  6 :  4
    uint32_t _reserved46                                                                           :  1;  //  7 :  7
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_ds0                       :  1;  //  8 :  8
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_ds1                       :  1;  //  9 :  9
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_ds2                       :  1;  // 10 : 10
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_ds3                       :  1;  // 11 : 11
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_pu                        :  1;  // 12 : 12
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_pd                        :  1;  // 13 : 13
    uint32_t lcdb5_pwm2a_pwm6tz_ispflashtrig_cpuselgpio15_vcc3318gb1_reg_st                        :  1;  // 14 : 14
    uint32_t _reserved47                                                                           : 17;  // 31 : 15
    // 0x840
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_pad_oex_en  :  1;  //  0 :  0
    uint32_t _reserved48                                                                           :  3;  //  3 :  1
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_pin_mux_sel :  3;  //  6 :  4
    uint32_t _reserved49                                                                           :  1;  //  7 :  7
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_ds0         :  1;  //  8 :  8
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_ds1         :  1;  //  9 :  9
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_ds2         :  1;  // 10 : 10
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_ds3         :  1;  // 11 : 11
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_pu          :  1;  // 12 : 12
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_pd          :  1;  // 13 : 13
    uint32_t lcdb6_pdm0clk_pdm4clk_ispprelighttrg_pocefusebypass_gpio16_vcc3318gb1_reg_st          :  1;  // 14 : 14
    uint32_t _reserved50                                                                           : 17;  // 31 : 15
    // 0x844
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_pad_oex_en               :  1;  //  0 :  0
    uint32_t _reserved51                                                                           :  3;  //  3 :  1
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_pin_mux_sel              :  3;  //  6 :  4
    uint32_t _reserved52                                                                           :  1;  //  7 :  7
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_ds0                      :  1;  //  8 :  8
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_ds1                      :  1;  //  9 :  9
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_ds2                      :  1;  // 10 : 10
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_ds3                      :  1;  // 11 : 11
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_pu                       :  1;  // 12 : 12
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_pd                       :  1;  // 13 : 13
    uint32_t lcdb7_pdm0data_pdm4data_ispshutteropen_gpio17_vcc3318gb1_reg_st                       :  1;  // 14 : 14
    uint32_t _reserved53                                                                           : 17;  // 31 : 15
    // 0x848
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_pad_oex_en        :  1;  //  0 :  0
    uint32_t _reserved54                                                                           :  3;  //  3 :  1
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_pin_mux_sel       :  3;  //  6 :  4
    uint32_t _reserved55                                                                           :  1;  //  7 :  7
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_ds0               :  1;  //  8 :  8
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_ds1               :  1;  //  9 :  9
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_ds2               :  1;  // 10 : 10
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_ds3               :  1;  // 11 : 11
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_pu                :  1;  // 12 : 12
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_pd                :  1;  // 13 : 13
    uint32_t lcdclk_pdm1clk_pdm5clk_i2s3mclk_riscv0jtagtck_gpio18_vcc3318gb1_reg_st                :  1;  // 14 : 14
    uint32_t _reserved56                                                                           : 17;  // 31 : 15
    // 0x84c
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_pad_oex_en       :  1;  //  0 :  0
    uint32_t _reserved57                                                                           :  3;  //  3 :  1
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_pin_mux_sel      :  3;  //  6 :  4
    uint32_t _reserved58                                                                           :  1;  //  7 :  7
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_ds0              :  1;  //  8 :  8
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_ds1              :  1;  //  9 :  9
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_ds2              :  1;  // 10 : 10
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_ds3              :  1;  // 11 : 11
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_pu               :  1;  // 12 : 12
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_pd               :  1;  // 13 : 13
    uint32_t lcdhs_pdm1data_pdm5data_i2s3lrck_riscv0jtagtms_gpio19_vcc3318gb1_reg_st               :  1;  // 14 : 14
    uint32_t _reserved59                                                                           : 17;  // 31 : 15
    // 0x850
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_pad_oex_en           :  1;  //  0 :  0
    uint32_t _reserved60                                                                           :  3;  //  3 :  1
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_pin_mux_sel          :  3;  //  6 :  4
    uint32_t _reserved61                                                                           :  1;  //  7 :  7
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_ds0                  :  1;  //  8 :  8
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_ds1                  :  1;  //  9 :  9
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_ds2                  :  1;  // 10 : 10
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_ds3                  :  1;  // 11 : 11
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_pu                   :  1;  // 12 : 12
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_pd                   :  1;  // 13 : 13
    uint32_t lcdde_pdm2clk_pwm4a_i2s3sclk_riscv0jtagtdi_gpio20_vcc3318gb1_reg_st                   :  1;  // 14 : 14
    uint32_t _reserved62                                                                           : 17;  // 31 : 15
    // 0x854
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_pad_oex_en            :  1;  //  0 :  0
    uint32_t _reserved63                                                                           :  3;  //  3 :  1
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_pin_mux_sel           :  3;  //  6 :  4
    uint32_t _reserved64                                                                           :  1;  //  7 :  7
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_ds0                   :  1;  //  8 :  8
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_ds1                   :  1;  //  9 :  9
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_ds2                   :  1;  // 10 : 10
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_ds3                   :  1;  // 11 : 11
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_pu                    :  1;  // 12 : 12
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_pd                    :  1;  // 13 : 13
    uint32_t lcdvs_pdm2data_pwm4b_i2s3d0_riscv0jtagtdo_gpio21_vcc3318gb1_reg_st                    :  1;  // 14 : 14
    uint32_t _reserved65                                                                           : 17;  // 31 : 15
    // 0x858
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_pad_oex_en           :  1;  //  0 :  0
    uint32_t _reserved66                                                                           :  3;  //  3 :  1
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_pin_mux_sel          :  3;  //  6 :  4
    uint32_t _reserved67                                                                           :  1;  //  7 :  7
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_ds0                  :  1;  //  8 :  8
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_ds1                  :  1;  //  9 :  9
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_ds2                  :  1;  // 10 : 10
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_ds3                  :  1;  // 11 : 11
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_pu                   :  1;  // 12 : 12
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_pd                   :  1;  // 13 : 13
    uint32_t lcdr1_pdm3clk_pwm5a_i2s3d1_riscv0jtagtrstn_gpio22_vcc3318gb1_reg_st                   :  1;  // 14 : 14
    uint32_t _reserved68                                                                           : 17;  // 31 : 15
    // 0x85c
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_pad_oex_en                                 :  1;  //  0 :  0
    uint32_t _reserved69                                                                           :  3;  //  3 :  1
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_pin_mux_sel                                :  3;  //  6 :  4
    uint32_t _reserved70                                                                           :  1;  //  7 :  7
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_ds0                                        :  1;  //  8 :  8
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_ds1                                        :  1;  //  9 :  9
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_ds2                                        :  1;  // 10 : 10
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_ds3                                        :  1;  // 11 : 11
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_pu                                         :  1;  // 12 : 12
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_pd                                         :  1;  // 13 : 13
    uint32_t lcdg1_pdm3data_pwm5b_gpio23_vcc3318gb1_reg_st                                         :  1;  // 14 : 14
    uint32_t _reserved71                                                                           : 17;  // 31 : 15
    // 0x860
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_pad_oex_en                            :  1;  //  0 :  0
    uint32_t _reserved72                                                                           :  3;  //  3 :  1
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_pin_mux_sel                           :  3;  //  6 :  4
    uint32_t _reserved73                                                                           :  1;  //  7 :  7
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_ds0                                   :  1;  //  8 :  8
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_ds1                                   :  1;  //  9 :  9
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_ds2                                   :  1;  // 10 : 10
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_ds3                                   :  1;  // 11 : 11
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_pu                                    :  1;  // 12 : 12
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_pd                                    :  1;  // 13 : 13
    uint32_t lcdb1_uart5tx_cm3jtagrstn_gpio24_vcc3318gb2_reg_st                                    :  1;  // 14 : 14
    uint32_t _reserved74                                                                           : 17;  // 31 : 15
    // 0x864
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_pad_oex_en                           :  1;  //  0 :  0
    uint32_t _reserved75                                                                           :  3;  //  3 :  1
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_pin_mux_sel                          :  3;  //  6 :  4
    uint32_t _reserved76                                                                           :  1;  //  7 :  7
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_ds0                                  :  1;  //  8 :  8
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_ds1                                  :  1;  //  9 :  9
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_ds2                                  :  1;  // 10 : 10
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_ds3                                  :  1;  // 11 : 11
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_pu                                   :  1;  // 12 : 12
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_pd                                   :  1;  // 13 : 13
    uint32_t lcdr0_uart5rx_ca55jtagrstn_gpio25_vcc3318gb2_reg_st                                   :  1;  // 14 : 14
    uint32_t _reserved77                                                                           : 17;  // 31 : 15
    // 0x868
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved78                                                                           :  3;  //  3 :  1
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved79                                                                           :  1;  //  7 :  7
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_ds0                                    :  1;  //  8 :  8
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_ds1                                    :  1;  //  9 :  9
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_ds2                                    :  1;  // 10 : 10
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_ds3                                    :  1;  // 11 : 11
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_pu                                     :  1;  // 12 : 12
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_pd                                     :  1;  // 13 : 13
    uint32_t lcdg0_uart6tx_cm3jtagtdi_gpio26_vcc3318gb2_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved80                                                                           : 17;  // 31 : 15
    // 0x86c
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved81                                                                           :  3;  //  3 :  1
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved82                                                                           :  1;  //  7 :  7
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_ds0                                    :  1;  //  8 :  8
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_ds1                                    :  1;  //  9 :  9
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_ds2                                    :  1;  // 10 : 10
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_ds3                                    :  1;  // 11 : 11
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_pu                                     :  1;  // 12 : 12
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_pd                                     :  1;  // 13 : 13
    uint32_t lcdb0_uart6rx_cm3jtagtdo_gpio27_vcc3318gb2_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved83                                                                           : 17;  // 31 : 15
    // 0x870
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_pad_oex_en                                               :  1;  //  0 :  0
    uint32_t _reserved84                                                                           :  3;  //  3 :  1
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_pin_mux_sel                                              :  3;  //  6 :  4
    uint32_t _reserved85                                                                           :  1;  //  7 :  7
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_ds0                                                      :  1;  //  8 :  8
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_ds1                                                      :  1;  //  9 :  9
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_ds2                                                      :  1;  // 10 : 10
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_ds3                                                      :  1;  // 11 : 11
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_pu                                                       :  1;  // 12 : 12
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_pd                                                       :  1;  // 13 : 13
    uint32_t pwm1tz_gpio28_vcc3318gb2_reg_st                                                       :  1;  // 14 : 14
    uint32_t _reserved86                                                                           : 17;  // 31 : 15
    // 0x874
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_pad_oex_en                                       :  1;  //  0 :  0
    uint32_t _reserved87                                                                           :  3;  //  3 :  1
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_pin_mux_sel                                      :  3;  //  6 :  4
    uint32_t _reserved88                                                                           :  1;  //  7 :  7
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_ds0                                              :  1;  //  8 :  8
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_ds1                                              :  1;  //  9 :  9
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_ds2                                              :  1;  // 10 : 10
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_ds3                                              :  1;  // 11 : 11
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_pu                                               :  1;  // 12 : 12
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_pd                                               :  1;  // 13 : 13
    uint32_t pwm1a_pocpmusp_gpio29_vcc3318gb2_reg_st                                               :  1;  // 14 : 14
    uint32_t _reserved89                                                                           : 17;  // 31 : 15
    // 0x878
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_pad_oex_en                                                :  1;  //  0 :  0
    uint32_t _reserved90                                                                           :  3;  //  3 :  1
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_pin_mux_sel                                               :  3;  //  6 :  4
    uint32_t _reserved91                                                                           :  1;  //  7 :  7
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_ds0                                                       :  1;  //  8 :  8
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_ds1                                                       :  1;  //  9 :  9
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_ds2                                                       :  1;  // 10 : 10
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_ds3                                                       :  1;  // 11 : 11
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_pu                                                        :  1;  // 12 : 12
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_pd                                                        :  1;  // 13 : 13
    uint32_t pwm1b_gpio30_vcc3318gb2_reg_st                                                        :  1;  // 14 : 14
    uint32_t _reserved92                                                                           : 17;  // 31 : 15
    // 0x87c
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_pad_oex_en                                              :  1;  //  0 :  0
    uint32_t _reserved93                                                                           :  3;  //  3 :  1
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_pin_mux_sel                                             :  3;  //  6 :  4
    uint32_t _reserved94                                                                           :  1;  //  7 :  7
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_ds0                                                     :  1;  //  8 :  8
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_ds1                                                     :  1;  //  9 :  9
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_ds2                                                     :  1;  // 10 : 10
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_ds3                                                     :  1;  // 11 : 11
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_pu                                                      :  1;  // 12 : 12
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_pd                                                      :  1;  // 13 : 13
    uint32_t uart0tx_gpio90_vcc3318gb2_reg_st                                                      :  1;  // 14 : 14
    uint32_t _reserved95                                                                           : 17;  // 31 : 15
    // 0x880
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_pad_oex_en                                              :  1;  //  0 :  0
    uint32_t _reserved96                                                                           :  3;  //  3 :  1
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_pin_mux_sel                                             :  3;  //  6 :  4
    uint32_t _reserved97                                                                           :  1;  //  7 :  7
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_ds0                                                     :  1;  //  8 :  8
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_ds1                                                     :  1;  //  9 :  9
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_ds2                                                     :  1;  // 10 : 10
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_ds3                                                     :  1;  // 11 : 11
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_pu                                                      :  1;  // 12 : 12
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_pd                                                      :  1;  // 13 : 13
    uint32_t uart0rx_gpio91_vcc3318gb2_reg_st                                                      :  1;  // 14 : 14
    uint32_t _reserved98                                                                           : 17;  // 31 : 15
    // 0x884
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved99                                                                           :  3;  //  3 :  1
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved100                                                                          :  1;  //  7 :  7
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_ds0                                    :  1;  //  8 :  8
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_ds1                                    :  1;  //  9 :  9
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_ds2                                    :  1;  // 10 : 10
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_ds3                                    :  1;  // 11 : 11
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_pu                                     :  1;  // 12 : 12
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_pd                                     :  1;  // 13 : 13
    uint32_t uart0rts_ca55swclk_pwm6a_gpio92_vcc3318gb2_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved101                                                                          : 17;  // 31 : 15
    // 0x888
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_pad_oex_en                               :  1;  //  0 :  0
    uint32_t _reserved102                                                                          :  3;  //  3 :  1
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_pin_mux_sel                              :  3;  //  6 :  4
    uint32_t _reserved103                                                                          :  1;  //  7 :  7
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_ds0                                      :  1;  //  8 :  8
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_ds1                                      :  1;  //  9 :  9
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_ds2                                      :  1;  // 10 : 10
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_ds3                                      :  1;  // 11 : 11
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_pu                                       :  1;  // 12 : 12
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_pd                                       :  1;  // 13 : 13
    uint32_t uart0cts_ca55swd_pwm6b_gpio93_vcc3318gb2_reg_st                                       :  1;  // 14 : 14
    uint32_t _reserved104                                                                          : 17;  // 31 : 15
    // 0x88c
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_pad_oex_en                         :  1;  //  0 :  0
    uint32_t _reserved105                                                                          :  3;  //  3 :  1
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_pin_mux_sel                        :  3;  //  6 :  4
    uint32_t _reserved106                                                                          :  1;  //  7 :  7
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_ds0                                :  1;  //  8 :  8
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_ds1                                :  1;  //  9 :  9
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_ds2                                :  1;  // 10 : 10
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_ds3                                :  1;  // 11 : 11
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_pu                                 :  1;  // 12 : 12
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_pd                                 :  1;  // 13 : 13
    uint32_t gmacrxer_i2c6scl_ca55jtagtdi_gpio64_vcc3318gb2_reg_st                                 :  1;  // 14 : 14
    uint32_t _reserved107                                                                          : 17;  // 31 : 15
    // 0x890
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_pad_oex_en                         :  1;  //  0 :  0
    uint32_t _reserved108                                                                          :  3;  //  3 :  1
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_pin_mux_sel                        :  3;  //  6 :  4
    uint32_t _reserved109                                                                          :  1;  //  7 :  7
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_ds0                                :  1;  //  8 :  8
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_ds1                                :  1;  //  9 :  9
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_ds2                                :  1;  // 10 : 10
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_ds3                                :  1;  // 11 : 11
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_pu                                 :  1;  // 12 : 12
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_pd                                 :  1;  // 13 : 13
    uint32_t gmactxer_i2c6sda_ca55jtagtdo_gpio65_vcc3318gb2_reg_st                                 :  1;  // 14 : 14
    uint32_t _reserved110                                                                          : 17;  // 31 : 15
    // 0x894
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved111                                                                          :  3;  //  3 :  1
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved112                                                                          :  1;  //  7 :  7
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_ds0                                    :  1;  //  8 :  8
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_ds1                                    :  1;  //  9 :  9
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_ds2                                    :  1;  // 10 : 10
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_ds3                                    :  1;  // 11 : 11
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_pu                                     :  1;  // 12 : 12
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_pd                                     :  1;  // 13 : 13
    uint32_t gmaccrs_uart4tx_cm3swclk_gpio66_vcc3318gb2_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved113                                                                          : 17;  // 31 : 15
    // 0x898
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_pad_oex_en                               :  1;  //  0 :  0
    uint32_t _reserved114                                                                          :  3;  //  3 :  1
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_pin_mux_sel                              :  3;  //  6 :  4
    uint32_t _reserved115                                                                          :  1;  //  7 :  7
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_ds0                                      :  1;  //  8 :  8
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_ds1                                      :  1;  //  9 :  9
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_ds2                                      :  1;  // 10 : 10
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_ds3                                      :  1;  // 11 : 11
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_pu                                       :  1;  // 12 : 12
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_pd                                       :  1;  // 13 : 13
    uint32_t gmaccol_uart4rx_cm3swd_gpio67_vcc3318gb2_reg_st                                       :  1;  // 14 : 14
    uint32_t _reserved116                                                                          : 17;  // 31 : 15
    // 0x89c
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_pad_oex_en                                 :  1;  //  0 :  0
    uint32_t _reserved117                                                                          :  3;  //  3 :  1
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_pin_mux_sel                                :  3;  //  6 :  4
    uint32_t _reserved118                                                                          :  1;  //  7 :  7
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_ds0                                        :  1;  //  8 :  8
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_ds1                                        :  1;  //  9 :  9
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_ds2                                        :  1;  // 10 : 10
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_ds3                                        :  1;  // 11 : 11
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_pu                                         :  1;  // 12 : 12
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_pd                                         :  1;  // 13 : 13
    uint32_t gmactxclk_gmacgtxclk_gpio68_vcc3318gb3_reg_st                                         :  1;  // 14 : 14
    uint32_t _reserved119                                                                          : 17;  // 31 : 15
    // 0x8a0
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_pad_oex_en                                   :  1;  //  0 :  0
    uint32_t _reserved120                                                                          :  3;  //  3 :  1
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_pin_mux_sel                                  :  3;  //  6 :  4
    uint32_t _reserved121                                                                          :  1;  //  7 :  7
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_ds0                                          :  1;  //  8 :  8
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_ds1                                          :  1;  //  9 :  9
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_ds2                                          :  1;  // 10 : 10
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_ds3                                          :  1;  // 11 : 11
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_pu                                           :  1;  // 12 : 12
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_pd                                           :  1;  // 13 : 13
    uint32_t gmacrxclk_i2s1mclk_gpio69_vcc3318gb3_reg_st                                           :  1;  // 14 : 14
    uint32_t _reserved122                                                                          : 17;  // 31 : 15
    // 0x8a4
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_pad_oex_en                         :  1;  //  0 :  0
    uint32_t _reserved123                                                                          :  3;  //  3 :  1
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_pin_mux_sel                        :  3;  //  6 :  4
    uint32_t _reserved124                                                                          :  1;  //  7 :  7
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_ds0                                :  1;  //  8 :  8
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_ds1                                :  1;  //  9 :  9
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_ds2                                :  1;  // 10 : 10
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_ds3                                :  1;  // 11 : 11
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_pu                                 :  1;  // 12 : 12
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_pd                                 :  1;  // 13 : 13
    uint32_t gmacrxd0_i2s1lrck_slvspi3clk_gpio70_vcc3318gb3_reg_st                                 :  1;  // 14 : 14
    uint32_t _reserved125                                                                          : 17;  // 31 : 15
    // 0x8a8
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_pad_oex_en                         :  1;  //  0 :  0
    uint32_t _reserved126                                                                          :  3;  //  3 :  1
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_pin_mux_sel                        :  3;  //  6 :  4
    uint32_t _reserved127                                                                          :  1;  //  7 :  7
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_ds0                                :  1;  //  8 :  8
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_ds1                                :  1;  //  9 :  9
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_ds2                                :  1;  // 10 : 10
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_ds3                                :  1;  // 11 : 11
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_pu                                 :  1;  // 12 : 12
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_pd                                 :  1;  // 13 : 13
    uint32_t gmacrxd1_i2s1sclk_slvspi3csn_gpio71_vcc3318gb3_reg_st                                 :  1;  // 14 : 14
    uint32_t _reserved128                                                                          : 17;  // 31 : 15
    // 0x8ac
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_pad_oex_en                          :  1;  //  0 :  0
    uint32_t _reserved129                                                                          :  3;  //  3 :  1
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_pin_mux_sel                         :  3;  //  6 :  4
    uint32_t _reserved130                                                                          :  1;  //  7 :  7
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_ds0                                 :  1;  //  8 :  8
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_ds1                                 :  1;  //  9 :  9
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_ds2                                 :  1;  // 10 : 10
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_ds3                                 :  1;  // 11 : 11
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_pu                                  :  1;  // 12 : 12
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_pd                                  :  1;  // 13 : 13
    uint32_t gmacrxd2_i2s1d0_slvspi3dout_gpio72_vcc3318gb3_reg_st                                  :  1;  // 14 : 14
    uint32_t _reserved131                                                                          : 17;  // 31 : 15
    // 0x8b0
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_pad_oex_en                           :  1;  //  0 :  0
    uint32_t _reserved132                                                                          :  3;  //  3 :  1
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_pin_mux_sel                          :  3;  //  6 :  4
    uint32_t _reserved133                                                                          :  1;  //  7 :  7
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_ds0                                  :  1;  //  8 :  8
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_ds1                                  :  1;  //  9 :  9
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_ds2                                  :  1;  // 10 : 10
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_ds3                                  :  1;  // 11 : 11
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_pu                                   :  1;  // 12 : 12
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_pd                                   :  1;  // 13 : 13
    uint32_t gmacrxd3_i2s1d1_slvspi3din_gpio73_vcc3318gb3_reg_st                                   :  1;  // 14 : 14
    uint32_t _reserved134                                                                          : 17;  // 31 : 15
    // 0x8b4
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_pad_oex_en                          :  1;  //  0 :  0
    uint32_t _reserved135                                                                          :  3;  //  3 :  1
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_pin_mux_sel                         :  3;  //  6 :  4
    uint32_t _reserved136                                                                          :  1;  //  7 :  7
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_ds0                                 :  1;  //  8 :  8
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_ds1                                 :  1;  //  9 :  9
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_ds2                                 :  1;  // 10 : 10
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_ds3                                 :  1;  // 11 : 11
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_pu                                  :  1;  // 12 : 12
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_pd                                  :  1;  // 13 : 13
    uint32_t gmactxd0_mstspi2clk_uart7tx_gpio74_vcc3318gb3_reg_st                                  :  1;  // 14 : 14
    uint32_t _reserved137                                                                          : 17;  // 31 : 15
    // 0x8b8
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_pad_oex_en                          :  1;  //  0 :  0
    uint32_t _reserved138                                                                          :  3;  //  3 :  1
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_pin_mux_sel                         :  3;  //  6 :  4
    uint32_t _reserved139                                                                          :  1;  //  7 :  7
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_ds0                                 :  1;  //  8 :  8
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_ds1                                 :  1;  //  9 :  9
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_ds2                                 :  1;  // 10 : 10
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_ds3                                 :  1;  // 11 : 11
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_pu                                  :  1;  // 12 : 12
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_pd                                  :  1;  // 13 : 13
    uint32_t gmactxd1_mstspi2csn_uart7rx_gpio75_vcc3318gb3_reg_st                                  :  1;  // 14 : 14
    uint32_t _reserved140                                                                          : 17;  // 31 : 15
    // 0x8bc
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved141                                                                          :  3;  //  3 :  1
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved142                                                                          :  1;  //  7 :  7
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_ds0                                    :  1;  //  8 :  8
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_ds1                                    :  1;  //  9 :  9
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_ds2                                    :  1;  // 10 : 10
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_ds3                                    :  1;  // 11 : 11
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_pu                                     :  1;  // 12 : 12
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_pd                                     :  1;  // 13 : 13
    uint32_t gmactxd2_mstspi2d0_pwm7a_gpio76_vcc3318gb3_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved143                                                                          : 17;  // 31 : 15
    // 0x8c0
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_pad_oex_en                             :  1;  //  0 :  0
    uint32_t _reserved144                                                                          :  3;  //  3 :  1
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_pin_mux_sel                            :  3;  //  6 :  4
    uint32_t _reserved145                                                                          :  1;  //  7 :  7
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_ds0                                    :  1;  //  8 :  8
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_ds1                                    :  1;  //  9 :  9
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_ds2                                    :  1;  // 10 : 10
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_ds3                                    :  1;  // 11 : 11
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_pu                                     :  1;  // 12 : 12
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_pd                                     :  1;  // 13 : 13
    uint32_t gmactxd3_mstspi2d1_pwm7b_gpio77_vcc3318gb3_reg_st                                     :  1;  // 14 : 14
    uint32_t _reserved146                                                                          : 17;  // 31 : 15
    // 0x8c4
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_pad_oex_en                                   :  1;  //  0 :  0
    uint32_t _reserved147                                                                          :  3;  //  3 :  1
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_pin_mux_sel                                  :  3;  //  6 :  4
    uint32_t _reserved148                                                                          :  1;  //  7 :  7
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_ds0                                          :  1;  //  8 :  8
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_ds1                                          :  1;  //  9 :  9
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_ds2                                          :  1;  // 10 : 10
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_ds3                                          :  1;  // 11 : 11
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_pu                                           :  1;  // 12 : 12
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_pd                                           :  1;  // 13 : 13
    uint32_t gmactxen_mstspi2d2_gpio78_vcc3318gb3_reg_st                                           :  1;  // 14 : 14
    uint32_t _reserved149                                                                          : 17;  // 31 : 15
    // 0x8c8
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_pad_oex_en                                   :  1;  //  0 :  0
    uint32_t _reserved150                                                                          :  3;  //  3 :  1
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_pin_mux_sel                                  :  3;  //  6 :  4
    uint32_t _reserved151                                                                          :  1;  //  7 :  7
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_ds0                                          :  1;  //  8 :  8
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_ds1                                          :  1;  //  9 :  9
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_ds2                                          :  1;  // 10 : 10
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_ds3                                          :  1;  // 11 : 11
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_pu                                           :  1;  // 12 : 12
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_pd                                           :  1;  // 13 : 13
    uint32_t gmacrxdv_mstspi2d3_gpio79_vcc3318gb3_reg_st                                           :  1;  // 14 : 14
    uint32_t _reserved152                                                                          : 17;  // 31 : 15
    // 0x8cc
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_pad_oex_en                                     :  1;  //  0 :  0
    uint32_t _reserved153                                                                          :  3;  //  3 :  1
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_pin_mux_sel                                    :  3;  //  6 :  4
    uint32_t _reserved154                                                                          :  1;  //  7 :  7
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_ds0                                            :  1;  //  8 :  8
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_ds1                                            :  1;  //  9 :  9
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_ds2                                            :  1;  // 10 : 10
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_ds3                                            :  1;  // 11 : 11
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_pu                                             :  1;  // 12 : 12
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_pd                                             :  1;  // 13 : 13
    uint32_t gmacmdio_i2c0scl_gpio80_vcc3318gb3_reg_st                                             :  1;  // 14 : 14
    uint32_t _reserved155                                                                          : 17;  // 31 : 15
    // 0x8d0
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_pad_oex_en                                      :  1;  //  0 :  0
    uint32_t _reserved156                                                                          :  3;  //  3 :  1
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_pin_mux_sel                                     :  3;  //  6 :  4
    uint32_t _reserved157                                                                          :  1;  //  7 :  7
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_ds0                                             :  1;  //  8 :  8
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_ds1                                             :  1;  //  9 :  9
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_ds2                                             :  1;  // 10 : 10
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_ds3                                             :  1;  // 11 : 11
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_pu                                              :  1;  // 12 : 12
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_pd                                              :  1;  // 13 : 13
    uint32_t gmacmdc_i2c0sda_gpio81_vcc3318gb3_reg_st                                              :  1;  // 14 : 14
    uint32_t _reserved158                                                                          : 17;  // 31 : 15
    // 0x8d4
    uint32_t uart2tx_gpio82_vcc18gc1_reg_pad_oex_en                                                :  1;  //  0 :  0
    uint32_t _reserved159                                                                          :  3;  //  3 :  1
    uint32_t uart2tx_gpio82_vcc18gc1_reg_pin_mux_sel                                               :  3;  //  6 :  4
    uint32_t _reserved160                                                                          :  1;  //  7 :  7
    uint32_t uart2tx_gpio82_vcc18gc1_reg_ds0                                                       :  1;  //  8 :  8
    uint32_t uart2tx_gpio82_vcc18gc1_reg_ds1                                                       :  1;  //  9 :  9
    uint32_t uart2tx_gpio82_vcc18gc1_reg_ds2                                                       :  1;  // 10 : 10
    uint32_t uart2tx_gpio82_vcc18gc1_reg_ds3                                                       :  1;  // 11 : 11
    uint32_t uart2tx_gpio82_vcc18gc1_reg_pu                                                        :  1;  // 12 : 12
    uint32_t uart2tx_gpio82_vcc18gc1_reg_pd                                                        :  1;  // 13 : 13
    uint32_t uart2tx_gpio82_vcc18gc1_reg_st                                                        :  1;  // 14 : 14
    uint32_t _reserved161                                                                          : 17;  // 31 : 15
    // 0x8d8
    uint32_t uart2rx_gpio83_vcc18gc1_reg_pad_oex_en                                                :  1;  //  0 :  0
    uint32_t _reserved162                                                                          :  3;  //  3 :  1
    uint32_t uart2rx_gpio83_vcc18gc1_reg_pin_mux_sel                                               :  3;  //  6 :  4
    uint32_t _reserved163                                                                          :  1;  //  7 :  7
    uint32_t uart2rx_gpio83_vcc18gc1_reg_ds0                                                       :  1;  //  8 :  8
    uint32_t uart2rx_gpio83_vcc18gc1_reg_ds1                                                       :  1;  //  9 :  9
    uint32_t uart2rx_gpio83_vcc18gc1_reg_ds2                                                       :  1;  // 10 : 10
    uint32_t uart2rx_gpio83_vcc18gc1_reg_ds3                                                       :  1;  // 11 : 11
    uint32_t uart2rx_gpio83_vcc18gc1_reg_pu                                                        :  1;  // 12 : 12
    uint32_t uart2rx_gpio83_vcc18gc1_reg_pd                                                        :  1;  // 13 : 13
    uint32_t uart2rx_gpio83_vcc18gc1_reg_st                                                        :  1;  // 14 : 14
    uint32_t _reserved164                                                                          : 17;  // 31 : 15
    // 0x8dc
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_pad_oex_en                                     :  1;  //  0 :  0
    uint32_t _reserved165                                                                          :  3;  //  3 :  1
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_pin_mux_sel                                    :  3;  //  6 :  4
    uint32_t _reserved166                                                                          :  1;  //  7 :  7
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_ds0                                            :  1;  //  8 :  8
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_ds1                                            :  1;  //  9 :  9
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_ds2                                            :  1;  // 10 : 10
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_ds3                                            :  1;  // 11 : 11
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_pu                                             :  1;  // 12 : 12
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_pd                                             :  1;  // 13 : 13
    uint32_t i2c4scl_clcii2cscl_gpio84_vcc18gc1_reg_st                                             :  1;  // 14 : 14
    uint32_t _reserved167                                                                          : 17;  // 31 : 15
    // 0x8e0
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_pad_oex_en                                     :  1;  //  0 :  0
    uint32_t _reserved168                                                                          :  3;  //  3 :  1
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_pin_mux_sel                                    :  3;  //  6 :  4
    uint32_t _reserved169                                                                          :  1;  //  7 :  7
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_ds0                                            :  1;  //  8 :  8
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_ds1                                            :  1;  //  9 :  9
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_ds2                                            :  1;  // 10 : 10
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_ds3                                            :  1;  // 11 : 11
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_pu                                             :  1;  // 12 : 12
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_pd                                             :  1;  // 13 : 13
    uint32_t i2c4sda_clcii2csda_gpio85_vcc18gc1_reg_st                                             :  1;  // 14 : 14
    uint32_t _reserved170                                                                          : 17;  // 31 : 15
    // 0x8e4
    uint32_t mclk0_gpio86_vcc18gc2_reg_pad_oex_en                                                  :  1;  //  0 :  0
    uint32_t _reserved171                                                                          :  3;  //  3 :  1
    uint32_t mclk0_gpio86_vcc18gc2_reg_pin_mux_sel                                                 :  3;  //  6 :  4
    uint32_t _reserved172                                                                          :  1;  //  7 :  7
    uint32_t mclk0_gpio86_vcc18gc2_reg_ds0                                                         :  1;  //  8 :  8
    uint32_t mclk0_gpio86_vcc18gc2_reg_ds1                                                         :  1;  //  9 :  9
    uint32_t mclk0_gpio86_vcc18gc2_reg_ds2                                                         :  1;  // 10 : 10
    uint32_t mclk0_gpio86_vcc18gc2_reg_ds3                                                         :  1;  // 11 : 11
    uint32_t mclk0_gpio86_vcc18gc2_reg_pu                                                          :  1;  // 12 : 12
    uint32_t mclk0_gpio86_vcc18gc2_reg_pd                                                          :  1;  // 13 : 13
    uint32_t mclk0_gpio86_vcc18gc2_reg_st                                                          :  1;  // 14 : 14
    uint32_t _reserved173                                                                          : 17;  // 31 : 15
    // 0x8e8
    uint32_t mclk1_gpio87_vcc18gc2_reg_pad_oex_en                                                  :  1;  //  0 :  0
    uint32_t _reserved174                                                                          :  3;  //  3 :  1
    uint32_t mclk1_gpio87_vcc18gc2_reg_pin_mux_sel                                                 :  3;  //  6 :  4
    uint32_t _reserved175                                                                          :  1;  //  7 :  7
    uint32_t mclk1_gpio87_vcc18gc2_reg_ds0                                                         :  1;  //  8 :  8
    uint32_t mclk1_gpio87_vcc18gc2_reg_ds1                                                         :  1;  //  9 :  9
    uint32_t mclk1_gpio87_vcc18gc2_reg_ds2                                                         :  1;  // 10 : 10
    uint32_t mclk1_gpio87_vcc18gc2_reg_ds3                                                         :  1;  // 11 : 11
    uint32_t mclk1_gpio87_vcc18gc2_reg_pu                                                          :  1;  // 12 : 12
    uint32_t mclk1_gpio87_vcc18gc2_reg_pd                                                          :  1;  // 13 : 13
    uint32_t mclk1_gpio87_vcc18gc2_reg_st                                                          :  1;  // 14 : 14
    uint32_t _reserved176                                                                          : 17;  // 31 : 15
    // 0x8ec
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_pad_oex_en                                         :  1;  //  0 :  0
    uint32_t _reserved177                                                                          :  3;  //  3 :  1
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_pin_mux_sel                                        :  3;  //  6 :  4
    uint32_t _reserved178                                                                          :  1;  //  7 :  7
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_ds0                                                :  1;  //  8 :  8
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_ds1                                                :  1;  //  9 :  9
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_ds2                                                :  1;  // 10 : 10
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_ds3                                                :  1;  // 11 : 11
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_pu                                                 :  1;  // 12 : 12
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_pd                                                 :  1;  // 13 : 13
    uint32_t mclk2_uart2rts_gpio88_vcc18gc2_reg_st                                                 :  1;  // 14 : 14
    uint32_t _reserved179                                                                          : 17;  // 31 : 15
    // 0x8f0
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_pad_oex_en                                         :  1;  //  0 :  0
    uint32_t _reserved180                                                                          :  3;  //  3 :  1
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_pin_mux_sel                                        :  3;  //  6 :  4
    uint32_t _reserved181                                                                          :  1;  //  7 :  7
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_ds0                                                :  1;  //  8 :  8
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_ds1                                                :  1;  //  9 :  9
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_ds2                                                :  1;  // 10 : 10
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_ds3                                                :  1;  // 11 : 11
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_pu                                                 :  1;  // 12 : 12
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_pd                                                 :  1;  // 13 : 13
    uint32_t mclk3_uart2cts_gpio89_vcc18gc2_reg_st                                                 :  1;  // 14 : 14
    uint32_t _reserved182                                                                          : 17;  // 31 : 15
    // 0x8f4
    uint32_t ms_reg_grpa1                                                                          :  1;  //  0 :  0
    uint32_t rte_reg_grpa1                                                                         :  1;  //  1 :  1
    uint32_t _reserved183                                                                          : 30;  // 31 :  2
    // 0x8f8
    uint32_t ms_reg_grpa2                                                                          :  1;  //  0 :  0
    uint32_t rte_reg_grpa2                                                                         :  1;  //  1 :  1
    uint32_t _reserved184                                                                          : 30;  // 31 :  2
    // 0x8fc
    uint32_t ms_reg_grpa3                                                                          :  1;  //  0 :  0
    uint32_t rte_reg_grpa3                                                                         :  1;  //  1 :  1
    uint32_t _reserved185                                                                          : 30;  // 31 :  2
    // 0x900
    uint32_t ms1_reg_grpb1                                                                         :  1;  //  0 :  0
    uint32_t ms2_reg_grpb1                                                                         :  1;  //  1 :  1
    uint32_t rte_reg_grpb1                                                                         :  1;  //  2 :  2
    uint32_t _reserved186                                                                          : 29;  // 31 :  3
    // 0x904
    uint32_t ms1_reg_grpb2                                                                         :  1;  //  0 :  0
    uint32_t ms2_reg_grpb2                                                                         :  1;  //  1 :  1
    uint32_t rte_reg_grpb2                                                                         :  1;  //  2 :  2
    uint32_t _reserved187                                                                          : 29;  // 31 :  3
    // 0x908
    uint32_t ms1_reg_grpb3                                                                         :  1;  //  0 :  0
    uint32_t ms2_reg_grpb3                                                                         :  1;  //  1 :  1
    uint32_t rte_reg_grpb3                                                                         :  1;  //  2 :  2
    uint32_t _reserved188                                                                          : 29;  // 31 :  3
    // 0x90c
    uint32_t rte_reg_grp0;
    // 0x910
    uint32_t rte_reg_grpc1;
    // 0x914
    uint32_t rte_reg_grpc2;
    // 0x918
    uint32_t rte_reg_grpc3;
} sys_pinmux_reg;

typedef struct {
    // 0xc00
    uint32_t clci_dsu_gpio_in  :  6;  //  5 :  0
    uint32_t clci_dsu_gpio_out :  6;  // 11 :  6
    uint32_t _reserved0        : 20;  // 31 : 12
} sys_clci;

typedef struct {
    // 0xc04
    uint32_t reg_ro_ddr0_freq_change_req      :  1;  //  0 :  0
    uint32_t reg_ro_ddr0_freq_change_req_type :  5;  //  5 :  1
    uint32_t _reserved0                       : 26;  // 31 :  6
} sys_ddr0;

typedef struct {
    // 0xc08
    uint32_t reg_ro_ddr1_freq_change_req      :  1;  //  0 :  0
    uint32_t reg_ro_ddr1_freq_change_req_type :  5;  //  5 :  1
    uint32_t _reserved0                       : 26;  // 31 :  6
} sys_ddr1;

typedef struct {
    // 0xc0c
    uint32_t reg_ro_efuse_test_mode         :  1;  //  0 :  0
    uint32_t reg_ro_efuse_test_trigger_done :  1;  //  1 :  1
    uint32_t reg_ro_efuse_test_mode_disable :  1;  //  2 :  2
    uint32_t _reserved0                     : 30;  // 31 :  3
} sys_efuse;

typedef struct {
    // 0xc10
    uint32_t reg_ro_pad_bootmode_ap :  1;  //  0 :  0
    uint32_t reg_ro_pad_bootmode_lp :  1;  //  1 :  1
    uint32_t reg_rw_bootmode_ap     :  1;  //  2 :  2
    uint32_t reg_rw_bootmode_lp     :  1;  //  3 :  3
    uint32_t _reserved0             : 28;  // 31 :  4
} sys_bootmode;

typedef struct {
    // 0xc14
    uint32_t reg_rw_clci_nisolate;
} sys_pmu_clci;

typedef struct {
    // 0xc18
    uint32_t reg_rw_itl_enable :  1;  //  0 :  0
    uint32_t reg_rw_itl_size   :  6;  //  6 :  1
    uint32_t _reserved0        : 25;  // 31 :  7
} sys_itl;

typedef struct {
    // 0xc1c
    uint32_t reg_rw_top_pm_select :  2;  //  1 :  0
    uint32_t reg_rw_top_pm_start  :  1;  //  2 :  2
    uint32_t _reserved0           : 29;  // 31 :  3
} sys_pm;

typedef struct {
    // 0xc20
    uint32_t reg_ro_top_pm_count;
} sys_pm_ro;

typedef struct {
    // 0xc2c
    uint32_t reg_rw_dbg_mux_sel :  2;  //  1 :  0
    uint32_t reg_rw_pmu_dbg_sel :  4;  //  5 :  2
    uint32_t _reserved0         : 26;  // 31 :  6
} sys_dbg_mux;

typedef struct {
    // 0xc30
    uint32_t reg_rw_ddr0_nsleep          :  1;  //  0 :  0
    uint32_t reg_rw_ddr0_nsleep_ctrl_sel :  2;  //  2 :  1
    uint32_t _reserved0                  : 29;  // 31 :  3
    // 0xc34
    uint32_t reg_rw_ddr1_nsleep          :  1;  //  0 :  0
    uint32_t reg_rw_ddr1_nsleep_ctrl_sel :  2;  //  2 :  1
    uint32_t _reserved1                  : 29;  // 31 :  3
    // 0xc38
    uint32_t reg_ro_ddr0_nsleep_ack      :  1;  //  0 :  0
    uint32_t reg_ro_ddr1_nsleep_ack      :  1;  //  1 :  1
    uint32_t _reserved2                  : 30;  // 31 :  2
} sys_ddr_pmu;

typedef struct {
    // 0xc3c
    uint32_t reg_rw_vd_ap_niso :  1;  //  0 :  0
    uint32_t reg_rw_vd_np_niso :  1;  //  1 :  1
    uint32_t _reserved0        : 30;  // 31 :  2
} sys_iso;

typedef struct {
    // 0xd00
    uint32_t reg_ro_chip_name               : 16;  // 15 :  0
    uint32_t reg_ro_is_asic                 :  1;  // 16 : 16
    uint32_t _reserved0                     :  7;  // 23 : 17
    uint32_t reg_ro_tape_out_num            :  8;  // 31 : 24
    // 0xd04
    uint32_t reg_ro_milestone               :  8;  //  7 :  0
    uint32_t reg_ro_version                 :  8;  // 15 :  8
    uint32_t reg_ro_reversion               :  8;  // 23 : 16
    uint32_t _reserved1                     :  8;  // 31 : 24
    // 0xd08
    uint32_t _reserved2;
    // 0xd0c
    uint32_t _reserved3;
    // 0xd10
    uint32_t reg_ro_ap_sys_version          : 16;  // 15 :  0
    uint32_t reg_ro_lp_sys_version          : 16;  // 31 : 16
    // 0xd14
    uint32_t reg_ro_peri0_sys_version       : 16;  // 15 :  0
    uint32_t reg_ro_peri1_sys_version       : 16;  // 31 : 16
    // 0xd18
    uint32_t reg_ro_ddr_sys_version         : 16;  // 15 :  0
    uint32_t reg_ro_npu_sys_version         : 16;  // 31 : 16
    // 0xd1c
    uint32_t reg_ro_vpu_sys_version         : 16;  // 15 :  0
    uint32_t reg_ro_gpu_sys_version         : 16;  // 31 : 16
    // 0xd20
    uint32_t reg_ro_image_sys_version;
    // 0xd24
    uint32_t _reserved4;
    // 0xd28
    uint32_t _reserved5;
    // 0xd2c
    uint32_t _reserved6;
    // 0xd30
    uint32_t reg_ro_adc_version             : 16;  // 15 :  0
    uint32_t reg_ro_apb_sync_version        : 16;  // 31 : 16
    // 0xd34
    uint32_t reg_ro_boot_rom_version        : 16;  // 15 :  0
    uint32_t reg_ro_boot_spi_version        : 16;  // 31 : 16
    // 0xd38
    uint32_t reg_ro_clci_version            : 16;  // 15 :  0
    uint32_t reg_ro_cm3_icache_version      : 16;  // 31 : 16
    // 0xd3c
    uint32_t reg_ro_cortex_m3_version       : 16;  // 15 :  0
    uint32_t reg_ro_cpu_version             : 16;  // 31 : 16
    // 0xd40
    uint32_t reg_ro_daplite_version         : 16;  // 15 :  0
    uint32_t reg_ro_dc_version              : 16;  // 31 : 16
    // 0xd44
    uint32_t reg_ro_ddrctrl_version         : 16;  // 15 :  0
    uint32_t reg_ro_dmac_version            : 16;  // 31 : 16
    // 0xd48
    uint32_t reg_ro_dwp_version             : 16;  // 15 :  0
    uint32_t reg_ro_efuse_version           : 16;  // 31 : 16
    // 0xd4c
    uint32_t reg_ro_efuse_ctrl_version      : 16;  // 15 :  0
    uint32_t reg_ro_emmc_version            : 16;  // 31 : 16
    // 0xd50
    uint32_t reg_ro_emmc51_version          : 16;  // 15 :  0
    uint32_t reg_ro_generic_timer_version   : 16;  // 31 : 16
    // 0xd54
    uint32_t reg_ro_gic_version             : 16;  // 15 :  0
    uint32_t reg_ro_gmac_version            : 16;  // 31 : 16
    // 0xd58
    uint32_t reg_ro_gpio_version            : 16;  // 15 :  0
    uint32_t reg_ro_gpu_version             : 16;  // 31 : 16
    // 0xd5c
    uint32_t reg_ro_i2c_mst_version         : 16;  // 15 :  0
    uint32_t reg_ro_i2c_wo_version          : 16;  // 31 : 16
    // 0xd60
    uint32_t reg_ro_i2s_version             : 16;  // 15 :  0
    uint32_t reg_ro_idma_version            : 16;  // 31 : 16
    // 0xd64
    uint32_t reg_ro_isp_version             : 16;  // 15 :  0
    uint32_t reg_ro_lp_dmac_version         : 16;  // 31 : 16
    // 0xd68
    uint32_t reg_ro_m3_boot_rom_version     : 16;  // 15 :  0
    uint32_t reg_ro_mailbox_version         : 16;  // 31 : 16
    // 0xd6c
    uint32_t reg_ro_mipi_rx_version         : 16;  // 15 :  0
    uint32_t reg_ro_mipi_tx_version         : 16;  // 31 : 16
    // 0xd70
    uint32_t reg_ro_mst_spi_version         : 16;  // 15 :  0
    uint32_t reg_ro_npu_version             : 16;  // 31 : 16
    // 0xd74
    uint32_t reg_ro_pdm_version             : 16;  // 15 :  0
    uint32_t reg_ro_pka_version             : 16;  // 31 : 16
    // 0xd78
    uint32_t reg_ro_pmon_version            : 16;  // 15 :  0
    uint32_t reg_ro_pmu_version             : 16;  // 31 : 16
    // 0xd7c
    uint32_t reg_ro_ppu_version             : 16;  // 15 :  0
    uint32_t reg_ro_process_monitor_version : 16;  // 31 : 16
    // 0xd80
    uint32_t reg_ro_pwm_version             : 16;  // 15 :  0
    uint32_t reg_ro_rot_raw_version         : 16;  // 31 : 16
    // 0xd84
    uint32_t reg_ro_rot_yuv_version         : 16;  // 15 :  0
    uint32_t reg_ro_rtc_version             : 16;  // 31 : 16
    // 0xd88
    uint32_t reg_ro_slv_spi_version         : 16;  // 15 :  0
    uint32_t reg_ro_spacc_version           : 16;  // 31 : 16
    // 0xd8c
    uint32_t reg_ro_sys_ram_version         : 16;  // 15 :  0
    uint32_t reg_ro_sysctrl_version         : 16;  // 31 : 16
    // 0xd90
    uint32_t reg_ro_timerx2_version         : 16;  // 15 :  0
    uint32_t reg_ro_timerx6_version         : 16;  // 31 : 16
    // 0xd94
    uint32_t reg_ro_uart_version            : 16;  // 15 :  0
    uint32_t reg_ro_usb_version             : 16;  // 31 : 16
    // 0xd98
    uint32_t reg_ro_vad_version             : 16;  // 15 :  0
    uint32_t reg_ro_vpu_version             : 16;  // 31 : 16
    // 0xd9c
    uint32_t reg_ro_wdt_version;
    // 0xda0
    uint32_t _reserved7;
    // 0xda4
    uint32_t _reserved8;
    // 0xda8
    uint32_t _reserved9;
    // 0xdac
    uint32_t _reserved10;
    // 0xdb0
    uint32_t _reserved11;
    // 0xdb4
    uint32_t _reserved12;
    // 0xdb8
    uint32_t _reserved13;
    // 0xdbc
    uint32_t _reserved14;
    // 0xdc0
    uint32_t _reserved15;
    // 0xdc4
    uint32_t _reserved16;
    // 0xdc8
    uint32_t _reserved17;
    // 0xdcc
    uint32_t _reserved18;
    // 0xdd0
    uint32_t _reserved19;
    // 0xdd4
    uint32_t _reserved20;
    // 0xdd8
    uint32_t _reserved21;
    // 0xddc
    uint32_t _reserved22;
    // 0xde0
    uint32_t _reserved23;
    // 0xde4
    uint32_t _reserved24;
    // 0xde8
    uint32_t _reserved25;
    // 0xdec
    uint32_t _reserved26;
    // 0xdf0
    uint32_t _reserved27;
    // 0xdf4
    uint32_t _reserved28;
    // 0xdf8
    uint32_t _reserved29;
    // 0xdfc
    uint32_t _reserved30;
    // 0xe00
    uint32_t reg_ro_ap_sys_exist            :  1;  //  0 :  0
    uint32_t reg_ro_cpu_exist               :  1;  //  1 :  1
    uint32_t reg_ro_daplite_exist           :  1;  //  2 :  2
    uint32_t reg_ro_dmac_exist              :  1;  //  3 :  3
    uint32_t reg_ro_gic_exist               :  1;  //  4 :  4
    uint32_t reg_ro_timerx6_exist           :  1;  //  5 :  5
    uint32_t reg_ro_wdt1_exist              :  1;  //  6 :  6
    uint32_t reg_ro_boot_rom1_exist         :  1;  //  7 :  7
    uint32_t _reserved31                    : 24;  // 31 :  8
    // 0xe04
    uint32_t reg_ro_lp_sys_exist            :  1;  //  0 :  0
    uint32_t reg_ro_cortex_m3_exist         :  1;  //  1 :  1
    uint32_t reg_ro_lp_dmac_exist           :  1;  //  2 :  2
    uint32_t reg_ro_m3_boot_rom_exist       :  1;  //  3 :  3
    uint32_t reg_ro_mailbox_exist           :  1;  //  4 :  4
    uint32_t reg_ro_vad_exist               :  1;  //  5 :  5
    uint32_t reg_ro_pdm0_exist              :  1;  //  6 :  6
    uint32_t reg_ro_pdm1_exist              :  1;  //  7 :  7
    uint32_t reg_ro_pdm2_exist              :  1;  //  8 :  8
    uint32_t reg_ro_pdm3_exist              :  1;  //  9 :  9
    uint32_t reg_ro_i2s0_exist              :  1;  // 10 : 10
    uint32_t reg_ro_timerx2_exist           :  1;  // 11 : 11
    uint32_t reg_ro_i2c0_exist              :  1;  // 12 : 12
    uint32_t reg_ro_uart0_exist             :  1;  // 13 : 13
    uint32_t reg_ro_wdt0_exist              :  1;  // 14 : 14
    uint32_t _reserved32                    : 17;  // 31 : 15
    // 0xe08
    uint32_t reg_ro_peri0_sys_exist         :  1;  //  0 :  0
    uint32_t reg_ro_emmc0_exist             :  1;  //  1 :  1
    uint32_t reg_ro_emmc1_exist             :  1;  //  2 :  2
    uint32_t reg_ro_sdio2_exist             :  1;  //  3 :  3
    uint32_t reg_ro_gpio1_exist             :  1;  //  4 :  4
    uint32_t reg_ro_gpio2_exist             :  1;  //  5 :  5
    uint32_t reg_ro_i2s1_exist              :  1;  //  6 :  6
    uint32_t reg_ro_i2s2_exist              :  1;  //  7 :  7
    uint32_t reg_ro_bootspi_exist           :  1;  //  8 :  8
    uint32_t reg_ro_uart1_exist             :  1;  //  9 :  9
    uint32_t reg_ro_uart2_exist             :  1;  // 10 : 10
    uint32_t reg_ro_i2c1_exist              :  1;  // 11 : 11
    uint32_t reg_ro_i2c2_exist              :  1;  // 12 : 12
    uint32_t reg_ro_i2c3_exist              :  1;  // 13 : 13
    uint32_t reg_ro_i2c4_exist              :  1;  // 14 : 14
    uint32_t reg_ro_pwm0_exist              :  1;  // 15 : 15
    uint32_t reg_ro_pdm4_exist              :  1;  // 16 : 16
    uint32_t reg_ro_pdm5_exist              :  1;  // 17 : 17
    uint32_t _reserved33                    : 14;  // 31 : 18
    // 0xe0c
    uint32_t reg_ro_peri1_sys_exist         :  1;  //  0 :  0
    uint32_t reg_ro_gmac_exist              :  1;  //  1 :  1
    uint32_t reg_ro_usb_exist               :  1;  //  2 :  2
    uint32_t reg_ro_spacc_exist             :  1;  //  3 :  3
    uint32_t reg_ro_pka_exist               :  1;  //  4 :  4
    uint32_t reg_ro_mst_spi0_exist          :  1;  //  5 :  5
    uint32_t reg_ro_mst_spi1_exist          :  1;  //  6 :  6
    uint32_t reg_ro_mst_spi2_exist          :  1;  //  7 :  7
    uint32_t reg_ro_slv_spi_exist           :  1;  //  8 :  8
    uint32_t reg_ro_pwm1_exist              :  1;  //  9 :  9
    uint32_t reg_ro_pwm2_exist              :  1;  // 10 : 10
    uint32_t reg_ro_pwm3_exist              :  1;  // 11 : 11
    uint32_t reg_ro_pwm4_exist              :  1;  // 12 : 12
    uint32_t reg_ro_pwm5_exist              :  1;  // 13 : 13
    uint32_t reg_ro_pwm6_exist              :  1;  // 14 : 14
    uint32_t reg_ro_pwm7_exist              :  1;  // 15 : 15
    uint32_t reg_ro_efuse_ctrl_exist        :  1;  // 16 : 16
    uint32_t reg_ro_uart3_exist             :  1;  // 17 : 17
    uint32_t reg_ro_uart4_exist             :  1;  // 18 : 18
    uint32_t reg_ro_uart5_exist             :  1;  // 19 : 19
    uint32_t reg_ro_uart6_exist             :  1;  // 20 : 20
    uint32_t reg_ro_uart7_exist             :  1;  // 21 : 21
    uint32_t reg_ro_i2c5_exist              :  1;  // 22 : 22
    uint32_t reg_ro_i2c6_exist              :  1;  // 23 : 23
    uint32_t reg_ro_i2s3_exist              :  1;  // 24 : 24
    uint32_t _reserved34                    :  7;  // 31 : 25
    // 0xe10
    uint32_t reg_ro_image_sys_exist         :  1;  //  0 :  0
    uint32_t reg_ro_isp_exist               :  1;  //  1 :  1
    uint32_t reg_ro_dwp_exist               :  1;  //  2 :  2
    uint32_t reg_ro_lcdc_exist              :  1;  //  3 :  3
    uint32_t reg_ro_idma_exist              :  1;  //  4 :  4
    uint32_t reg_ro_rot_raw_exist           :  1;  //  5 :  5
    uint32_t reg_ro_rot_yuv_exist           :  1;  //  6 :  6
    uint32_t reg_ro_mipi_rx0_exist          :  1;  //  7 :  7
    uint32_t reg_ro_mipi_rx1_exist          :  1;  //  8 :  8
    uint32_t reg_ro_mipi_tx_exist           :  1;  //  9 :  9
    uint32_t _reserved35                    : 22;  // 31 : 10
    // 0xe14
    uint32_t reg_ro_npu0_exist              :  1;  //  0 :  0
    uint32_t reg_ro_npu1_exist              :  1;  //  1 :  1
    uint32_t _reserved36                    : 30;  // 31 :  2
    // 0xe18
    uint32_t reg_ro_ddr0_sys_exist          :  1;  //  0 :  0
    uint32_t reg_ro_ddr1_sys_exist          :  1;  //  1 :  1
    uint32_t _reserved37                    : 30;  // 31 :  2
    // 0xe1c
    uint32_t reg_ro_vpu_sys_exist;
    // 0xe20
    uint32_t reg_ro_gpu_sys_exist;
} sys_version;

typedef struct {
    // 0xee0
    uint32_t dbg_cmd0_norst;
    // 0xee4
    uint32_t dbg_cmd1_norst;
    // 0xee8
    uint32_t dbg_cmd2_norst;
    // 0xeec
    uint32_t dbg_cmd3_norst;
    // 0xef0
    uint32_t dbg_cmd1;
    // 0xef4
    uint32_t dbg_cmd2;
    // 0xef8
    uint32_t dbg_cmd3;
    // 0xefc
    uint32_t dbg_cmd4;
    // 0xf00
    uint32_t _reserved0;
    // 0xf04
    uint32_t _reserved1;
    // 0xf08
    uint32_t _reserved2;
    // 0xf0c
    uint32_t _reserved3;
    // 0xf10
    uint32_t _reserved4;
    // 0xf14
    uint32_t _reserved5;
    // 0xf18
    uint32_t _reserved6;
    // 0xf1c
    uint32_t _reserved7;
    // 0xf20
    uint32_t _reserved8;
    // 0xf24
    uint32_t _reserved9;
    // 0xf28
    uint32_t _reserved10;
    // 0xf2c
    uint32_t _reserved11;
    // 0xf30
    uint32_t _reserved12;
    // 0xf34
    uint32_t _reserved13;
    // 0xf38
    uint32_t _reserved14;
    // 0xf3c
    uint32_t _reserved15;
    // 0xf40
    uint32_t _reserved16;
    // 0xf44
    uint32_t _reserved17;
    // 0xf48
    uint32_t _reserved18;
    // 0xf4c
    uint32_t _reserved19;
    // 0xf50
    uint32_t _reserved20;
    // 0xf54
    uint32_t _reserved21;
    // 0xf58
    uint32_t _reserved22;
    // 0xf5c
    uint32_t _reserved23;
    // 0xf60
    uint32_t _reserved24;
    // 0xf64
    uint32_t _reserved25;
    // 0xf68
    uint32_t _reserved26;
    // 0xf6c
    uint32_t _reserved27;
    // 0xf70
    uint32_t _reserved28;
    // 0xf74
    uint32_t _reserved29;
    // 0xf78
    uint32_t _reserved30;
    // 0xf7c
    uint32_t _reserved31;
    // 0xf80
    uint32_t _reserved32;
    // 0xf84
    uint32_t _reserved33;
    // 0xf88
    uint32_t _reserved34;
    // 0xf8c
    uint32_t _reserved35;
    // 0xf90
    uint32_t _reserved36;
    // 0xf94
    uint32_t _reserved37;
    // 0xf98
    uint32_t _reserved38;
    // 0xf9c
    uint32_t _reserved39;
    // 0xfa0
    uint32_t _reserved40;
    // 0xfa4
    uint32_t _reserved41;
    // 0xfa8
    uint32_t _reserved42;
    // 0xfac
    uint32_t _reserved43;
    // 0xfb0
    uint32_t _reserved44;
    // 0xfb4
    uint32_t _reserved45;
    // 0xfb8
    uint32_t _reserved46;
    // 0xfbc
    uint32_t _reserved47;
    // 0xfc0
    uint32_t _reserved48;
    // 0xfc4
    uint32_t _reserved49;
    // 0xfc8
    uint32_t _reserved50;
    // 0xfcc
    uint32_t _reserved51;
    // 0xfd0
    uint32_t _reserved52;
    // 0xfd4
    uint32_t _reserved53;
    // 0xfd8
    uint32_t _reserved54;
    // 0xfdc
    uint32_t _reserved55;
    // 0xfe0
    uint32_t _reserved56;
    // 0xfe4
    uint32_t _reserved57;
    // 0xfe8
    uint32_t _reserved58;
    // 0xfec
    uint32_t _reserved59;
    // 0xff0
    uint32_t dbg_cmd5;
    // 0xff4
    uint32_t dbg_cmd6;
    // 0xff8
    uint32_t dbg_cmd7;
    // 0xffc
    uint32_t dbg_cmd8;
} sys_debug;

#define SYS_PLL_REG    ((volatile sys_pll_reg*   )SYS_PLL_REG_ADDR   )
#define SYS_CLOCK_REG  ((volatile sys_clock_reg* )SYS_CLOCK_REG_ADDR )
#define SYS_RESET_REG  ((volatile sys_reset_reg* )SYS_RESET_REG_ADDR )
#define SYS_PINMUX_REG ((volatile sys_pinmux_reg*)SYS_PINMUX_REG_ADDR)
#define SYS_CLCI       ((volatile sys_clci*      )SYS_CLCI_ADDR      )
#define SYS_DDR0       ((volatile sys_ddr0*      )SYS_DDR0_ADDR      )
#define SYS_DDR1       ((volatile sys_ddr1*      )SYS_DDR1_ADDR      )
#define SYS_EFUSE      ((volatile sys_efuse*     )SYS_EFUSE_ADDR     )
#define SYS_BOOTMODE   ((volatile sys_bootmode*  )SYS_BOOTMODE_ADDR  )
#define SYS_PMU_CLCI   ((volatile sys_pmu_clci*  )SYS_PMU_CLCI_ADDR  )
#define SYS_ITL        ((volatile sys_itl*       )SYS_ITL_ADDR       )
#define SYS_PM         ((volatile sys_pm*        )SYS_PM_ADDR        )
#define SYS_PM_RO      ((volatile sys_pm_ro*     )SYS_PM_RO_ADDR     )
#define SYS_DBG_MUX    ((volatile sys_dbg_mux*   )SYS_DBG_MUX_ADDR   )
#define SYS_DDR_PMU    ((volatile sys_ddr_pmu*   )SYS_DDR_PMU_ADDR   )
#define SYS_ISO        ((volatile sys_iso*       )SYS_ISO_ADDR       )
#define SYS_VERSION    ((volatile sys_version*   )SYS_VERSION_ADDR   )
#define SYS_DEBUG      ((volatile sys_debug*     )SYS_DEBUG_ADDR     )

#endif // __SYS_REGS_H__

// vim:set ts=4 sw=4 et fenc=utf-8 fdm=marker:
