set design_path        "../../../../../../../../rtl/vhdl/code"
set verification_path  "../../../../../../../../verification/tasks/vhdl/library"
set simulation_path    "../../../../../../../../sim/vhdl/verification/tasks"
