<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fast Model Hold: &apos;sclk&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a1~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a2~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a3~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a4~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a5~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a6~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >2.321</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a7~porta_memory_reg0</TD>
<TD >sclk</TD>
<TD >sclk</TD>
<TD >0.000</TD>
<TD >-0.017</TD>
<TD >2.442</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.350</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.122</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.351</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.123</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.495</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.267</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.500</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.258</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.505</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.277</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.509</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.283</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.509</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.261</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.510</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.272</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.511</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.263</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.514</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.288</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.517</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.269</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.530</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.292</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.536</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.294</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.540</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.298</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.545</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.554</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.316</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.556</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.308</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.562</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.324</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.623</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.375</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.624</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.386</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.642</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.396</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.647</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.401</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.658</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.432</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.659</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.413</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.662</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.434</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.665</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.439</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.667</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.439</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.685</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.457</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.693</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.451</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.722</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.496</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.723</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.485</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.723</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.634</TD>
<TD >1.495</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.730</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.479</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.736</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.485</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.751</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.503</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.752</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.614</TD>
<TD >1.504</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.762</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.516</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.785</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.539</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.806</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.580</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.808</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg7</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.566</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.813</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg2</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.571</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.819</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.573</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.822</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.604</TD>
<TD >1.564</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.822</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.604</TD>
<TD >1.564</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.823</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.581</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.827</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.604</TD>
<TD >1.569</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.827</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.581</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.834</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.636</TD>
<TD >1.608</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.835</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.597</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.837</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.620</TD>
<TD >1.595</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.848</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.628</TD>
<TD >1.614</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.852</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.624</TD>
<TD >1.614</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.858</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.607</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.872</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.604</TD>
<TD >1.614</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.873</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.627</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.877</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.631</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.877</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.616</TD>
<TD >1.631</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.919</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.615</TD>
<TD >1.672</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.921</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.628</TD>
<TD >1.687</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.927</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.615</TD>
<TD >1.680</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.930</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.600</TD>
<TD >1.668</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.936</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.600</TD>
<TD >1.674</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.956</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg4</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.705</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.982</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg3</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >9.983</TD>
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg5</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.611</TD>
<TD >1.732</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >9.999</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.612</TD>
<TD >1.749</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >10.012</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|ram_block1a0~porta_we_reg</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.626</TD>
<TD >1.776</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >10.029</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|ram_block1a0~porta_datain_reg6</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >sclk</TD>
<TD >-10.000</TD>
<TD >1.604</TD>
<TD >1.771</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
