<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPULegalizerInfo.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPULegalizerInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPULegalizerInfo.h.html'>AMDGPULegalizerInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPULegalizerInfo ---------------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the Machinelegalizer class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUMACHINELEGALIZER_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html">"llvm/CodeGen/GlobalISel/LegalizerInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUArgumentUsageInfo.h.html">"AMDGPUArgumentUsageInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine" data-ref-filename="llvm..GCNTargetMachine" id="llvm::GCNTargetMachine">GCNTargetMachine</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext" id="llvm::LLVMContext">LLVMContext</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder" id="llvm::MachineIRBuilder">MachineIRBuilder</a>;</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="29">29</th><td><b>struct</b> <dfn class="type" id="llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</dfn>;</td></tr>
<tr><th id="30">30</th><td>}</td></tr>
<tr><th id="31">31</th><td><i class="doc">/// This class provides the information for the target register banks.</i></td></tr>
<tr><th id="32">32</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPULegalizerInfo" title='llvm::AMDGPULegalizerInfo' data-ref="llvm::AMDGPULegalizerInfo" data-ref-filename="llvm..AMDGPULegalizerInfo">AMDGPULegalizerInfo</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo" data-ref-filename="llvm..LegalizerInfo">LegalizerInfo</a> {</td></tr>
<tr><th id="33">33</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl field" id="llvm::AMDGPULegalizerInfo::ST" title='llvm::AMDGPULegalizerInfo::ST' data-ref="llvm::AMDGPULegalizerInfo::ST" data-ref-filename="llvm..AMDGPULegalizerInfo..ST">ST</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>public</b>:</td></tr>
<tr><th id="36">36</th><td>  <dfn class="decl fn" id="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE" title='llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo' data-ref="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE" data-ref-filename="_ZN4llvm19AMDGPULegalizerInfoC1ERKNS_12GCNSubtargetERKNS_16GCNTargetMachineE">AMDGPULegalizerInfo</dfn>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="1ST" data-ref-filename="1ST">ST</dfn>,</td></tr>
<tr><th id="37">37</th><td>                      <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::GCNTargetMachine" title='llvm::GCNTargetMachine' data-ref="llvm::GCNTargetMachine" data-ref-filename="llvm..GCNTargetMachine">GCNTargetMachine</a> &amp;<dfn class="local col2 decl" id="2TM" title='TM' data-type='const llvm::GCNTargetMachine &amp;' data-ref="2TM" data-ref-filename="2TM">TM</dfn>);</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeCustom' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeCustomERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col3 decl" id="3Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="3Helper" data-ref-filename="3Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getSegmentAperture' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18getSegmentApertureEjRNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getSegmentAperture</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="5AddrSpace" data-ref-filename="5AddrSpace">AddrSpace</dfn>,</td></tr>
<tr><th id="42">42</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="6MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="6MRI" data-ref-filename="6MRI">MRI</dfn>,</td></tr>
<tr><th id="43">43</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="7B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="7B" data-ref-filename="7B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAddrSpaceCastERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAddrSpaceCast</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="9MRI" data-ref-filename="9MRI">MRI</dfn>,</td></tr>
<tr><th id="46">46</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="10B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="10B" data-ref-filename="10B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrint' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFrintERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrint</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="12MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="12MRI" data-ref-filename="12MRI">MRI</dfn>,</td></tr>
<tr><th id="48">48</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="13B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="13B" data-ref-filename="13B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFceil' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFceilERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFceil</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="14MI" data-ref-filename="14MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="15MRI" data-ref-filename="15MRI">MRI</dfn>,</td></tr>
<tr><th id="50">50</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="16B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="16B" data-ref-filename="16B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFrem' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFremERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFrem</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI" data-ref-filename="17MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="18MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="18MRI" data-ref-filename="18MRI">MRI</dfn>,</td></tr>
<tr><th id="52">52</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="19B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="19B" data-ref-filename="19B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeIntrinsicTruncERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeIntrinsicTrunc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="20MI" data-ref-filename="20MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="21MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="21MRI" data-ref-filename="21MRI">MRI</dfn>,</td></tr>
<tr><th id="54">54</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="22B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="22B" data-ref-filename="22B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeITOFP' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeITOFPERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeITOFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="23MI" data-ref-filename="23MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="24MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="24MRI" data-ref-filename="24MRI">MRI</dfn>,</td></tr>
<tr><th id="56">56</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="25B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="25B" data-ref-filename="25B">B</dfn>, <em>bool</em> <dfn class="local col6 decl" id="26Signed" title='Signed' data-type='bool' data-ref="26Signed" data-ref-filename="26Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeFPTOI' data-ref="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo13legalizeFPTOIERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeFPTOI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="27MI" data-ref-filename="27MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="28MRI" data-ref-filename="28MRI">MRI</dfn>,</td></tr>
<tr><th id="58">58</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="29B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="29B" data-ref-filename="29B">B</dfn>, <em>bool</em> <dfn class="local col0 decl" id="30Signed" title='Signed' data-type='bool' data-ref="30Signed" data-ref-filename="30Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeMinNumMaxNum</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col1 decl" id="31Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="31Helper" data-ref-filename="31Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="32MI" data-ref-filename="32MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeExtractVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeExtractVectorElt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="34MRI" data-ref-filename="34MRI">MRI</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="35B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="35B" data-ref-filename="35B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeInsertVectorEltERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeInsertVectorElt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="37MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="37MRI" data-ref-filename="37MRI">MRI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="38B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="38B" data-ref-filename="38B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="64">64</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeShuffleVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeShuffleVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeShuffleVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI" data-ref-filename="39MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="40MRI" data-ref-filename="40MRI">MRI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="41B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="41B" data-ref-filename="41B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSinCos' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeSinCosERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSinCos</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="43MRI" data-ref-filename="43MRI">MRI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="44B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="44B" data-ref-filename="44B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" title='llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23buildPCRelGlobalAddressENS_8RegisterENS_3LLTERNS_16MachineIRBuilderEPKNS_11GlobalValueElj">buildPCRelGlobalAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="45DstReg" title='DstReg' data-type='llvm::Register' data-ref="45DstReg" data-ref-filename="45DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col6 decl" id="46PtrTy" title='PtrTy' data-type='llvm::LLT' data-ref="46PtrTy" data-ref-filename="46PtrTy">PtrTy</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="47B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="47B" data-ref-filename="47B">B</dfn>,</td></tr>
<tr><th id="71">71</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="48GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="48GV" data-ref-filename="48GV">GV</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="49Offset" title='Offset' data-type='int64_t' data-ref="49Offset" data-ref-filename="49Offset">Offset</dfn>,</td></tr>
<tr><th id="72">72</th><td>                               <em>unsigned</em> <dfn class="local col0 decl" id="50GAFlags" title='GAFlags' data-type='unsigned int' data-ref="50GAFlags" data-ref-filename="50GAFlags">GAFlags</dfn> = <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="enum" href="SIInstrInfo.h.html#llvm::SIInstrInfo::MO_NONE" title='llvm::SIInstrInfo::MO_NONE' data-ref="llvm::SIInstrInfo::MO_NONE" data-ref-filename="llvm..SIInstrInfo..MO_NONE">MO_NONE</a>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeGlobalValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeGlobalValueERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeGlobalValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="51MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="51MI" data-ref-filename="51MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="52MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="52MRI" data-ref-filename="52MRI">MRI</dfn>,</td></tr>
<tr><th id="75">75</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="53B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="53B" data-ref-filename="53B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col4 decl" id="54Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="54Helper" data-ref-filename="54Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="55MI" data-ref-filename="55MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFMad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFMadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFMad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="56MI" data-ref-filename="56MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="57MRI" data-ref-filename="57MRI">MRI</dfn>,</td></tr>
<tr><th id="79">79</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="58B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="58B" data-ref-filename="58B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeAtomicCmpXChgERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeAtomicCmpXChg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="59MI" data-ref-filename="59MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="60MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="60MRI" data-ref-filename="60MRI">MRI</dfn>,</td></tr>
<tr><th id="82">82</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="61B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="61B" data-ref-filename="61B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" title='llvm::AMDGPULegalizerInfo::legalizeFlog' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFlogERNS_12MachineInstrERNS_16MachineIRBuilderEd">legalizeFlog</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI" data-ref-filename="62MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="63B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="63B" data-ref-filename="63B">B</dfn>,</td></tr>
<tr><th id="84">84</th><td>                    <em>double</em> <dfn class="local col4 decl" id="64Log2BaseInverted" title='Log2BaseInverted' data-type='double' data-ref="64Log2BaseInverted" data-ref-filename="64Log2BaseInverted">Log2BaseInverted</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFExp' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFExpERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFExp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="65MI" data-ref-filename="65MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="66B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="66B" data-ref-filename="66B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFPow' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFPowERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeFPow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="67MI" data-ref-filename="67MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="68B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="68B" data-ref-filename="68B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFFloor' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFFloor</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI" data-ref-filename="69MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="70MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="70MRI" data-ref-filename="70MRI">MRI</dfn>,</td></tr>
<tr><th id="88">88</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="71B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="71B" data-ref-filename="71B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBuildVector' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeBuildVector</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="73MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="73MRI" data-ref-filename="73MRI">MRI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="74B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="74B" data-ref-filename="74B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE">loadInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="75DstReg" title='DstReg' data-type='llvm::Register' data-ref="75DstReg" data-ref-filename="75DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="76B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="76B" data-ref-filename="76B">B</dfn>,</td></tr>
<tr><th id="94">94</th><td>                      <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> *<dfn class="local col7 decl" id="77Arg" title='Arg' data-type='const llvm::ArgDescriptor *' data-ref="77Arg" data-ref-filename="77Arg">Arg</dfn>,</td></tr>
<tr><th id="95">95</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="78ArgRC" title='ArgRC' data-type='const llvm::TargetRegisterClass *' data-ref="78ArgRC" data-ref-filename="78ArgRC">ArgRC</dfn>, <a class="type" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="79ArgTy" title='ArgTy' data-type='llvm::LLT' data-ref="79ArgTy" data-ref-filename="79ArgTy">ArgTy</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::loadInputValue' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">loadInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="80DstReg" title='DstReg' data-type='llvm::Register' data-ref="80DstReg" data-ref-filename="80DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="81B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="81B" data-ref-filename="81B">B</dfn>,</td></tr>
<tr><th id="97">97</th><td>                      <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col2 decl" id="82ArgType" title='ArgType' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="82ArgType" data-ref-filename="82ArgType">ArgType</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" title='llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizePreloadedArgIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderENS_21AMDGPUFunctionArgInfo14PreloadedValueE">legalizePreloadedArgIntrin</dfn>(</td></tr>
<tr><th id="99">99</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="84MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="84MRI" data-ref-filename="84MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="85B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="85B" data-ref-filename="85B">B</dfn>,</td></tr>
<tr><th id="100">100</th><td>    <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo" title='llvm::AMDGPUFunctionArgInfo' data-ref="llvm::AMDGPUFunctionArgInfo" data-ref-filename="llvm..AMDGPUFunctionArgInfo">AMDGPUFunctionArgInfo</a>::<a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::AMDGPUFunctionArgInfo::PreloadedValue" title='llvm::AMDGPUFunctionArgInfo::PreloadedValue' data-ref="llvm::AMDGPUFunctionArgInfo::PreloadedValue" data-ref-filename="llvm..AMDGPUFunctionArgInfo..PreloadedValue">PreloadedValue</a> <dfn class="local col6 decl" id="86ArgType" title='ArgType' data-type='AMDGPUFunctionArgInfo::PreloadedValue' data-ref="86ArgType" data-ref-filename="86ArgType">ArgType</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeUDIV_UREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="88MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="88MRI" data-ref-filename="88MRI">MRI</dfn>,</td></tr>
<tr><th id="103">103</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="89B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="89B" data-ref-filename="89B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM32ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM32Impl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="90B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="90B" data-ref-filename="90B">B</dfn>,</td></tr>
<tr><th id="106">106</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="91DstReg" title='DstReg' data-type='llvm::Register' data-ref="91DstReg" data-ref-filename="91DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92Num" title='Num' data-type='llvm::Register' data-ref="92Num" data-ref-filename="92Num">Num</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="93Den" title='Den' data-type='llvm::Register' data-ref="93Den" data-ref-filename="93Den">Den</dfn>,</td></tr>
<tr><th id="107">107</th><td>                               <em>bool</em> <dfn class="local col4 decl" id="94IsRem" title='IsRem' data-type='bool' data-ref="94IsRem" data-ref-filename="94IsRem">IsRem</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="95MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="95MI" data-ref-filename="95MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="96MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="96MRI" data-ref-filename="96MRI">MRI</dfn>,</td></tr>
<tr><th id="109">109</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="97B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="97B" data-ref-filename="97B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSDIV_SREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSDIV_SREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSDIV_SREM32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSDIV_SREM32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="99MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="99MRI" data-ref-filename="99MRI">MRI</dfn>,</td></tr>
<tr><th id="111">111</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="100B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="100B" data-ref-filename="100B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64Impl' data-ref="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo23legalizeUDIV_UREM64ImplERNS_16MachineIRBuilderENS_8RegisterES3_S3_b">legalizeUDIV_UREM64Impl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="101B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="101B" data-ref-filename="101B">B</dfn>,</td></tr>
<tr><th id="114">114</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="102DstReg" title='DstReg' data-type='llvm::Register' data-ref="102DstReg" data-ref-filename="102DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="103Numer" title='Numer' data-type='llvm::Register' data-ref="103Numer" data-ref-filename="103Numer">Numer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="104Denom" title='Denom' data-type='llvm::Register' data-ref="104Denom" data-ref-filename="104Denom">Denom</dfn>,</td></tr>
<tr><th id="115">115</th><td>                               <em>bool</em> <dfn class="local col5 decl" id="105IsDiv" title='IsDiv' data-type='bool' data-ref="105IsDiv" data-ref-filename="105IsDiv">IsDiv</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeUDIV_UREM64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeUDIV_UREM64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeUDIV_UREM64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI" data-ref-filename="106MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="107MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="107MRI" data-ref-filename="107MRI">MRI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="108B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="108B" data-ref-filename="108B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeSDIV_SREM' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeSDIV_SREMERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeSDIV_SREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="109MI" data-ref-filename="109MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="110MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="110MRI" data-ref-filename="110MRI">MRI</dfn>,</td></tr>
<tr><th id="120">120</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="111B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="111B" data-ref-filename="111B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo12legalizeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="112MI" data-ref-filename="112MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="113MRI" data-ref-filename="113MRI">MRI</dfn>,</td></tr>
<tr><th id="123">123</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="114B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="114B" data-ref-filename="114B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV16' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV16ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="115MI" data-ref-filename="115MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="116MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="116MRI" data-ref-filename="116MRI">MRI</dfn>,</td></tr>
<tr><th id="125">125</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="117B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="117B" data-ref-filename="117B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="126">126</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV32' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="118MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="118MI" data-ref-filename="118MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="119MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="119MRI" data-ref-filename="119MRI">MRI</dfn>,</td></tr>
<tr><th id="127">127</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="120B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="120B" data-ref-filename="120B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIV64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="121MI" data-ref-filename="121MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="122MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="122MRI" data-ref-filename="122MRI">MRI</dfn>,</td></tr>
<tr><th id="129">129</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="123B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="123B" data-ref-filename="123B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFastUnsafeFDIVERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="124MI" data-ref-filename="124MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="125MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="125MRI" data-ref-filename="125MRI">MRI</dfn>,</td></tr>
<tr><th id="131">131</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="126B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="126B" data-ref-filename="126B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64' data-ref="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo24legalizeFastUnsafeFDIV64ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFastUnsafeFDIV64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="127MI" data-ref-filename="127MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="128MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="128MRI" data-ref-filename="128MRI">MRI</dfn>,</td></tr>
<tr><th id="133">133</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="129B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="129B" data-ref-filename="129B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeFDIVFastIntrinERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeFDIVFastIntrin</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="130MI" data-ref-filename="130MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="131MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="131MRI" data-ref-filename="131MRI">MRI</dfn>,</td></tr>
<tr><th id="135">135</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="132B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="132B" data-ref-filename="132B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeRsqClampIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeRsqClampIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="133MI" data-ref-filename="133MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="134MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="134MRI" data-ref-filename="134MRI">MRI</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="135B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="135B" data-ref-filename="135B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" title='llvm::AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo27legalizeDSAtomicFPIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrEj">legalizeDSAtomicFPIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col6 decl" id="136Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="136Helper" data-ref-filename="136Helper">Helper</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="137MI" data-ref-filename="137MI">MI</dfn>, <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col8 decl" id="138IID" title='IID' data-type='Intrinsic::ID' data-ref="138IID" data-ref-filename="138IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::getImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17getImplicitArgPtrENS_8RegisterERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">getImplicitArgPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="139DstReg" title='DstReg' data-type='llvm::Register' data-ref="139DstReg" data-ref-filename="139DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="140MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="140MRI" data-ref-filename="140MRI">MRI</dfn>,</td></tr>
<tr><th id="144">144</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="141B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="141B" data-ref-filename="141B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImplicitArgPtrERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeImplicitArgPtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="142MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="142MI" data-ref-filename="142MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="143MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="143MRI" data-ref-filename="143MRI">MRI</dfn>,</td></tr>
<tr><th id="147">147</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="144B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="144B" data-ref-filename="144B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeIsAddrSpaceERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEj">legalizeIsAddrSpace</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="145MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="145MI" data-ref-filename="145MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="146MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="146MRI" data-ref-filename="146MRI">MRI</dfn>,</td></tr>
<tr><th id="149">149</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="147B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="147B" data-ref-filename="147B">B</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="148AddrSpace" title='AddrSpace' data-type='unsigned int' data-ref="148AddrSpace" data-ref-filename="148AddrSpace">AddrSpace</dfn>) <em>const</em>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="152">152</th><td>  <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" title='llvm::AMDGPULegalizerInfo::splitBufferOffsets' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18splitBufferOffsetsERNS_16MachineIRBuilderENS_8RegisterE">splitBufferOffsets</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="149B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="149B" data-ref-filename="149B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="150OrigOffset" title='OrigOffset' data-type='llvm::Register' data-ref="150OrigOffset" data-ref-filename="150OrigOffset">OrigOffset</dfn>) <em>const</em>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::handleD16VData' data-ref="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb">handleD16VData</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="151B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="151B" data-ref-filename="151B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="152MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="152MRI" data-ref-filename="152MRI">MRI</dfn>,</td></tr>
<tr><th id="155">155</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="153Reg" title='Reg' data-type='llvm::Register' data-ref="153Reg" data-ref-filename="153Reg">Reg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="154ImageStore" title='ImageStore' data-type='bool' data-ref="154ImageStore" data-ref-filename="154ImageStore">ImageStore</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeRawBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeRawBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeRawBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeRawBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeRawBufferStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="155MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="155MI" data-ref-filename="155MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="156MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="156MRI" data-ref-filename="156MRI">MRI</dfn>,</td></tr>
<tr><th id="157">157</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="157B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="157B" data-ref-filename="157B">B</dfn>, <em>bool</em> <dfn class="local col8 decl" id="158IsFormat" title='IsFormat' data-type='bool' data-ref="158IsFormat" data-ref-filename="158IsFormat">IsFormat</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeRawBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeRawBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeRawBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeRawBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEb">legalizeRawBufferLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="159MI" data-ref-filename="159MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="160MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="160MRI" data-ref-filename="160MRI">MRI</dfn>,</td></tr>
<tr><th id="159">159</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col1 decl" id="161B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="161B" data-ref-filename="161B">B</dfn>, <em>bool</em> <dfn class="local col2 decl" id="162IsFormat" title='IsFormat' data-type='bool' data-ref="162IsFormat" data-ref-filename="162IsFormat">IsFormat</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" title='llvm::AMDGPULegalizerInfo::fixStoreSourceType' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18fixStoreSourceTypeERNS_16MachineIRBuilderENS_8RegisterEb">fixStoreSourceType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="163B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="163B" data-ref-filename="163B">B</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="164VData" title='VData' data-type='llvm::Register' data-ref="164VData" data-ref-filename="164VData">VData</dfn>,</td></tr>
<tr><th id="161">161</th><td>                              <em>bool</em> <dfn class="local col5 decl" id="165IsFormat" title='IsFormat' data-type='bool' data-ref="165IsFormat" data-ref-filename="165IsFormat">IsFormat</dfn>) <em>const</em>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferStore' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeBufferStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="166MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="166MI" data-ref-filename="166MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="167MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="167MRI" data-ref-filename="167MRI">MRI</dfn>,</td></tr>
<tr><th id="164">164</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="168B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="168B" data-ref-filename="168B">B</dfn>, <em>bool</em> <dfn class="local col9 decl" id="169IsTyped" title='IsTyped' data-type='bool' data-ref="169IsTyped" data-ref-filename="169IsTyped">IsTyped</dfn>,</td></tr>
<tr><th id="165">165</th><td>                           <em>bool</em> <dfn class="local col0 decl" id="170IsFormat" title='IsFormat' data-type='bool' data-ref="170IsFormat" data-ref-filename="170IsFormat">IsFormat</dfn>) <em>const</em>;</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" title='llvm::AMDGPULegalizerInfo::legalizeBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo18legalizeBufferLoadERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderEbb">legalizeBufferLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="171MI" data-ref-filename="171MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="172MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="172MRI" data-ref-filename="172MRI">MRI</dfn>,</td></tr>
<tr><th id="167">167</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col3 decl" id="173B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="173B" data-ref-filename="173B">B</dfn>, <em>bool</em> <dfn class="local col4 decl" id="174IsFormat" title='IsFormat' data-type='bool' data-ref="174IsFormat" data-ref-filename="174IsFormat">IsFormat</dfn>,</td></tr>
<tr><th id="168">168</th><td>                          <em>bool</em> <dfn class="local col5 decl" id="175IsTyped" title='IsTyped' data-type='bool' data-ref="175IsTyped" data-ref-filename="175IsTyped">IsTyped</dfn>) <em>const</em>;</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" title='llvm::AMDGPULegalizerInfo::legalizeBufferAtomic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBufferAtomicERNS_12MachineInstrERNS_16MachineIRBuilderEj">legalizeBufferAtomic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="176MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="176MI" data-ref-filename="176MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col7 decl" id="177B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="177B" data-ref-filename="177B">B</dfn>,</td></tr>
<tr><th id="170">170</th><td>                            <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/Intrinsics.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col8 decl" id="178IID" title='IID' data-type='Intrinsic::ID' data-ref="178IID" data-ref-filename="178IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeBVHIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderE">legalizeBVHIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI" data-ref-filename="179MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col0 decl" id="180B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="180B" data-ref-filename="180B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">legalizeImageIntrinsic</dfn>(</td></tr>
<tr><th id="175">175</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="181MI" data-ref-filename="181MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="182B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="182B" data-ref-filename="182B">B</dfn>,</td></tr>
<tr><th id="176">176</th><td>      <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col3 decl" id="183Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="183Observer" data-ref-filename="183Observer">Observer</dfn>,</td></tr>
<tr><th id="177">177</th><td>      <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col4 decl" id="184ImageDimIntr" title='ImageDimIntr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="184ImageDimIntr" data-ref-filename="184ImageDimIntr">ImageDimIntr</dfn>) <em>const</em>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeSBufferLoad' data-ref="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo19legalizeSBufferLoadERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeSBufferLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col5 decl" id="185Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="185Helper" data-ref-filename="185Helper">Helper</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="186MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="186MI" data-ref-filename="186MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" title='llvm::AMDGPULegalizerInfo::legalizeAtomicIncDec' data-ref="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo20legalizeAtomicIncDecERNS_12MachineInstrERNS_16MachineIRBuilderEb">legalizeAtomicIncDec</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="187MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="187MI" data-ref-filename="187MI">MI</dfn>,  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="188B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="188B" data-ref-filename="188B">B</dfn>,</td></tr>
<tr><th id="182">182</th><td>                            <em>bool</em> <dfn class="local col9 decl" id="189IsInc" title='IsInc' data-type='bool' data-ref="189IsInc" data-ref-filename="189IsInc">IsInc</dfn>) <em>const</em>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeTrapIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="190MI" data-ref-filename="190MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="191MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="191MRI" data-ref-filename="191MRI">MRI</dfn>,</td></tr>
<tr><th id="185">185</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col2 decl" id="192B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="192B" data-ref-filename="192B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" title='llvm::AMDGPULegalizerInfo::legalizeDebugTrapIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo26legalizeDebugTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE">legalizeDebugTrapIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="193MI" data-ref-filename="193MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="194MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="194MRI" data-ref-filename="194MRI">MRI</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="195B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="195B" data-ref-filename="195B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" title='llvm::AMDGPULegalizerInfo::legalizeIntrinsic' data-ref="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE">legalizeIntrinsic</dfn>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/LegalizerInfo.h.html#llvm::LegalizerHelper" title='llvm::LegalizerHelper' data-ref="llvm::LegalizerHelper" data-ref-filename="llvm..LegalizerHelper">LegalizerHelper</a> &amp;<dfn class="local col6 decl" id="196Helper" title='Helper' data-type='llvm::LegalizerHelper &amp;' data-ref="196Helper" data-ref-filename="196Helper">Helper</dfn>,</td></tr>
<tr><th id="190">190</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="197MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="197MI" data-ref-filename="197MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="191">191</th><td>};</td></tr>
<tr><th id="192">192</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="193">193</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="194">194</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUCallLowering.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>