

================================================================
== Synthesis Summary Report of 'digitrec'
================================================================
+ General Information: 
    * Date:           Wed May  7 05:34:13 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        digitrec
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+----+------------+------------+-----+
    |                Modules                | Issue|      | Latency  |  Latency  | Iteration|          |  Trip |          |      |    |            |            |     |
    |                & Loops                | Type | Slack| (cycles) |    (ns)   |  Latency | Interval | Count | Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +---------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+----+------------+------------+-----+
    |+ digitrec                             |     -|  0.23|  72086001|  3.604e+08|         -|  72086002|      -|        no|     -|   -|  1592 (~0%)|  4779 (~0%)|    -|
    | o TEST_LOOP                           |     -|  3.65|  72086000|  3.604e+08|     36043|         -|   2000|        no|     -|   -|           -|           -|    -|
    |  + digitrec_Pipeline_SET_KNN_SET      |     -|  2.83|         5|     25.000|         -|         5|      -|        no|     -|   -|   196 (~0%)|   100 (~0%)|    -|
    |   o SET_KNN_SET                       |     -|  3.65|         3|     15.000|         1|         1|      3|       yes|     -|   -|           -|           -|    -|
    |  + digitrec_Pipeline_3                |     -|  2.29|        12|     60.000|         -|        12|      -|        no|     -|   -|     6 (~0%)|    48 (~0%)|    -|
    |   o Loop 1                            |     -|  3.65|        10|     50.000|         1|         1|     10|       yes|     -|   -|           -|           -|    -|
    |  + digitrec_Pipeline_TRAINING_LOOP    |     -|  0.23|     36005|  1.800e+05|         -|     36005|      -|        no|     -|   -|   704 (~0%)|  4031 (~0%)|    -|
    |   o TRAINING_LOOP                     |    II|  3.65|     36003|  1.800e+05|         6|         2|  18000|       yes|     -|   -|           -|           -|    -|
    |  + digitrec_Pipeline_VITIS_LOOP_72_1  |     -|  1.37|         5|     25.000|         -|         5|      -|        no|     -|   -|   107 (~0%)|   187 (~0%)|    -|
    |   o VITIS_LOOP_72_1                   |     -|  3.65|         3|     15.000|         2|         1|      3|       yes|     -|   -|           -|           -|    -|
    |  + digitrec_Pipeline_VITIS_LOOP_75_2  |     -|  1.40|        12|     60.000|         -|        12|      -|        no|     -|   -|    51 (~0%)|   137 (~0%)|    -|
    |   o VITIS_LOOP_75_2                   |     -|  3.65|        10|     50.000|         2|         1|     10|       yes|     -|   -|           -|           -|    -|
    +---------------------------------------+------+------+----------+-----------+----------+----------+-------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+----------+
| Interface             | Bitwidth |
+-----------------------+----------+
| results_address0      | 11       |
| results_d0            | 8        |
| test_set_address0     | 13       |
| test_set_address1     | 13       |
| test_set_q0           | 64       |
| test_set_q1           | 64       |
| training_set_address0 | 17       |
| training_set_address1 | 17       |
| training_set_q0       | 64       |
| training_set_q1       | 64       |
+-----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+--------------------------------+
| Argument     | Direction | Datatype                       |
+--------------+-----------+--------------------------------+
| training_set | in        | long long unsigned int const * |
| test_set     | in        | long long unsigned int const * |
| results      | out       | unsigned char*                 |
+--------------+-----------+--------------------------------+

* SW-to-HW Mapping
+--------------+-----------------------+---------+----------+
| Argument     | HW Interface          | HW Type | HW Usage |
+--------------+-----------------------+---------+----------+
| training_set | training_set_address0 | port    | offset   |
| training_set | training_set_ce0      | port    |          |
| training_set | training_set_q0       | port    |          |
| training_set | training_set_address1 | port    | offset   |
| training_set | training_set_ce1      | port    |          |
| training_set | training_set_q1       | port    |          |
| test_set     | test_set_address0     | port    | offset   |
| test_set     | test_set_ce0          | port    |          |
| test_set     | test_set_q0           | port    |          |
| test_set     | test_set_address1     | port    | offset   |
| test_set     | test_set_ce1          | port    |          |
| test_set     | test_set_q1           | port    |          |
| results      | results_address0      | port    | offset   |
| results      | results_ce0           | port    |          |
| results      | results_we0           | port    |          |
| results      | results_d0            | port    |          |
+--------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+
| + digitrec                           | 0   |        |             |     |        |         |
|   add_ln100_fu_261_p2                | -   |        | add_ln100   | add | fabric | 0       |
|  + digitrec_Pipeline_SET_KNN_SET     | 0   |        |             |     |        |         |
|    add_ln103_fu_204_p2               | -   |        | add_ln103   | add | fabric | 0       |
|  + digitrec_Pipeline_3               | 0   |        |             |     |        |         |
|    empty_30_fu_56_p2                 | -   |        | empty_30    | add | fabric | 0       |
|  + digitrec_Pipeline_TRAINING_LOOP   | 0   |        |             |     |        |         |
|    add_ln111_fu_466_p2               | -   |        | add_ln111   | add | fabric | 0       |
|    sub_ln23_fu_916_p2                | -   |        | sub_ln23    | sub | fabric | 0       |
|    add_ln24_4_fu_1520_p2             | -   |        | add_ln24_4  | add | fabric | 0       |
|    add_ln24_fu_1526_p2               | -   |        | add_ln24    | add | fabric | 0       |
|    add_ln26_fu_3615_p2               | -   |        | add_ln26    | add | fabric | 0       |
|    add_ln27_fu_3621_p2               | -   |        | add_ln27    | add | fabric | 0       |
|    add_ln27_1_fu_3655_p2             | -   |        | add_ln27_1  | add | fabric | 0       |
|    add_ln29_4_fu_3671_p2             | -   |        | add_ln29_4  | add | fabric | 0       |
|    sub_ln23_1_fu_2405_p2             | -   |        | sub_ln23_1  | sub | fabric | 0       |
|    add_ln24_5_fu_3009_p2             | -   |        | add_ln24_5  | add | fabric | 0       |
|    add_ln24_1_fu_3015_p2             | -   |        | add_ln24_1  | add | fabric | 0       |
|    add_ln26_1_fu_3809_p2             | -   |        | add_ln26_1  | add | fabric | 0       |
|    add_ln27_2_fu_3815_p2             | -   |        | add_ln27_2  | add | fabric | 0       |
|    add_ln27_3_fu_3849_p2             | -   |        | add_ln27_3  | add | fabric | 0       |
|    add_ln29_6_fu_3865_p2             | -   |        | add_ln29_6  | add | fabric | 0       |
|    sub_ln23_2_fu_4282_p2             | -   |        | sub_ln23_2  | sub | fabric | 0       |
|    add_ln24_6_fu_4886_p2             | -   |        | add_ln24_6  | add | fabric | 0       |
|    add_ln24_2_fu_4892_p2             | -   |        | add_ln24_2  | add | fabric | 0       |
|    add_ln26_2_fu_6989_p2             | -   |        | add_ln26_2  | add | fabric | 0       |
|    add_ln27_4_fu_6995_p2             | -   |        | add_ln27_4  | add | fabric | 0       |
|    add_ln27_5_fu_7029_p2             | -   |        | add_ln27_5  | add | fabric | 0       |
|    add_ln29_8_fu_7045_p2             | -   |        | add_ln29_8  | add | fabric | 0       |
|    sub_ln23_3_fu_5771_p2             | -   |        | sub_ln23_3  | sub | fabric | 0       |
|    add_ln24_7_fu_6375_p2             | -   |        | add_ln24_7  | add | fabric | 0       |
|    add_ln24_3_fu_6381_p2             | -   |        | add_ln24_3  | add | fabric | 0       |
|    add_ln26_3_fu_7183_p2             | -   |        | add_ln26_3  | add | fabric | 0       |
|    add_ln27_6_fu_7189_p2             | -   |        | add_ln27_6  | add | fabric | 0       |
|    add_ln27_7_fu_7223_p2             | -   |        | add_ln27_7  | add | fabric | 0       |
|    add_ln29_10_fu_7239_p2            | -   |        | add_ln29_10 | add | fabric | 0       |
|    add_ln39_fu_7307_p2               | -   |        | add_ln39    | add | fabric | 0       |
|    add_ln39_1_fu_7317_p2             | -   |        | add_ln39_1  | add | fabric | 0       |
|    dists_0_fu_7327_p2                | -   |        | dists_0     | add | fabric | 0       |
|    next_mul_fu_7390_p2               | -   |        | next_mul    | add | fabric | 0       |
|  + digitrec_Pipeline_VITIS_LOOP_72_1 | 0   |        |             |     |        |         |
|    add_ln72_fu_111_p2                | -   |        | add_ln72    | add | fabric | 0       |
|    votes_d0                          | -   |        | add_ln73    | add | fabric | 0       |
|  + digitrec_Pipeline_VITIS_LOOP_75_2 | 0   |        |             |     |        |         |
|    i_2_fu_90_p2                      | -   |        | i_2         | add | fabric | 0       |
+--------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + digitrec | 0    | 0    |        |          |         |      |         |
|   votes_U  | -    | -    |        | votes    | ram_s2p | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

