INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/new/VGA_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sources_1/new/frame_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogDesign/VGA_PIC_Show/VGA_PIC_Show.srcs/sim_1/new/tbfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbfile
