{"position": "Analog Design Engineer", "company": "IBM", "profiles": ["Skills Aerospace Earned Value Management Engineering Testing Integration System Design Requirements Analysis Engineering Management Aircraft Systems Engineering Flight Test Program Management Cross-functional Team... Avionics Embedded Systems DoD Military Requirements Management Labview Information Assurance PCB design ClearCase Security Clearance Software Engineering Telelogic DOORS Radar System Architecture System Requirements Configuration Management Electrical Engineering Defense Navy C4ISR Space Systems Spacecraft Trade Studies UAV Defence Simulations Aerospace Engineering Aeronautics Tactical Data Links Systems Design See 28+ \u00a0 \u00a0 See less Skills  Aerospace Earned Value Management Engineering Testing Integration System Design Requirements Analysis Engineering Management Aircraft Systems Engineering Flight Test Program Management Cross-functional Team... Avionics Embedded Systems DoD Military Requirements Management Labview Information Assurance PCB design ClearCase Security Clearance Software Engineering Telelogic DOORS Radar System Architecture System Requirements Configuration Management Electrical Engineering Defense Navy C4ISR Space Systems Spacecraft Trade Studies UAV Defence Simulations Aerospace Engineering Aeronautics Tactical Data Links Systems Design See 28+ \u00a0 \u00a0 See less Aerospace Earned Value Management Engineering Testing Integration System Design Requirements Analysis Engineering Management Aircraft Systems Engineering Flight Test Program Management Cross-functional Team... Avionics Embedded Systems DoD Military Requirements Management Labview Information Assurance PCB design ClearCase Security Clearance Software Engineering Telelogic DOORS Radar System Architecture System Requirements Configuration Management Electrical Engineering Defense Navy C4ISR Space Systems Spacecraft Trade Studies UAV Defence Simulations Aerospace Engineering Aeronautics Tactical Data Links Systems Design See 28+ \u00a0 \u00a0 See less Aerospace Earned Value Management Engineering Testing Integration System Design Requirements Analysis Engineering Management Aircraft Systems Engineering Flight Test Program Management Cross-functional Team... Avionics Embedded Systems DoD Military Requirements Management Labview Information Assurance PCB design ClearCase Security Clearance Software Engineering Telelogic DOORS Radar System Architecture System Requirements Configuration Management Electrical Engineering Defense Navy C4ISR Space Systems Spacecraft Trade Studies UAV Defence Simulations Aerospace Engineering Aeronautics Tactical Data Links Systems Design See 28+ \u00a0 \u00a0 See less Honors & Awards ", "Summary have fun Summary have fun have fun have fun Experience Senior Mixed Signal Design Engineer Microsoft June 2012  \u2013 Present (3 years 3 months) Redmond, WA work on cool stuff Analog Design Engineer IBM January 2003  \u2013  June 2012  (9 years 6 months) worked on cool stuff Electrical Packaging Engineer IBM January 1997  \u2013  December 2002  (6 years) worked on cool stuff Senior Mixed Signal Design Engineer Microsoft June 2012  \u2013 Present (3 years 3 months) Redmond, WA work on cool stuff Senior Mixed Signal Design Engineer Microsoft June 2012  \u2013 Present (3 years 3 months) Redmond, WA work on cool stuff Analog Design Engineer IBM January 2003  \u2013  June 2012  (9 years 6 months) worked on cool stuff Analog Design Engineer IBM January 2003  \u2013  June 2012  (9 years 6 months) worked on cool stuff Electrical Packaging Engineer IBM January 1997  \u2013  December 2002  (6 years) worked on cool stuff Electrical Packaging Engineer IBM January 1997  \u2013  December 2002  (6 years) worked on cool stuff Languages English English English Skills Analog Circuit Design Signal Integrity I/O Link Analysis Patent Development IC Hardware... Patents Verilog SoC Circuit Design VLSI Cadence Virtuoso IC VHDL Semiconductors ASIC Debugging Hardware Architecture PCB design Electrical Engineering Microprocessors EDA Testing Perl Simulations Electronics TCL Computer Architecture CMOS Embedded Systems Mixed Signal Static Timing Analysis Physical Design Integrated Circuit... Functional Verification Logic Design Analog SPICE Cadence High-speed Digital... High Speed Interfaces See 25+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Signal Integrity I/O Link Analysis Patent Development IC Hardware... Patents Verilog SoC Circuit Design VLSI Cadence Virtuoso IC VHDL Semiconductors ASIC Debugging Hardware Architecture PCB design Electrical Engineering Microprocessors EDA Testing Perl Simulations Electronics TCL Computer Architecture CMOS Embedded Systems Mixed Signal Static Timing Analysis Physical Design Integrated Circuit... Functional Verification Logic Design Analog SPICE Cadence High-speed Digital... High Speed Interfaces See 25+ \u00a0 \u00a0 See less Analog Circuit Design Signal Integrity I/O Link Analysis Patent Development IC Hardware... Patents Verilog SoC Circuit Design VLSI Cadence Virtuoso IC VHDL Semiconductors ASIC Debugging Hardware Architecture PCB design Electrical Engineering Microprocessors EDA Testing Perl Simulations Electronics TCL Computer Architecture CMOS Embedded Systems Mixed Signal Static Timing Analysis Physical Design Integrated Circuit... Functional Verification Logic Design Analog SPICE Cadence High-speed Digital... High Speed Interfaces See 25+ \u00a0 \u00a0 See less Analog Circuit Design Signal Integrity I/O Link Analysis Patent Development IC Hardware... Patents Verilog SoC Circuit Design VLSI Cadence Virtuoso IC VHDL Semiconductors ASIC Debugging Hardware Architecture PCB design Electrical Engineering Microprocessors EDA Testing Perl Simulations Electronics TCL Computer Architecture CMOS Embedded Systems Mixed Signal Static Timing Analysis Physical Design Integrated Circuit... Functional Verification Logic Design Analog SPICE Cadence High-speed Digital... High Speed Interfaces See 25+ \u00a0 \u00a0 See less Education The University of North Dakota BS,  Electrical Engineering 1996  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi - Student Vice President of local chapter ,  Eta Kappa Nu - Student President of local chapter Hibbing Community College Pre-engineering 1994  \u2013 1996 Activities and Societies:\u00a0 Phi Theta Kappa - Student President of local chapter The University of North Dakota BS,  Electrical Engineering 1996  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi - Student Vice President of local chapter ,  Eta Kappa Nu - Student President of local chapter The University of North Dakota BS,  Electrical Engineering 1996  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi - Student Vice President of local chapter ,  Eta Kappa Nu - Student President of local chapter The University of North Dakota BS,  Electrical Engineering 1996  \u2013 1998 Activities and Societies:\u00a0 Tau Beta Pi - Student Vice President of local chapter ,  Eta Kappa Nu - Student President of local chapter Hibbing Community College Pre-engineering 1994  \u2013 1996 Activities and Societies:\u00a0 Phi Theta Kappa - Student President of local chapter Hibbing Community College Pre-engineering 1994  \u2013 1996 Activities and Societies:\u00a0 Phi Theta Kappa - Student President of local chapter Hibbing Community College Pre-engineering 1994  \u2013 1996 Activities and Societies:\u00a0 Phi Theta Kappa - Student President of local chapter ", "Summary Engaged in design and development work of Analog Integrated Circuits for various applications.Previously worked with INTERSIL CORPORATION Bangalore (INDIA) as Lead design Engineer for Precision Analog Circuits Design, QualCore Logic Ltd Hyderabad(INDIA) as Member Technical Staff for Power Management Applications & Biomorphic Microsystems Corp ,Gurgaon (INDIA) as Analog Design Engineer for CMOS Image Sensor(Cell Phone Camera Chip) Application. \n \nSpecialties: Analog Circuit Design & Development of High Performance Integrated Circuits for Consumer, Computing and Industrial Application. Summary Engaged in design and development work of Analog Integrated Circuits for various applications.Previously worked with INTERSIL CORPORATION Bangalore (INDIA) as Lead design Engineer for Precision Analog Circuits Design, QualCore Logic Ltd Hyderabad(INDIA) as Member Technical Staff for Power Management Applications & Biomorphic Microsystems Corp ,Gurgaon (INDIA) as Analog Design Engineer for CMOS Image Sensor(Cell Phone Camera Chip) Application. \n \nSpecialties: Analog Circuit Design & Development of High Performance Integrated Circuits for Consumer, Computing and Industrial Application. Engaged in design and development work of Analog Integrated Circuits for various applications.Previously worked with INTERSIL CORPORATION Bangalore (INDIA) as Lead design Engineer for Precision Analog Circuits Design, QualCore Logic Ltd Hyderabad(INDIA) as Member Technical Staff for Power Management Applications & Biomorphic Microsystems Corp ,Gurgaon (INDIA) as Analog Design Engineer for CMOS Image Sensor(Cell Phone Camera Chip) Application. \n \nSpecialties: Analog Circuit Design & Development of High Performance Integrated Circuits for Consumer, Computing and Industrial Application. Engaged in design and development work of Analog Integrated Circuits for various applications.Previously worked with INTERSIL CORPORATION Bangalore (INDIA) as Lead design Engineer for Precision Analog Circuits Design, QualCore Logic Ltd Hyderabad(INDIA) as Member Technical Staff for Power Management Applications & Biomorphic Microsystems Corp ,Gurgaon (INDIA) as Analog Design Engineer for CMOS Image Sensor(Cell Phone Camera Chip) Application. \n \nSpecialties: Analog Circuit Design & Development of High Performance Integrated Circuits for Consumer, Computing and Industrial Application. Experience Ananlog Design Engineer IBM April 2013  \u2013 Present (2 years 5 months) Bangalore High Speed Serial Links, DDR PHY Lead Design Engineer Intersil Corporation September 2007  \u2013  February 2013  (5 years 6 months) Bangalore, India Video Security Solutions,Precision Power Monitors, Gas Sensor Analog Frond End,High Precision Amplifiers ,Multi Cell Battery Monitor, Analog to Digital Convertors, Digital to Analog Convertors Circuit Design and Development. Analog Design Engineer QualCore Logic Ltd August 2006  \u2013  September 2007  (1 year 2 months) Hyderabad ,India Voltage Regulators, Bandgaps, Charge Pump Circuits and Power Management Application Analog Circuit Design. Analog Design Engineer Biomorphic Microsystems corporation April 2003  \u2013  July 2006  (3 years 4 months) Gurgaon, India Switch Capacitor Amplifiers, Analog Buffers and Image Sensor Chain and system developments for Multi Million Pixels CMOS Imager Sensor Chips for Cell Phone Cameras. Ananlog Design Engineer IBM April 2013  \u2013 Present (2 years 5 months) Bangalore High Speed Serial Links, DDR PHY Ananlog Design Engineer IBM April 2013  \u2013 Present (2 years 5 months) Bangalore High Speed Serial Links, DDR PHY Lead Design Engineer Intersil Corporation September 2007  \u2013  February 2013  (5 years 6 months) Bangalore, India Video Security Solutions,Precision Power Monitors, Gas Sensor Analog Frond End,High Precision Amplifiers ,Multi Cell Battery Monitor, Analog to Digital Convertors, Digital to Analog Convertors Circuit Design and Development. Lead Design Engineer Intersil Corporation September 2007  \u2013  February 2013  (5 years 6 months) Bangalore, India Video Security Solutions,Precision Power Monitors, Gas Sensor Analog Frond End,High Precision Amplifiers ,Multi Cell Battery Monitor, Analog to Digital Convertors, Digital to Analog Convertors Circuit Design and Development. Analog Design Engineer QualCore Logic Ltd August 2006  \u2013  September 2007  (1 year 2 months) Hyderabad ,India Voltage Regulators, Bandgaps, Charge Pump Circuits and Power Management Application Analog Circuit Design. Analog Design Engineer QualCore Logic Ltd August 2006  \u2013  September 2007  (1 year 2 months) Hyderabad ,India Voltage Regulators, Bandgaps, Charge Pump Circuits and Power Management Application Analog Circuit Design. Analog Design Engineer Biomorphic Microsystems corporation April 2003  \u2013  July 2006  (3 years 4 months) Gurgaon, India Switch Capacitor Amplifiers, Analog Buffers and Image Sensor Chain and system developments for Multi Million Pixels CMOS Imager Sensor Chips for Cell Phone Cameras. Analog Design Engineer Biomorphic Microsystems corporation April 2003  \u2013  July 2006  (3 years 4 months) Gurgaon, India Switch Capacitor Amplifiers, Analog Buffers and Image Sensor Chain and system developments for Multi Million Pixels CMOS Imager Sensor Chips for Cell Phone Cameras. Skills Mixed Signal Analog Circuit Design Analog IC ASIC CMOS SoC Semiconductors Circuit Design SERDES Integrated Circuit... Simulations Sensors Power Management Verilog Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Skills  Mixed Signal Analog Circuit Design Analog IC ASIC CMOS SoC Semiconductors Circuit Design SERDES Integrated Circuit... Simulations Sensors Power Management Verilog Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Mixed Signal Analog Circuit Design Analog IC ASIC CMOS SoC Semiconductors Circuit Design SERDES Integrated Circuit... Simulations Sensors Power Management Verilog Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Mixed Signal Analog Circuit Design Analog IC ASIC CMOS SoC Semiconductors Circuit Design SERDES Integrated Circuit... Simulations Sensors Power Management Verilog Cadence Virtuoso See 1+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Roorkee 1998  \u2013 2003 Indian Institute of Technology, Roorkee 1998  \u2013 2003 Indian Institute of Technology, Roorkee 1998  \u2013 2003 Indian Institute of Technology, Roorkee 1998  \u2013 2003 Honors & Awards Intersil Energizer Gold Award Intersil Corp December 2012 Intersil Energizer Gold award for Precision DAC Design  Additional Honors & Awards Intersil Engineering Conference(IEC) Papers- \n \nNovel gain-CMRR trim technique for three amp Instrumentation Amplifier (IEC -2013) - Ankur K Singh \n \n5.5V Rail-To-Rail, Zero Drift Programmable Gain Instrumentation Amplifier(IEC - 2012) - Ankur K Singh, Chellappa S, B Sharma \n \nHigh Side 6-60V Current Sense Amplifier(IEC-2009)- B Sharma, Ankur K Singh \n \n3-8 Cells Battery Protection IC for Consumer Application (IEC-2009) - Team Paper Intersil Energizer Gold Award Intersil Corp December 2012 Intersil Energizer Gold award for Precision DAC Design  Intersil Energizer Gold Award Intersil Corp December 2012 Intersil Energizer Gold award for Precision DAC Design  Intersil Energizer Gold Award Intersil Corp December 2012 Intersil Energizer Gold award for Precision DAC Design  Additional Honors & Awards Intersil Engineering Conference(IEC) Papers- \n \nNovel gain-CMRR trim technique for three amp Instrumentation Amplifier (IEC -2013) - Ankur K Singh \n \n5.5V Rail-To-Rail, Zero Drift Programmable Gain Instrumentation Amplifier(IEC - 2012) - Ankur K Singh, Chellappa S, B Sharma \n \nHigh Side 6-60V Current Sense Amplifier(IEC-2009)- B Sharma, Ankur K Singh \n \n3-8 Cells Battery Protection IC for Consumer Application (IEC-2009) - Team Paper Additional Honors & Awards Intersil Engineering Conference(IEC) Papers- \n \nNovel gain-CMRR trim technique for three amp Instrumentation Amplifier (IEC -2013) - Ankur K Singh \n \n5.5V Rail-To-Rail, Zero Drift Programmable Gain Instrumentation Amplifier(IEC - 2012) - Ankur K Singh, Chellappa S, B Sharma \n \nHigh Side 6-60V Current Sense Amplifier(IEC-2009)- B Sharma, Ankur K Singh \n \n3-8 Cells Battery Protection IC for Consumer Application (IEC-2009) - Team Paper Additional Honors & Awards Intersil Engineering Conference(IEC) Papers- \n \nNovel gain-CMRR trim technique for three amp Instrumentation Amplifier (IEC -2013) - Ankur K Singh \n \n5.5V Rail-To-Rail, Zero Drift Programmable Gain Instrumentation Amplifier(IEC - 2012) - Ankur K Singh, Chellappa S, B Sharma \n \nHigh Side 6-60V Current Sense Amplifier(IEC-2009)- B Sharma, Ankur K Singh \n \n3-8 Cells Battery Protection IC for Consumer Application (IEC-2009) - Team Paper ", "Summary Analog & Mixed Signal Circuit Design \n \nExperience in Analog development of PLL cores primarily for High Speed Serial Links \n \nInvolved in all aspects of development including specification, high level modeling, design and analysis, characterization and qualification and program management. \n \nSkills include: \nAnalog circuit design  \nBehavioral modeling - VerilogAMS and MATLAB \nHardware analysis / debug \nCustom physical design  \nProficient in CAD tools primarily in the Cadence Framework \n \nExperience in technologies down to 14nm including SOI and bulk technologies. Summary Analog & Mixed Signal Circuit Design \n \nExperience in Analog development of PLL cores primarily for High Speed Serial Links \n \nInvolved in all aspects of development including specification, high level modeling, design and analysis, characterization and qualification and program management. \n \nSkills include: \nAnalog circuit design  \nBehavioral modeling - VerilogAMS and MATLAB \nHardware analysis / debug \nCustom physical design  \nProficient in CAD tools primarily in the Cadence Framework \n \nExperience in technologies down to 14nm including SOI and bulk technologies. Analog & Mixed Signal Circuit Design \n \nExperience in Analog development of PLL cores primarily for High Speed Serial Links \n \nInvolved in all aspects of development including specification, high level modeling, design and analysis, characterization and qualification and program management. \n \nSkills include: \nAnalog circuit design  \nBehavioral modeling - VerilogAMS and MATLAB \nHardware analysis / debug \nCustom physical design  \nProficient in CAD tools primarily in the Cadence Framework \n \nExperience in technologies down to 14nm including SOI and bulk technologies. Analog & Mixed Signal Circuit Design \n \nExperience in Analog development of PLL cores primarily for High Speed Serial Links \n \nInvolved in all aspects of development including specification, high level modeling, design and analysis, characterization and qualification and program management. \n \nSkills include: \nAnalog circuit design  \nBehavioral modeling - VerilogAMS and MATLAB \nHardware analysis / debug \nCustom physical design  \nProficient in CAD tools primarily in the Cadence Framework \n \nExperience in technologies down to 14nm including SOI and bulk technologies. Experience Analog Design Engineer Unitec Semicondutores November 2013  \u2013 Present (1 year 10 months) Analog Design Engineer IBM 2004  \u2013  July 2013  (9 years) Essex Junction, VT Design & characterization of PLLs \nPrimarily LC Tank for serial data transfer \ncharge pumps, vco, dividers, receivers \nlab characterization including wave crest, agilent & rhode & shwarz phase noise analyis \nspectrum analyzers etc \n \nhigh level definition & modeling using veriloga & matlab \ndesign and analysis Spectre, Spectre RF, AMS \nlayout, LVS, DRC \n \nTeam lead for several cores including responsibilities for schedule, status, rules, & qualification Application Engineer IBM 2002  \u2013  2004  (2 years) Essex Junction, VT Application Engineer \ndebugging customer problems involving design, tool, & technology issues \nreference designs  \nfrac N PLL  \nRF driver Analog Design Engineer IBM 1995  \u2013  2002  (7 years) Essex Junction, VT Development of Mixed Signal Read Channel chips for disk drives\t \n \nIntegration engineer \nTest development \nCharacterization / qualification \nYield debug \nIntegration / optimization into disk drive at customer site \nCustomer liaison for definition, status, issues \n \nAnalog design  \ncharge pump, ADC, support circuits Analog Design Engineer IBM 1991  \u2013  1996  (5 years) Essex Junction, VT Development of BiPolar analog circuits including driver and transceiver cirtcuits Software Engineer IBM 1986  \u2013  1991  (5 years) Gaithersburg, MD Software / signal processing for classified project Analog Design Engineer IBM 1982  \u2013  1986  (4 years) Essex Junction, VT Advanced Memory development \nDesign and analysis of Sense Amp & other support circuit (word/bit line drivers, data buffers) \nHardware characterization Analog Design Engineer Unitec Semicondutores November 2013  \u2013 Present (1 year 10 months) Analog Design Engineer Unitec Semicondutores November 2013  \u2013 Present (1 year 10 months) Analog Design Engineer IBM 2004  \u2013  July 2013  (9 years) Essex Junction, VT Design & characterization of PLLs \nPrimarily LC Tank for serial data transfer \ncharge pumps, vco, dividers, receivers \nlab characterization including wave crest, agilent & rhode & shwarz phase noise analyis \nspectrum analyzers etc \n \nhigh level definition & modeling using veriloga & matlab \ndesign and analysis Spectre, Spectre RF, AMS \nlayout, LVS, DRC \n \nTeam lead for several cores including responsibilities for schedule, status, rules, & qualification Analog Design Engineer IBM 2004  \u2013  July 2013  (9 years) Essex Junction, VT Design & characterization of PLLs \nPrimarily LC Tank for serial data transfer \ncharge pumps, vco, dividers, receivers \nlab characterization including wave crest, agilent & rhode & shwarz phase noise analyis \nspectrum analyzers etc \n \nhigh level definition & modeling using veriloga & matlab \ndesign and analysis Spectre, Spectre RF, AMS \nlayout, LVS, DRC \n \nTeam lead for several cores including responsibilities for schedule, status, rules, & qualification Application Engineer IBM 2002  \u2013  2004  (2 years) Essex Junction, VT Application Engineer \ndebugging customer problems involving design, tool, & technology issues \nreference designs  \nfrac N PLL  \nRF driver Application Engineer IBM 2002  \u2013  2004  (2 years) Essex Junction, VT Application Engineer \ndebugging customer problems involving design, tool, & technology issues \nreference designs  \nfrac N PLL  \nRF driver Analog Design Engineer IBM 1995  \u2013  2002  (7 years) Essex Junction, VT Development of Mixed Signal Read Channel chips for disk drives\t \n \nIntegration engineer \nTest development \nCharacterization / qualification \nYield debug \nIntegration / optimization into disk drive at customer site \nCustomer liaison for definition, status, issues \n \nAnalog design  \ncharge pump, ADC, support circuits Analog Design Engineer IBM 1995  \u2013  2002  (7 years) Essex Junction, VT Development of Mixed Signal Read Channel chips for disk drives\t \n \nIntegration engineer \nTest development \nCharacterization / qualification \nYield debug \nIntegration / optimization into disk drive at customer site \nCustomer liaison for definition, status, issues \n \nAnalog design  \ncharge pump, ADC, support circuits Analog Design Engineer IBM 1991  \u2013  1996  (5 years) Essex Junction, VT Development of BiPolar analog circuits including driver and transceiver cirtcuits Analog Design Engineer IBM 1991  \u2013  1996  (5 years) Essex Junction, VT Development of BiPolar analog circuits including driver and transceiver cirtcuits Software Engineer IBM 1986  \u2013  1991  (5 years) Gaithersburg, MD Software / signal processing for classified project Software Engineer IBM 1986  \u2013  1991  (5 years) Gaithersburg, MD Software / signal processing for classified project Analog Design Engineer IBM 1982  \u2013  1986  (4 years) Essex Junction, VT Advanced Memory development \nDesign and analysis of Sense Amp & other support circuit (word/bit line drivers, data buffers) \nHardware characterization Analog Design Engineer IBM 1982  \u2013  1986  (4 years) Essex Junction, VT Advanced Memory development \nDesign and analysis of Sense Amp & other support circuit (word/bit line drivers, data buffers) \nHardware characterization Skills ASIC Semiconductors CMOS IC VLSI Perl Debugging Mixed Signal Analog Circuit Design Analog Circuit Design Linux C Cadence Virtuoso EDA Unix Simulations Physical Design PLL See 4+ \u00a0 \u00a0 See less Skills  ASIC Semiconductors CMOS IC VLSI Perl Debugging Mixed Signal Analog Circuit Design Analog Circuit Design Linux C Cadence Virtuoso EDA Unix Simulations Physical Design PLL See 4+ \u00a0 \u00a0 See less ASIC Semiconductors CMOS IC VLSI Perl Debugging Mixed Signal Analog Circuit Design Analog Circuit Design Linux C Cadence Virtuoso EDA Unix Simulations Physical Design PLL See 4+ \u00a0 \u00a0 See less ASIC Semiconductors CMOS IC VLSI Perl Debugging Mixed Signal Analog Circuit Design Analog Circuit Design Linux C Cadence Virtuoso EDA Unix Simulations Physical Design PLL See 4+ \u00a0 \u00a0 See less Education Purdue University Bachelor of Science (BS),  Electrical and Electronics Engineering 1977  \u2013 1981 Purdue University Bachelor of Science (BS),  Electrical and Electronics Engineering 1977  \u2013 1981 Purdue University Bachelor of Science (BS),  Electrical and Electronics Engineering 1977  \u2013 1981 Purdue University Bachelor of Science (BS),  Electrical and Electronics Engineering 1977  \u2013 1981 ", "Summary -\tEngineering project manager with extensive experience developing project plans for capital release, start-up, installation and acceptance testing of new capital equipment \n-\tResults-driven engineer with experience streamlining operations. \n-\tExperience with safety training and programs including LOTO (lock out/tag out), gas/chemical handling and awareness and confined space entry. \n-\tProcess development expert adept at evaluating work methods/procedures.  \n-\tTeam builder and decision maker who excels at managing multiple activities in complex operations.  \n-\tAble to resolve complex logistical, process and equipment issues in a timely and profitable manner.  \n-\tConsistently attain productivity, cycle time, customer satisfaction, equipment utilization and quality goals Summary -\tEngineering project manager with extensive experience developing project plans for capital release, start-up, installation and acceptance testing of new capital equipment \n-\tResults-driven engineer with experience streamlining operations. \n-\tExperience with safety training and programs including LOTO (lock out/tag out), gas/chemical handling and awareness and confined space entry. \n-\tProcess development expert adept at evaluating work methods/procedures.  \n-\tTeam builder and decision maker who excels at managing multiple activities in complex operations.  \n-\tAble to resolve complex logistical, process and equipment issues in a timely and profitable manner.  \n-\tConsistently attain productivity, cycle time, customer satisfaction, equipment utilization and quality goals -\tEngineering project manager with extensive experience developing project plans for capital release, start-up, installation and acceptance testing of new capital equipment \n-\tResults-driven engineer with experience streamlining operations. \n-\tExperience with safety training and programs including LOTO (lock out/tag out), gas/chemical handling and awareness and confined space entry. \n-\tProcess development expert adept at evaluating work methods/procedures.  \n-\tTeam builder and decision maker who excels at managing multiple activities in complex operations.  \n-\tAble to resolve complex logistical, process and equipment issues in a timely and profitable manner.  \n-\tConsistently attain productivity, cycle time, customer satisfaction, equipment utilization and quality goals -\tEngineering project manager with extensive experience developing project plans for capital release, start-up, installation and acceptance testing of new capital equipment \n-\tResults-driven engineer with experience streamlining operations. \n-\tExperience with safety training and programs including LOTO (lock out/tag out), gas/chemical handling and awareness and confined space entry. \n-\tProcess development expert adept at evaluating work methods/procedures.  \n-\tTeam builder and decision maker who excels at managing multiple activities in complex operations.  \n-\tAble to resolve complex logistical, process and equipment issues in a timely and profitable manner.  \n-\tConsistently attain productivity, cycle time, customer satisfaction, equipment utilization and quality goals Experience Examiner USPTO 2010  \u2013 Present (5 years) Probe Equipment Engineer Micron Technology October 2009  \u2013  October 2010  (1 year 1 month) Wafer Test System Engineer Qimonda January 2006  \u2013  March 2009  (3 years 3 months) Wafer Test System Engineer \n \nResponsible for laser fuse, electrical/mechanical systems including system verification, system upgrades, system specifications and integrated into end users. Responsibilities also include automated test and measurement equipment, defect analysis equipment and technology transfer into the manufacturing environment. \n\uf0a7\tProject manager for start up of 300mm Wafer Test equipment and Component Test including identifying and selecting equipment after technical specification review, justifying capital expenditure, purchasing, equipment evaluation, planning, scheduling, and data analysis to ensure all equipment meets specification before releasing to manufacturing \n\uf0a7\tResponsible for uptime tracking, reporting and improvement activities for all Probe equipment including generating maintenance/operation documentation, and training.  \n\uf0a7\tProvide technical expertise for wafer test card design and development Diffusion System Engineer Qimonda 2004  \u2013  January 2006  (2 years) Responsible for Atmospheric process, which included system verification, system upgrades and system specifications \n\uf0a7\tResponsible for all Diffusion equipment including Atmospheric Furnaces, Aviza furnaces and RTP (Rapid Thermal Process) \n\uf0a7\tResponsible for coordinating the installation of ASM furnaces for the 300mm FAB project  \n\uf0a7\tResponsible for uptime, maintenance and training of ASM furnaces and RTP Final Test System Engineer Qimonda March 1998  \u2013  April 2004  (6 years 2 months) Responsible for Component and Module Test equipment, providing engineering and technical expertise support to quality assurance and manufacturing. \n\uf0a7\tResponsible for electrical/mechanical systems for DRAM testing equipment  \n\uf0a7\tEngineering activities included equipment modifications and improvements, equipment install/de-install, yield improvement activities as well as cycle time and throughput improvement activities. \n\uf0a7\tDocumentation activities included responsibility for operation and maintenance specifications in the Final Test and Module Test area. Production Test Engineer Reliability Inc 1994  \u2013  February 1998  (4 years) Responsible for DRAM testing as a test house for Mitsubishi Semiconductor of America Inc. (MSAI) ISO-9000 compliant \n\uf0a7\tResponsible for burn-in, Ando testers, Advantest testers (T5581), Hitachi tester (H5060), automatic visual inspection, laser marker, production support and training. \n\uf0a7\tResponsible for installation, maintenance, repair, alignment and adjustment of all equipment. \n\uf0a7\tResponsible for all document control including operations, test, inspection, corrective action, production flow and control, equipment calibration, maintenance procedures, preparation of general corporate policies and specifications. \n\uf0a7\tResponsible for quality control. Physical Layer Test Engineer/ Analog Design Engineer IBM July 1989  \u2013  1994  (5 years) Responsible for token ring and ATM test methodology development \n\uf0a7\tDeveloped test methodology for token ring and asynchronous transfer mode (ATM). \n\uf0a7\tPerformed required testing to validate function of token ring adapters and various transceiver chips. \n\uf0a7\tAnalyzed and characterized shielded twisted pair (STP) and unshielded twisted pair (UTP) cables. \n\uf0a7\tDesigned and tested UTP/STP media filters for token ring and ATM adapters. \n\uf0a7\tAnalyzed and tested jitters' accumulation in a chain of phase lock loop repeaters. \n\uf0a7\tDesigned UTP and STP cable simulators. \n\uf0a7\tSpecified the transmit signal for the IEEE 802.5. \n\uf0a7\tAided in design of prototype of resonant power supply. Examiner USPTO 2010  \u2013 Present (5 years) Examiner USPTO 2010  \u2013 Present (5 years) Probe Equipment Engineer Micron Technology October 2009  \u2013  October 2010  (1 year 1 month) Probe Equipment Engineer Micron Technology October 2009  \u2013  October 2010  (1 year 1 month) Wafer Test System Engineer Qimonda January 2006  \u2013  March 2009  (3 years 3 months) Wafer Test System Engineer \n \nResponsible for laser fuse, electrical/mechanical systems including system verification, system upgrades, system specifications and integrated into end users. Responsibilities also include automated test and measurement equipment, defect analysis equipment and technology transfer into the manufacturing environment. \n\uf0a7\tProject manager for start up of 300mm Wafer Test equipment and Component Test including identifying and selecting equipment after technical specification review, justifying capital expenditure, purchasing, equipment evaluation, planning, scheduling, and data analysis to ensure all equipment meets specification before releasing to manufacturing \n\uf0a7\tResponsible for uptime tracking, reporting and improvement activities for all Probe equipment including generating maintenance/operation documentation, and training.  \n\uf0a7\tProvide technical expertise for wafer test card design and development Wafer Test System Engineer Qimonda January 2006  \u2013  March 2009  (3 years 3 months) Wafer Test System Engineer \n \nResponsible for laser fuse, electrical/mechanical systems including system verification, system upgrades, system specifications and integrated into end users. Responsibilities also include automated test and measurement equipment, defect analysis equipment and technology transfer into the manufacturing environment. \n\uf0a7\tProject manager for start up of 300mm Wafer Test equipment and Component Test including identifying and selecting equipment after technical specification review, justifying capital expenditure, purchasing, equipment evaluation, planning, scheduling, and data analysis to ensure all equipment meets specification before releasing to manufacturing \n\uf0a7\tResponsible for uptime tracking, reporting and improvement activities for all Probe equipment including generating maintenance/operation documentation, and training.  \n\uf0a7\tProvide technical expertise for wafer test card design and development Diffusion System Engineer Qimonda 2004  \u2013  January 2006  (2 years) Responsible for Atmospheric process, which included system verification, system upgrades and system specifications \n\uf0a7\tResponsible for all Diffusion equipment including Atmospheric Furnaces, Aviza furnaces and RTP (Rapid Thermal Process) \n\uf0a7\tResponsible for coordinating the installation of ASM furnaces for the 300mm FAB project  \n\uf0a7\tResponsible for uptime, maintenance and training of ASM furnaces and RTP Diffusion System Engineer Qimonda 2004  \u2013  January 2006  (2 years) Responsible for Atmospheric process, which included system verification, system upgrades and system specifications \n\uf0a7\tResponsible for all Diffusion equipment including Atmospheric Furnaces, Aviza furnaces and RTP (Rapid Thermal Process) \n\uf0a7\tResponsible for coordinating the installation of ASM furnaces for the 300mm FAB project  \n\uf0a7\tResponsible for uptime, maintenance and training of ASM furnaces and RTP Final Test System Engineer Qimonda March 1998  \u2013  April 2004  (6 years 2 months) Responsible for Component and Module Test equipment, providing engineering and technical expertise support to quality assurance and manufacturing. \n\uf0a7\tResponsible for electrical/mechanical systems for DRAM testing equipment  \n\uf0a7\tEngineering activities included equipment modifications and improvements, equipment install/de-install, yield improvement activities as well as cycle time and throughput improvement activities. \n\uf0a7\tDocumentation activities included responsibility for operation and maintenance specifications in the Final Test and Module Test area. Final Test System Engineer Qimonda March 1998  \u2013  April 2004  (6 years 2 months) Responsible for Component and Module Test equipment, providing engineering and technical expertise support to quality assurance and manufacturing. \n\uf0a7\tResponsible for electrical/mechanical systems for DRAM testing equipment  \n\uf0a7\tEngineering activities included equipment modifications and improvements, equipment install/de-install, yield improvement activities as well as cycle time and throughput improvement activities. \n\uf0a7\tDocumentation activities included responsibility for operation and maintenance specifications in the Final Test and Module Test area. Production Test Engineer Reliability Inc 1994  \u2013  February 1998  (4 years) Responsible for DRAM testing as a test house for Mitsubishi Semiconductor of America Inc. (MSAI) ISO-9000 compliant \n\uf0a7\tResponsible for burn-in, Ando testers, Advantest testers (T5581), Hitachi tester (H5060), automatic visual inspection, laser marker, production support and training. \n\uf0a7\tResponsible for installation, maintenance, repair, alignment and adjustment of all equipment. \n\uf0a7\tResponsible for all document control including operations, test, inspection, corrective action, production flow and control, equipment calibration, maintenance procedures, preparation of general corporate policies and specifications. \n\uf0a7\tResponsible for quality control. Production Test Engineer Reliability Inc 1994  \u2013  February 1998  (4 years) Responsible for DRAM testing as a test house for Mitsubishi Semiconductor of America Inc. (MSAI) ISO-9000 compliant \n\uf0a7\tResponsible for burn-in, Ando testers, Advantest testers (T5581), Hitachi tester (H5060), automatic visual inspection, laser marker, production support and training. \n\uf0a7\tResponsible for installation, maintenance, repair, alignment and adjustment of all equipment. \n\uf0a7\tResponsible for all document control including operations, test, inspection, corrective action, production flow and control, equipment calibration, maintenance procedures, preparation of general corporate policies and specifications. \n\uf0a7\tResponsible for quality control. Physical Layer Test Engineer/ Analog Design Engineer IBM July 1989  \u2013  1994  (5 years) Responsible for token ring and ATM test methodology development \n\uf0a7\tDeveloped test methodology for token ring and asynchronous transfer mode (ATM). \n\uf0a7\tPerformed required testing to validate function of token ring adapters and various transceiver chips. \n\uf0a7\tAnalyzed and characterized shielded twisted pair (STP) and unshielded twisted pair (UTP) cables. \n\uf0a7\tDesigned and tested UTP/STP media filters for token ring and ATM adapters. \n\uf0a7\tAnalyzed and tested jitters' accumulation in a chain of phase lock loop repeaters. \n\uf0a7\tDesigned UTP and STP cable simulators. \n\uf0a7\tSpecified the transmit signal for the IEEE 802.5. \n\uf0a7\tAided in design of prototype of resonant power supply. Physical Layer Test Engineer/ Analog Design Engineer IBM July 1989  \u2013  1994  (5 years) Responsible for token ring and ATM test methodology development \n\uf0a7\tDeveloped test methodology for token ring and asynchronous transfer mode (ATM). \n\uf0a7\tPerformed required testing to validate function of token ring adapters and various transceiver chips. \n\uf0a7\tAnalyzed and characterized shielded twisted pair (STP) and unshielded twisted pair (UTP) cables. \n\uf0a7\tDesigned and tested UTP/STP media filters for token ring and ATM adapters. \n\uf0a7\tAnalyzed and tested jitters' accumulation in a chain of phase lock loop repeaters. \n\uf0a7\tDesigned UTP and STP cable simulators. \n\uf0a7\tSpecified the transmit signal for the IEEE 802.5. \n\uf0a7\tAided in design of prototype of resonant power supply. Skills Semiconductors Skills  Semiconductors Semiconductors Semiconductors Education North Carolina State University BS,  Electrical Engineer 1983  \u2013 1989 North Carolina State University BS,  Electrical Engineer 1983  \u2013 1989 North Carolina State University BS,  Electrical Engineer 1983  \u2013 1989 North Carolina State University BS,  Electrical Engineer 1983  \u2013 1989 ", "Experience Senior Member of Technical Staff Texas Instruments August 2008  \u2013 Present (7 years 1 month) Senior Member of Technical Staff Texas Instruments August 2008  \u2013 Present (7 years 1 month) Senior Member of Technical Staff Texas Instruments August 2008  \u2013 Present (7 years 1 month) Skills VLSI CMOS Mixed Signal ASIC IC Circuit Design Analog SoC Analog Circuit Design Semiconductors Verilog Power Management Simulations RF Electrical Engineering Hardware Architecture See 1+ \u00a0 \u00a0 See less Skills  VLSI CMOS Mixed Signal ASIC IC Circuit Design Analog SoC Analog Circuit Design Semiconductors Verilog Power Management Simulations RF Electrical Engineering Hardware Architecture See 1+ \u00a0 \u00a0 See less VLSI CMOS Mixed Signal ASIC IC Circuit Design Analog SoC Analog Circuit Design Semiconductors Verilog Power Management Simulations RF Electrical Engineering Hardware Architecture See 1+ \u00a0 \u00a0 See less VLSI CMOS Mixed Signal ASIC IC Circuit Design Analog SoC Analog Circuit Design Semiconductors Verilog Power Management Simulations RF Electrical Engineering Hardware Architecture See 1+ \u00a0 \u00a0 See less Education Georgia Institute of Technology Master of Science 1998  \u2013 2004 Georgia Institute of Technology Master of Science 1998  \u2013 2004 Georgia Institute of Technology Master of Science 1998  \u2013 2004 Georgia Institute of Technology Master of Science 1998  \u2013 2004 Honors & Awards Additional Honors & Awards Low Voltage Head Room Detectors for Reliable Start-Up of Self-Biased Analog Circuits - 2007 Additional Honors & Awards Low Voltage Head Room Detectors for Reliable Start-Up of Self-Biased Analog Circuits - 2007 Additional Honors & Awards Low Voltage Head Room Detectors for Reliable Start-Up of Self-Biased Analog Circuits - 2007 Additional Honors & Awards Low Voltage Head Room Detectors for Reliable Start-Up of Self-Biased Analog Circuits - 2007 ", "Summary I have developed a vast experience in communication system and circuit design. I started of my career in link design at IBM where I contributed in the form high speed I/O circuit design, electromagnetic modeling of PCB, cables, and vias, designing jitter budgets for links, guiding PCB card design by performing link analysis. Analysis often involved working with teams to generate models, performing jitter analysis, and BER analysis. The delivery was verified by time domain and frequency domain analysis, and custom circuits were designed to realize our assigned function. I also worked with IBM Research for developing tools for link analysis. Performed noise analysis on cards with Sigrity tools. \n \nAfterwards, I shifted my career goals to understand the circuits involved with links. I worked on and developed Phase Locked Loops, and Digital Phase Locked with my team. This involved designing various custom digital circuits such as dividers, PFDT, and also analog circuits such as drivers and receivers, CML drivers, level shifters, current references, bandgap circuits, and regulators. I also had the opportunity to work with high speed receive circuits by working outside of my group with IBM's SERDES group where I did extensive simulations for them on receiver architectures. \n \nAt IBM, we've been always fortunate to work on the latest CMOS technologies, in the last decade, I've worked on 65nm, 45nm, 32nm, 22nm, and 14nm. Summary I have developed a vast experience in communication system and circuit design. I started of my career in link design at IBM where I contributed in the form high speed I/O circuit design, electromagnetic modeling of PCB, cables, and vias, designing jitter budgets for links, guiding PCB card design by performing link analysis. Analysis often involved working with teams to generate models, performing jitter analysis, and BER analysis. The delivery was verified by time domain and frequency domain analysis, and custom circuits were designed to realize our assigned function. I also worked with IBM Research for developing tools for link analysis. Performed noise analysis on cards with Sigrity tools. \n \nAfterwards, I shifted my career goals to understand the circuits involved with links. I worked on and developed Phase Locked Loops, and Digital Phase Locked with my team. This involved designing various custom digital circuits such as dividers, PFDT, and also analog circuits such as drivers and receivers, CML drivers, level shifters, current references, bandgap circuits, and regulators. I also had the opportunity to work with high speed receive circuits by working outside of my group with IBM's SERDES group where I did extensive simulations for them on receiver architectures. \n \nAt IBM, we've been always fortunate to work on the latest CMOS technologies, in the last decade, I've worked on 65nm, 45nm, 32nm, 22nm, and 14nm. I have developed a vast experience in communication system and circuit design. I started of my career in link design at IBM where I contributed in the form high speed I/O circuit design, electromagnetic modeling of PCB, cables, and vias, designing jitter budgets for links, guiding PCB card design by performing link analysis. Analysis often involved working with teams to generate models, performing jitter analysis, and BER analysis. The delivery was verified by time domain and frequency domain analysis, and custom circuits were designed to realize our assigned function. I also worked with IBM Research for developing tools for link analysis. Performed noise analysis on cards with Sigrity tools. \n \nAfterwards, I shifted my career goals to understand the circuits involved with links. I worked on and developed Phase Locked Loops, and Digital Phase Locked with my team. This involved designing various custom digital circuits such as dividers, PFDT, and also analog circuits such as drivers and receivers, CML drivers, level shifters, current references, bandgap circuits, and regulators. I also had the opportunity to work with high speed receive circuits by working outside of my group with IBM's SERDES group where I did extensive simulations for them on receiver architectures. \n \nAt IBM, we've been always fortunate to work on the latest CMOS technologies, in the last decade, I've worked on 65nm, 45nm, 32nm, 22nm, and 14nm. I have developed a vast experience in communication system and circuit design. I started of my career in link design at IBM where I contributed in the form high speed I/O circuit design, electromagnetic modeling of PCB, cables, and vias, designing jitter budgets for links, guiding PCB card design by performing link analysis. Analysis often involved working with teams to generate models, performing jitter analysis, and BER analysis. The delivery was verified by time domain and frequency domain analysis, and custom circuits were designed to realize our assigned function. I also worked with IBM Research for developing tools for link analysis. Performed noise analysis on cards with Sigrity tools. \n \nAfterwards, I shifted my career goals to understand the circuits involved with links. I worked on and developed Phase Locked Loops, and Digital Phase Locked with my team. This involved designing various custom digital circuits such as dividers, PFDT, and also analog circuits such as drivers and receivers, CML drivers, level shifters, current references, bandgap circuits, and regulators. I also had the opportunity to work with high speed receive circuits by working outside of my group with IBM's SERDES group where I did extensive simulations for them on receiver architectures. \n \nAt IBM, we've been always fortunate to work on the latest CMOS technologies, in the last decade, I've worked on 65nm, 45nm, 32nm, 22nm, and 14nm. Experience Mixed Signal Design Engineer Qualcomm January 2015  \u2013 Present (8 months) Fishkill NY High Speed SERDES Design Analog Design Engineer IBM June 2008  \u2013  December 2014  (6 years 7 months) Poughkeepsie, NY Owned, Managed, and delivered 2 different Phase Locked Loops for different applications. \n- Designed LC Oscillator based PLL to remove incoming jitter from external source and  \ndistribute to other clock synthesizers. \n- Designed ring oscillator based PLL to provide clocks for various logic circuits \n* Drove requirements for defining specifications for PLLS \n* Designed various analog and digital components used in design and worked with other \ngroups to reuse IP \n* Guided physical designers to have a high quality layout \n* Worked with chip integration to make sure that they could absorb and drop the PLL \nwithout any problems \n* Performed verification by analog simulations, assigned simulation and verification tasks \n* Assisted in behavioral modeling of the PLL \n* Worked with customers to troubleshoot hardware and use cases \n* Took on role of project management to make sure everything got done on time, highlighted \nrisks when necessary, sought out resources when necessary Mixed Signal Design Engineer IBM June 2005  \u2013  June 2007  (2 years 1 month) Fishkill, NY High Speed SERDES \n- Worked on verification of receiver data path. \n* Performed data path analysis using spectre. \n* Generated S-Parameter for links \n* Improved Variable Gain Amplifier \n* Worked with team to optimize DFE Custom Digital Circuit Design Intern Hewlett-Packard May 1999  \u2013  August 2000  (1 year 4 months) Mixed Signal Design Engineer Qualcomm January 2015  \u2013 Present (8 months) Fishkill NY High Speed SERDES Design Mixed Signal Design Engineer Qualcomm January 2015  \u2013 Present (8 months) Fishkill NY High Speed SERDES Design Analog Design Engineer IBM June 2008  \u2013  December 2014  (6 years 7 months) Poughkeepsie, NY Owned, Managed, and delivered 2 different Phase Locked Loops for different applications. \n- Designed LC Oscillator based PLL to remove incoming jitter from external source and  \ndistribute to other clock synthesizers. \n- Designed ring oscillator based PLL to provide clocks for various logic circuits \n* Drove requirements for defining specifications for PLLS \n* Designed various analog and digital components used in design and worked with other \ngroups to reuse IP \n* Guided physical designers to have a high quality layout \n* Worked with chip integration to make sure that they could absorb and drop the PLL \nwithout any problems \n* Performed verification by analog simulations, assigned simulation and verification tasks \n* Assisted in behavioral modeling of the PLL \n* Worked with customers to troubleshoot hardware and use cases \n* Took on role of project management to make sure everything got done on time, highlighted \nrisks when necessary, sought out resources when necessary Analog Design Engineer IBM June 2008  \u2013  December 2014  (6 years 7 months) Poughkeepsie, NY Owned, Managed, and delivered 2 different Phase Locked Loops for different applications. \n- Designed LC Oscillator based PLL to remove incoming jitter from external source and  \ndistribute to other clock synthesizers. \n- Designed ring oscillator based PLL to provide clocks for various logic circuits \n* Drove requirements for defining specifications for PLLS \n* Designed various analog and digital components used in design and worked with other \ngroups to reuse IP \n* Guided physical designers to have a high quality layout \n* Worked with chip integration to make sure that they could absorb and drop the PLL \nwithout any problems \n* Performed verification by analog simulations, assigned simulation and verification tasks \n* Assisted in behavioral modeling of the PLL \n* Worked with customers to troubleshoot hardware and use cases \n* Took on role of project management to make sure everything got done on time, highlighted \nrisks when necessary, sought out resources when necessary Mixed Signal Design Engineer IBM June 2005  \u2013  June 2007  (2 years 1 month) Fishkill, NY High Speed SERDES \n- Worked on verification of receiver data path. \n* Performed data path analysis using spectre. \n* Generated S-Parameter for links \n* Improved Variable Gain Amplifier \n* Worked with team to optimize DFE Mixed Signal Design Engineer IBM June 2005  \u2013  June 2007  (2 years 1 month) Fishkill, NY High Speed SERDES \n- Worked on verification of receiver data path. \n* Performed data path analysis using spectre. \n* Generated S-Parameter for links \n* Improved Variable Gain Amplifier \n* Worked with team to optimize DFE Custom Digital Circuit Design Intern Hewlett-Packard May 1999  \u2013  August 2000  (1 year 4 months) Custom Digital Circuit Design Intern Hewlett-Packard May 1999  \u2013  August 2000  (1 year 4 months) Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Analog Circuit Design Mixed-Signal IC Design Phase Locked Loops Integrated Circuit... Digital Circuit Design Cadence Spectre Cadence Schematic... I/O Design Voltage Regulator Cadence Virtuoso Layout... Signal Integrity Verilog-AMS VHDL Cadence Virtuoso Cadence Virtuoso XL Voltage References Linux Unix Cadence AMS Simulator Project Management Perl PLL Circuit Design Mixed Signal Simulations CMOS See 11+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Mixed-Signal IC Design Phase Locked Loops Integrated Circuit... Digital Circuit Design Cadence Spectre Cadence Schematic... I/O Design Voltage Regulator Cadence Virtuoso Layout... Signal Integrity Verilog-AMS VHDL Cadence Virtuoso Cadence Virtuoso XL Voltage References Linux Unix Cadence AMS Simulator Project Management Perl PLL Circuit Design Mixed Signal Simulations CMOS See 11+ \u00a0 \u00a0 See less Analog Circuit Design Mixed-Signal IC Design Phase Locked Loops Integrated Circuit... Digital Circuit Design Cadence Spectre Cadence Schematic... I/O Design Voltage Regulator Cadence Virtuoso Layout... Signal Integrity Verilog-AMS VHDL Cadence Virtuoso Cadence Virtuoso XL Voltage References Linux Unix Cadence AMS Simulator Project Management Perl PLL Circuit Design Mixed Signal Simulations CMOS See 11+ \u00a0 \u00a0 See less Analog Circuit Design Mixed-Signal IC Design Phase Locked Loops Integrated Circuit... Digital Circuit Design Cadence Spectre Cadence Schematic... I/O Design Voltage Regulator Cadence Virtuoso Layout... Signal Integrity Verilog-AMS VHDL Cadence Virtuoso Cadence Virtuoso XL Voltage References Linux Unix Cadence AMS Simulator Project Management Perl PLL Circuit Design Mixed Signal Simulations CMOS See 11+ \u00a0 \u00a0 See less Education State University of New York at Buffalo Master's of Science,  Electrical and Electronics Engineering 2000  \u2013 2001 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi\nLeadership Development\nIndian Student Association State University of New York at Buffalo Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi State University of New York at Buffalo Master's of Science,  Electrical and Electronics Engineering 2000  \u2013 2001 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi\nLeadership Development\nIndian Student Association State University of New York at Buffalo Master's of Science,  Electrical and Electronics Engineering 2000  \u2013 2001 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi\nLeadership Development\nIndian Student Association State University of New York at Buffalo Master's of Science,  Electrical and Electronics Engineering 2000  \u2013 2001 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi\nLeadership Development\nIndian Student Association State University of New York at Buffalo Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi State University of New York at Buffalo Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi State University of New York at Buffalo Bachelor of Science (B.S.),  Electrical and Electronics Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi ", "Summary I want to continue my career as a Product Safety and Regulatory Engineer. I have a deep knowledge of the current product safety standard (IEC 60950-1) for Information Technology Equipment (ITE) and have started to gain knowledge of the new product safety standard (IEC 62368-1) for ITE. This experience enables me in reading, understanding and applying other product safety standards. It also enables me to work with cross-functional teams throughout the lifecycle of a product. I am also experienced and comfortable in working with 3rd party product safety certifiers such as Underwriters Laboratories and TUV, which includes on-site product construction reviews, writing draft CB reports, assembling technical documentation files, and dealing with variation notices at factories. Summary I want to continue my career as a Product Safety and Regulatory Engineer. I have a deep knowledge of the current product safety standard (IEC 60950-1) for Information Technology Equipment (ITE) and have started to gain knowledge of the new product safety standard (IEC 62368-1) for ITE. This experience enables me in reading, understanding and applying other product safety standards. It also enables me to work with cross-functional teams throughout the lifecycle of a product. I am also experienced and comfortable in working with 3rd party product safety certifiers such as Underwriters Laboratories and TUV, which includes on-site product construction reviews, writing draft CB reports, assembling technical documentation files, and dealing with variation notices at factories. I want to continue my career as a Product Safety and Regulatory Engineer. I have a deep knowledge of the current product safety standard (IEC 60950-1) for Information Technology Equipment (ITE) and have started to gain knowledge of the new product safety standard (IEC 62368-1) for ITE. This experience enables me in reading, understanding and applying other product safety standards. It also enables me to work with cross-functional teams throughout the lifecycle of a product. I am also experienced and comfortable in working with 3rd party product safety certifiers such as Underwriters Laboratories and TUV, which includes on-site product construction reviews, writing draft CB reports, assembling technical documentation files, and dealing with variation notices at factories. I want to continue my career as a Product Safety and Regulatory Engineer. I have a deep knowledge of the current product safety standard (IEC 60950-1) for Information Technology Equipment (ITE) and have started to gain knowledge of the new product safety standard (IEC 62368-1) for ITE. This experience enables me in reading, understanding and applying other product safety standards. It also enables me to work with cross-functional teams throughout the lifecycle of a product. I am also experienced and comfortable in working with 3rd party product safety certifiers such as Underwriters Laboratories and TUV, which includes on-site product construction reviews, writing draft CB reports, assembling technical documentation files, and dealing with variation notices at factories. Experience Product Regulations Engineer Hewlett-Packard July 1996  \u2013  May 2015  (18 years 11 months) Fort Collins, Colorado For the last 18 years, led and/or shared the product regulations effort for HP\u2019s laser printers, flatbed and sheet-feed scanners, digital cameras, and accessories to the IEC 60950-1 product safety standard. Effort involves coordinating with OEMs, R&D engineers and hardware quality engineers to assure that products are designed and manufactured to meet worldwide product regulatory requirements. Have led and/or shared in investigating and formally documenting safety incidents. Active participant in HP\u2019s Safety TAG (Technical Advisory Group) during the review of the 2nd edition of IEC 62368-1, the new product safety standard for Information Technology Equipment (ITE), Retired from Hewlett-Packard on 31 MAY 2015. ITE Product Safety Engineer T\u00dcV S\u00dcD America October 1994  \u2013  July 1996  (1 year 10 months) Boulder, Colorado Responsible for testing and certification of products to IEC-950 and IEC-1010. Responsibilities included working with Underwriters Laboratories, Inc. (UL) staff on products pursuing common testing under a Memorandum of Understanding (MOU) with T\u00dcV PS, working with other safety agencies, such as Canadian Standards Association (CSA) per customer's request, conducting factory inspections per T\u00dcV PS procedures, communicating with T\u00dcV PS personnel in Germany on technical matters, keeping abreast in changes or interpretations of relevant IEC, EN, UL and CSA standards. Product/System Safety and EMC/TEMPEST Engineer IBM October 1987  \u2013  October 1994  (7 years 1 month) Led and/or assisted in the product safety effort for IBM Education Systems products, various IBM laser printers, and IBM copiers. \n \nResponsible for System Safety and EMC/TEMPEST engineering on various Air Force ground stations for space-based surveillance systems. Power Supply Engineer IBM September 1984  \u2013  September 1987  (3 years 1 month) Digital Design Engineer IBM December 1982  \u2013  August 1984  (1 year 9 months) Chip Design Engineer IBM January 1982  \u2013  November 1982  (11 months) Analog Design Engineer IBM June 1981  \u2013  December 1981  (7 months) Product Regulations Engineer Hewlett-Packard July 1996  \u2013  May 2015  (18 years 11 months) Fort Collins, Colorado For the last 18 years, led and/or shared the product regulations effort for HP\u2019s laser printers, flatbed and sheet-feed scanners, digital cameras, and accessories to the IEC 60950-1 product safety standard. Effort involves coordinating with OEMs, R&D engineers and hardware quality engineers to assure that products are designed and manufactured to meet worldwide product regulatory requirements. Have led and/or shared in investigating and formally documenting safety incidents. Active participant in HP\u2019s Safety TAG (Technical Advisory Group) during the review of the 2nd edition of IEC 62368-1, the new product safety standard for Information Technology Equipment (ITE), Retired from Hewlett-Packard on 31 MAY 2015. Product Regulations Engineer Hewlett-Packard July 1996  \u2013  May 2015  (18 years 11 months) Fort Collins, Colorado For the last 18 years, led and/or shared the product regulations effort for HP\u2019s laser printers, flatbed and sheet-feed scanners, digital cameras, and accessories to the IEC 60950-1 product safety standard. Effort involves coordinating with OEMs, R&D engineers and hardware quality engineers to assure that products are designed and manufactured to meet worldwide product regulatory requirements. Have led and/or shared in investigating and formally documenting safety incidents. Active participant in HP\u2019s Safety TAG (Technical Advisory Group) during the review of the 2nd edition of IEC 62368-1, the new product safety standard for Information Technology Equipment (ITE), Retired from Hewlett-Packard on 31 MAY 2015. ITE Product Safety Engineer T\u00dcV S\u00dcD America October 1994  \u2013  July 1996  (1 year 10 months) Boulder, Colorado Responsible for testing and certification of products to IEC-950 and IEC-1010. Responsibilities included working with Underwriters Laboratories, Inc. (UL) staff on products pursuing common testing under a Memorandum of Understanding (MOU) with T\u00dcV PS, working with other safety agencies, such as Canadian Standards Association (CSA) per customer's request, conducting factory inspections per T\u00dcV PS procedures, communicating with T\u00dcV PS personnel in Germany on technical matters, keeping abreast in changes or interpretations of relevant IEC, EN, UL and CSA standards. ITE Product Safety Engineer T\u00dcV S\u00dcD America October 1994  \u2013  July 1996  (1 year 10 months) Boulder, Colorado Responsible for testing and certification of products to IEC-950 and IEC-1010. Responsibilities included working with Underwriters Laboratories, Inc. (UL) staff on products pursuing common testing under a Memorandum of Understanding (MOU) with T\u00dcV PS, working with other safety agencies, such as Canadian Standards Association (CSA) per customer's request, conducting factory inspections per T\u00dcV PS procedures, communicating with T\u00dcV PS personnel in Germany on technical matters, keeping abreast in changes or interpretations of relevant IEC, EN, UL and CSA standards. Product/System Safety and EMC/TEMPEST Engineer IBM October 1987  \u2013  October 1994  (7 years 1 month) Led and/or assisted in the product safety effort for IBM Education Systems products, various IBM laser printers, and IBM copiers. \n \nResponsible for System Safety and EMC/TEMPEST engineering on various Air Force ground stations for space-based surveillance systems. Product/System Safety and EMC/TEMPEST Engineer IBM October 1987  \u2013  October 1994  (7 years 1 month) Led and/or assisted in the product safety effort for IBM Education Systems products, various IBM laser printers, and IBM copiers. \n \nResponsible for System Safety and EMC/TEMPEST engineering on various Air Force ground stations for space-based surveillance systems. Power Supply Engineer IBM September 1984  \u2013  September 1987  (3 years 1 month) Power Supply Engineer IBM September 1984  \u2013  September 1987  (3 years 1 month) Digital Design Engineer IBM December 1982  \u2013  August 1984  (1 year 9 months) Digital Design Engineer IBM December 1982  \u2013  August 1984  (1 year 9 months) Chip Design Engineer IBM January 1982  \u2013  November 1982  (11 months) Chip Design Engineer IBM January 1982  \u2013  November 1982  (11 months) Analog Design Engineer IBM June 1981  \u2013  December 1981  (7 months) Analog Design Engineer IBM June 1981  \u2013  December 1981  (7 months) Languages   Skills HP Testing Storage Electronics Hardware Engineering Embedded Systems PCB design Project Management Program Management Product Development Integration Product Management R&D Cross-functional Team... Process Improvement Six Sigma Linux See 3+ \u00a0 \u00a0 See less Skills  HP Testing Storage Electronics Hardware Engineering Embedded Systems PCB design Project Management Program Management Product Development Integration Product Management R&D Cross-functional Team... Process Improvement Six Sigma Linux See 3+ \u00a0 \u00a0 See less HP Testing Storage Electronics Hardware Engineering Embedded Systems PCB design Project Management Program Management Product Development Integration Product Management R&D Cross-functional Team... Process Improvement Six Sigma Linux See 3+ \u00a0 \u00a0 See less HP Testing Storage Electronics Hardware Engineering Embedded Systems PCB design Project Management Program Management Product Development Integration Product Management R&D Cross-functional Team... Process Improvement Six Sigma Linux See 3+ \u00a0 \u00a0 See less Education UL (Underwriters Laboratories) Knowledge Solutions UL/IEC 62368-1 Audio/video , information and communication technology equipment , Certificate 2015  \u2013 2015 The class was a joint effort between UL and HP to focus on LaserJet printers. The class was held at the HP Boise facility in January of 2015. National Fire, Arson & Explosion Investigation Training Certificate 2004  \u2013 2014 Certified as a Fire and Explosion Investigator, Reg, no. 9908-4603. Class was held in Sarasota, Florida in August 2004. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held in Denver, Colorado in March 2009. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held at Eastern Kentucky University, Richmond, Kentucky in March 2014 UL (Underwriters Laboratories) Knowledge Solutions Information Technology Equipment - Safety - Part 1: General Requirements UL 60950-1 2013  \u2013 2013 The class was held at the HP Boise facility with participation mainly from LaserJet product safety engineers from Boise, Fort Collins and Shanghai. The University of Texas at El Paso BS,  Electrical Engineering 1976  \u2013 1981 Austin High School Austin High School UL (Underwriters Laboratories) Knowledge Solutions UL/IEC 62368-1 Audio/video , information and communication technology equipment , Certificate 2015  \u2013 2015 The class was a joint effort between UL and HP to focus on LaserJet printers. The class was held at the HP Boise facility in January of 2015. UL (Underwriters Laboratories) Knowledge Solutions UL/IEC 62368-1 Audio/video , information and communication technology equipment , Certificate 2015  \u2013 2015 The class was a joint effort between UL and HP to focus on LaserJet printers. The class was held at the HP Boise facility in January of 2015. UL (Underwriters Laboratories) Knowledge Solutions UL/IEC 62368-1 Audio/video , information and communication technology equipment , Certificate 2015  \u2013 2015 The class was a joint effort between UL and HP to focus on LaserJet printers. The class was held at the HP Boise facility in January of 2015. National Fire, Arson & Explosion Investigation Training Certificate 2004  \u2013 2014 Certified as a Fire and Explosion Investigator, Reg, no. 9908-4603. Class was held in Sarasota, Florida in August 2004. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held in Denver, Colorado in March 2009. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held at Eastern Kentucky University, Richmond, Kentucky in March 2014 National Fire, Arson & Explosion Investigation Training Certificate 2004  \u2013 2014 Certified as a Fire and Explosion Investigator, Reg, no. 9908-4603. Class was held in Sarasota, Florida in August 2004. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held in Denver, Colorado in March 2009. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held at Eastern Kentucky University, Richmond, Kentucky in March 2014 National Fire, Arson & Explosion Investigation Training Certificate 2004  \u2013 2014 Certified as a Fire and Explosion Investigator, Reg, no. 9908-4603. Class was held in Sarasota, Florida in August 2004. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held in Denver, Colorado in March 2009. \nRe-certification as Fire and Explosion Investigator, Reg. No. 9908-4603. Class was held at Eastern Kentucky University, Richmond, Kentucky in March 2014 UL (Underwriters Laboratories) Knowledge Solutions Information Technology Equipment - Safety - Part 1: General Requirements UL 60950-1 2013  \u2013 2013 The class was held at the HP Boise facility with participation mainly from LaserJet product safety engineers from Boise, Fort Collins and Shanghai. UL (Underwriters Laboratories) Knowledge Solutions Information Technology Equipment - Safety - Part 1: General Requirements UL 60950-1 2013  \u2013 2013 The class was held at the HP Boise facility with participation mainly from LaserJet product safety engineers from Boise, Fort Collins and Shanghai. UL (Underwriters Laboratories) Knowledge Solutions Information Technology Equipment - Safety - Part 1: General Requirements UL 60950-1 2013  \u2013 2013 The class was held at the HP Boise facility with participation mainly from LaserJet product safety engineers from Boise, Fort Collins and Shanghai. The University of Texas at El Paso BS,  Electrical Engineering 1976  \u2013 1981 The University of Texas at El Paso BS,  Electrical Engineering 1976  \u2013 1981 The University of Texas at El Paso BS,  Electrical Engineering 1976  \u2013 1981 Austin High School Austin High School Austin High School Austin High School Austin High School Austin High School ", "Experience Analog Design Engineer IBM Analog Design Engineer IBM Analog Design Engineer IBM Education University of Pittsburgh 1996  \u2013 2001 University of Pittsburgh 1996  \u2013 2001 University of Pittsburgh 1996  \u2013 2001 University of Pittsburgh 1996  \u2013 2001 ", "Experience Part-time Software Developer Capsher Technology September 2014  \u2013 Present (1 year) College Station, TX Master Student Texas A&M University August 2013  \u2013 Present (2 years 1 month) Co-Op Analog Design Engineer IBM January 2013  \u2013  August 2013  (8 months) Research Triangle Park, NC I am currently working on phase rotator design and implementation for the clock data recovery (CDR) portion of high-speed data transmission links. \n \nI am also enhancing my debugging techniques by performing DDR PHY characterization in the lab. Part-time Software Developer Capsher Technology September 2014  \u2013 Present (1 year) College Station, TX Part-time Software Developer Capsher Technology September 2014  \u2013 Present (1 year) College Station, TX Master Student Texas A&M University August 2013  \u2013 Present (2 years 1 month) Master Student Texas A&M University August 2013  \u2013 Present (2 years 1 month) Co-Op Analog Design Engineer IBM January 2013  \u2013  August 2013  (8 months) Research Triangle Park, NC I am currently working on phase rotator design and implementation for the clock data recovery (CDR) portion of high-speed data transmission links. \n \nI am also enhancing my debugging techniques by performing DDR PHY characterization in the lab. Co-Op Analog Design Engineer IBM January 2013  \u2013  August 2013  (8 months) Research Triangle Park, NC I am currently working on phase rotator design and implementation for the clock data recovery (CDR) portion of high-speed data transmission links. \n \nI am also enhancing my debugging techniques by performing DDR PHY characterization in the lab. Languages Spanish Spanish Spanish Skills VLSI Design Verilog C/C++ STL Java Android VLSI Embedded Systems Matlab Debugging Cadence Virtuoso VHDL Circuit Design Skills  VLSI Design Verilog C/C++ STL Java Android VLSI Embedded Systems Matlab Debugging Cadence Virtuoso VHDL Circuit Design VLSI Design Verilog C/C++ STL Java Android VLSI Embedded Systems Matlab Debugging Cadence Virtuoso VHDL Circuit Design VLSI Design Verilog C/C++ STL Java Android VLSI Embedded Systems Matlab Debugging Cadence Virtuoso VHDL Circuit Design Education Texas A&M University Master's degree,  Computer Engineering 2012  \u2013 2014 Activities and Societies:\u00a0 Society of Professional Hispanic Engineers ,  U.S. Special Olympics Volunteer Texas A&M University Bachelor of Science (B.S.),  Electrical Engineering 2007  \u2013 2012 Texas A&M University Master's degree,  Computer Engineering 2012  \u2013 2014 Activities and Societies:\u00a0 Society of Professional Hispanic Engineers ,  U.S. Special Olympics Volunteer Texas A&M University Master's degree,  Computer Engineering 2012  \u2013 2014 Activities and Societies:\u00a0 Society of Professional Hispanic Engineers ,  U.S. Special Olympics Volunteer Texas A&M University Master's degree,  Computer Engineering 2012  \u2013 2014 Activities and Societies:\u00a0 Society of Professional Hispanic Engineers ,  U.S. Special Olympics Volunteer Texas A&M University Bachelor of Science (B.S.),  Electrical Engineering 2007  \u2013 2012 Texas A&M University Bachelor of Science (B.S.),  Electrical Engineering 2007  \u2013 2012 Texas A&M University Bachelor of Science (B.S.),  Electrical Engineering 2007  \u2013 2012 Honors & Awards Google Scholarship 2013 Google & Hispanic Scholarship Fund June 2013 Recipient of the Google & HSF $10,0000 Scholarship for high-achieving Hispanics in Electrical/Computer Engineering. Google Scholarship 2013 Google & Hispanic Scholarship Fund June 2013 Recipient of the Google & HSF $10,0000 Scholarship for high-achieving Hispanics in Electrical/Computer Engineering. Google Scholarship 2013 Google & Hispanic Scholarship Fund June 2013 Recipient of the Google & HSF $10,0000 Scholarship for high-achieving Hispanics in Electrical/Computer Engineering. Google Scholarship 2013 Google & Hispanic Scholarship Fund June 2013 Recipient of the Google & HSF $10,0000 Scholarship for high-achieving Hispanics in Electrical/Computer Engineering. ", "Summary \u2022\t12 US Patents issued \n\u2022\t15 journal and conference publications.  \n\u2022\tTechnical presentations at ISSCC, IEDM, IRPS \n \nSpecialties: Technically skilled in the following areas:  \nDesign Tools: Cadence, Spectre, AMS, Ultrasim, Matlab, Simulink, VerilogA.\t \nCircuits: SerDes PLL, High speed PLL, Fractional-N PLL, Voltage regulators, Bandgap references, High speed CML design, Low power CMOS design, LC tank VCO, SRAM, Clock trees. Resonant clocking \nTechnology: Bulk, SOI, FinFet CMOS, 250nm to 14nm CMOS\t \nLab Tools: Wavecrest, Agilent Signal Analyzer. \nStandards: PCIe 1/2/3, 10G Ethernet, Fibre Channel, XAUI, SATA, SAS, CEI-25/28 Summary \u2022\t12 US Patents issued \n\u2022\t15 journal and conference publications.  \n\u2022\tTechnical presentations at ISSCC, IEDM, IRPS \n \nSpecialties: Technically skilled in the following areas:  \nDesign Tools: Cadence, Spectre, AMS, Ultrasim, Matlab, Simulink, VerilogA.\t \nCircuits: SerDes PLL, High speed PLL, Fractional-N PLL, Voltage regulators, Bandgap references, High speed CML design, Low power CMOS design, LC tank VCO, SRAM, Clock trees. Resonant clocking \nTechnology: Bulk, SOI, FinFet CMOS, 250nm to 14nm CMOS\t \nLab Tools: Wavecrest, Agilent Signal Analyzer. \nStandards: PCIe 1/2/3, 10G Ethernet, Fibre Channel, XAUI, SATA, SAS, CEI-25/28 \u2022\t12 US Patents issued \n\u2022\t15 journal and conference publications.  \n\u2022\tTechnical presentations at ISSCC, IEDM, IRPS \n \nSpecialties: Technically skilled in the following areas:  \nDesign Tools: Cadence, Spectre, AMS, Ultrasim, Matlab, Simulink, VerilogA.\t \nCircuits: SerDes PLL, High speed PLL, Fractional-N PLL, Voltage regulators, Bandgap references, High speed CML design, Low power CMOS design, LC tank VCO, SRAM, Clock trees. Resonant clocking \nTechnology: Bulk, SOI, FinFet CMOS, 250nm to 14nm CMOS\t \nLab Tools: Wavecrest, Agilent Signal Analyzer. \nStandards: PCIe 1/2/3, 10G Ethernet, Fibre Channel, XAUI, SATA, SAS, CEI-25/28 \u2022\t12 US Patents issued \n\u2022\t15 journal and conference publications.  \n\u2022\tTechnical presentations at ISSCC, IEDM, IRPS \n \nSpecialties: Technically skilled in the following areas:  \nDesign Tools: Cadence, Spectre, AMS, Ultrasim, Matlab, Simulink, VerilogA.\t \nCircuits: SerDes PLL, High speed PLL, Fractional-N PLL, Voltage regulators, Bandgap references, High speed CML design, Low power CMOS design, LC tank VCO, SRAM, Clock trees. Resonant clocking \nTechnology: Bulk, SOI, FinFet CMOS, 250nm to 14nm CMOS\t \nLab Tools: Wavecrest, Agilent Signal Analyzer. \nStandards: PCIe 1/2/3, 10G Ethernet, Fibre Channel, XAUI, SATA, SAS, CEI-25/28 Experience Senior Analog Design Engineer SIX Semicondutores October 2013  \u2013 Present (1 year 11 months) senior engineer IBM Microelectronics 2000  \u2013 Present (15 years) PLL team leader for High Speed Serial / Memory Link Development. 8GHz - 28GHZ LC PLL designs. Experience with process technology to 14nm. analog design engineer ibm 1995  \u2013  2000  (5 years) PLL and frequency slewing designs for microprocessors. Senior Analog Design Engineer SIX Semicondutores October 2013  \u2013 Present (1 year 11 months) Senior Analog Design Engineer SIX Semicondutores October 2013  \u2013 Present (1 year 11 months) senior engineer IBM Microelectronics 2000  \u2013 Present (15 years) PLL team leader for High Speed Serial / Memory Link Development. 8GHz - 28GHZ LC PLL designs. Experience with process technology to 14nm. senior engineer IBM Microelectronics 2000  \u2013 Present (15 years) PLL team leader for High Speed Serial / Memory Link Development. 8GHz - 28GHZ LC PLL designs. Experience with process technology to 14nm. analog design engineer ibm 1995  \u2013  2000  (5 years) PLL and frequency slewing designs for microprocessors. analog design engineer ibm 1995  \u2013  2000  (5 years) PLL and frequency slewing designs for microprocessors. Skills PLL CMOS Analog Circuit Design Cadence Spectre Simulink SATA VLSI Bandgap References Verilog IC Circuit Design Physical Design EDA Mixed Signal SoC Debugging Static Timing Analysis Hardware Architecture Simulations Integrated Circuit... TCL VHDL See 7+ \u00a0 \u00a0 See less Skills  PLL CMOS Analog Circuit Design Cadence Spectre Simulink SATA VLSI Bandgap References Verilog IC Circuit Design Physical Design EDA Mixed Signal SoC Debugging Static Timing Analysis Hardware Architecture Simulations Integrated Circuit... TCL VHDL See 7+ \u00a0 \u00a0 See less PLL CMOS Analog Circuit Design Cadence Spectre Simulink SATA VLSI Bandgap References Verilog IC Circuit Design Physical Design EDA Mixed Signal SoC Debugging Static Timing Analysis Hardware Architecture Simulations Integrated Circuit... TCL VHDL See 7+ \u00a0 \u00a0 See less PLL CMOS Analog Circuit Design Cadence Spectre Simulink SATA VLSI Bandgap References Verilog IC Circuit Design Physical Design EDA Mixed Signal SoC Debugging Static Timing Analysis Hardware Architecture Simulations Integrated Circuit... TCL VHDL See 7+ \u00a0 \u00a0 See less Education Cornell University MEE Rochester Institute of Technology BSEE Cornell University MEE Cornell University MEE Cornell University MEE Rochester Institute of Technology BSEE Rochester Institute of Technology BSEE Rochester Institute of Technology BSEE ", "Experience Analog Design Engineer IBM June 2013  \u2013 Present (2 years 3 months) Rochester, Minnesota Area -Analog Circuit Design (PLLs) \n-Lab Bringup \n-High Speed IO Characterization \n-Hardware Procedures (IO, C++)  \n-Embedded Microcontrollers Hardware Design Student Daktronics January 2011  \u2013  May 2013  (2 years 5 months) Brookings, SD I worked at Daktronics while I finished my undergraduate studies. I conducted projects on signal integrity of our board-board communication(SerDes, LVDS), FPGA/PLL clocking schemes, microcontroller programming and EMI/EMC emissions of the live events display boards. I spend a majority of time focusing on signal integrity of our board-board links and the EMI/EMC emissions.  Analog Design Engineer IBM June 2013  \u2013 Present (2 years 3 months) Rochester, Minnesota Area -Analog Circuit Design (PLLs) \n-Lab Bringup \n-High Speed IO Characterization \n-Hardware Procedures (IO, C++)  \n-Embedded Microcontrollers Analog Design Engineer IBM June 2013  \u2013 Present (2 years 3 months) Rochester, Minnesota Area -Analog Circuit Design (PLLs) \n-Lab Bringup \n-High Speed IO Characterization \n-Hardware Procedures (IO, C++)  \n-Embedded Microcontrollers Hardware Design Student Daktronics January 2011  \u2013  May 2013  (2 years 5 months) Brookings, SD I worked at Daktronics while I finished my undergraduate studies. I conducted projects on signal integrity of our board-board communication(SerDes, LVDS), FPGA/PLL clocking schemes, microcontroller programming and EMI/EMC emissions of the live events display boards. I spend a majority of time focusing on signal integrity of our board-board links and the EMI/EMC emissions.  Hardware Design Student Daktronics January 2011  \u2013  May 2013  (2 years 5 months) Brookings, SD I worked at Daktronics while I finished my undergraduate studies. I conducted projects on signal integrity of our board-board communication(SerDes, LVDS), FPGA/PLL clocking schemes, microcontroller programming and EMI/EMC emissions of the live events display boards. I spend a majority of time focusing on signal integrity of our board-board links and the EMI/EMC emissions.  Languages English Native or bilingual proficiency C++ Full professional proficiency C Full professional proficiency VHDL Limited working proficiency Verilog Limited working proficiency Perl Professional working proficiency C# Full professional proficiency English Native or bilingual proficiency C++ Full professional proficiency C Full professional proficiency VHDL Limited working proficiency Verilog Limited working proficiency Perl Professional working proficiency C# Full professional proficiency English Native or bilingual proficiency C++ Full professional proficiency C Full professional proficiency VHDL Limited working proficiency Verilog Limited working proficiency Perl Professional working proficiency C# Full professional proficiency Native or bilingual proficiency Full professional proficiency Full professional proficiency Limited working proficiency Limited working proficiency Professional working proficiency Full professional proficiency Skills Analog Circuit Design Hardware Bring-up Hardware Programming Microcontrollers Microarchitecture Hardware Architecture Firmware c++ C C# Characterization High Speed Interfaces IO Embedded C++ Embedded C I/O Perl VHDL Verilog Microprocessors PLL See 6+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Hardware Bring-up Hardware Programming Microcontrollers Microarchitecture Hardware Architecture Firmware c++ C C# Characterization High Speed Interfaces IO Embedded C++ Embedded C I/O Perl VHDL Verilog Microprocessors PLL See 6+ \u00a0 \u00a0 See less Analog Circuit Design Hardware Bring-up Hardware Programming Microcontrollers Microarchitecture Hardware Architecture Firmware c++ C C# Characterization High Speed Interfaces IO Embedded C++ Embedded C I/O Perl VHDL Verilog Microprocessors PLL See 6+ \u00a0 \u00a0 See less Analog Circuit Design Hardware Bring-up Hardware Programming Microcontrollers Microarchitecture Hardware Architecture Firmware c++ C C# Characterization High Speed Interfaces IO Embedded C++ Embedded C I/O Perl VHDL Verilog Microprocessors PLL See 6+ \u00a0 \u00a0 See less Education South Dakota State University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE South Dakota State University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE South Dakota State University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE South Dakota State University Bachelor\u2019s Degree,  Electrical and Electronics Engineering 2009  \u2013 2013 Activities and Societies:\u00a0 IEEE ", "Experience Technical Strategy - Systems Innovation IBM June 2015  \u2013 Present (3 months) Austin, Texas Area Technical Strategy for IBM Systems. Focusing on Agile transformation and Innovation in systems development Senior Development Manager - Power Series IBM March 2008  \u2013 Present (7 years 6 months) Austin, Texas Area Lead teams in Design For Test (DFT), Processor validation tools development, System characterization and Firmware for IBM's Power Systems Sony Toshiba IBM Microprocessor Design Manager IBM February 2007  \u2013  March 2008  (1 year 2 months) Austin, Texas Area Managed processor development teams and partner relationships, lead processor chip logic design, timing, integration and circuit design teams. Sony Toshiba IBM Analog & Packaging Development Manager IBM December 2005  \u2013  February 2007  (1 year 3 months) Austin, Texas Area Managed processor development teams and partner relationships, leading analog design and packaging teams. Custom and Analog Design Engineer IBM July 1999  \u2013  December 2005  (6 years 6 months) Poughkeepsie, NY Integrated Circuit Design and Test Engineer Motorola Solutions July 1998  \u2013  September 1998  (3 months) Schaumburg, IL Technical Strategy - Systems Innovation IBM June 2015  \u2013 Present (3 months) Austin, Texas Area Technical Strategy for IBM Systems. Focusing on Agile transformation and Innovation in systems development Technical Strategy - Systems Innovation IBM June 2015  \u2013 Present (3 months) Austin, Texas Area Technical Strategy for IBM Systems. Focusing on Agile transformation and Innovation in systems development Senior Development Manager - Power Series IBM March 2008  \u2013 Present (7 years 6 months) Austin, Texas Area Lead teams in Design For Test (DFT), Processor validation tools development, System characterization and Firmware for IBM's Power Systems Senior Development Manager - Power Series IBM March 2008  \u2013 Present (7 years 6 months) Austin, Texas Area Lead teams in Design For Test (DFT), Processor validation tools development, System characterization and Firmware for IBM's Power Systems Sony Toshiba IBM Microprocessor Design Manager IBM February 2007  \u2013  March 2008  (1 year 2 months) Austin, Texas Area Managed processor development teams and partner relationships, lead processor chip logic design, timing, integration and circuit design teams. Sony Toshiba IBM Microprocessor Design Manager IBM February 2007  \u2013  March 2008  (1 year 2 months) Austin, Texas Area Managed processor development teams and partner relationships, lead processor chip logic design, timing, integration and circuit design teams. Sony Toshiba IBM Analog & Packaging Development Manager IBM December 2005  \u2013  February 2007  (1 year 3 months) Austin, Texas Area Managed processor development teams and partner relationships, leading analog design and packaging teams. Sony Toshiba IBM Analog & Packaging Development Manager IBM December 2005  \u2013  February 2007  (1 year 3 months) Austin, Texas Area Managed processor development teams and partner relationships, leading analog design and packaging teams. Custom and Analog Design Engineer IBM July 1999  \u2013  December 2005  (6 years 6 months) Poughkeepsie, NY Custom and Analog Design Engineer IBM July 1999  \u2013  December 2005  (6 years 6 months) Poughkeepsie, NY Integrated Circuit Design and Test Engineer Motorola Solutions July 1998  \u2013  September 1998  (3 months) Schaumburg, IL Integrated Circuit Design and Test Engineer Motorola Solutions July 1998  \u2013  September 1998  (3 months) Schaumburg, IL Skills Physical Design Logic Design VLSI Static Timing Analysis IC DFT Characterization Analog Circuit Design People Management Microprocessors Analog Integrated Circuit... Testing Semiconductors Management Computer Architecture See 1+ \u00a0 \u00a0 See less Skills  Physical Design Logic Design VLSI Static Timing Analysis IC DFT Characterization Analog Circuit Design People Management Microprocessors Analog Integrated Circuit... Testing Semiconductors Management Computer Architecture See 1+ \u00a0 \u00a0 See less Physical Design Logic Design VLSI Static Timing Analysis IC DFT Characterization Analog Circuit Design People Management Microprocessors Analog Integrated Circuit... Testing Semiconductors Management Computer Architecture See 1+ \u00a0 \u00a0 See less Physical Design Logic Design VLSI Static Timing Analysis IC DFT Characterization Analog Circuit Design People Management Microprocessors Analog Integrated Circuit... Testing Semiconductors Management Computer Architecture See 1+ \u00a0 \u00a0 See less Education Cornell University - Johnson Graduate School of Management Master of Business Administration (MBA),  Business Administration and Management , General 2013  \u2013 2015 Rensselaer Polytechnic Institute Master of Science (MS),  Electrical and Electronics Engineering 1998  \u2013 1999 Rensselaer Polytechnic Institute Bachelor of Science (BS),  Electrical and Electronics Engineering 1994  \u2013 1998 Cornell University - Johnson Graduate School of Management Master of Business Administration (MBA),  Business Administration and Management , General 2013  \u2013 2015 Cornell University - Johnson Graduate School of Management Master of Business Administration (MBA),  Business Administration and Management , General 2013  \u2013 2015 Cornell University - Johnson Graduate School of Management Master of Business Administration (MBA),  Business Administration and Management , General 2013  \u2013 2015 Rensselaer Polytechnic Institute Master of Science (MS),  Electrical and Electronics Engineering 1998  \u2013 1999 Rensselaer Polytechnic Institute Master of Science (MS),  Electrical and Electronics Engineering 1998  \u2013 1999 Rensselaer Polytechnic Institute Master of Science (MS),  Electrical and Electronics Engineering 1998  \u2013 1999 Rensselaer Polytechnic Institute Bachelor of Science (BS),  Electrical and Electronics Engineering 1994  \u2013 1998 Rensselaer Polytechnic Institute Bachelor of Science (BS),  Electrical and Electronics Engineering 1994  \u2013 1998 Rensselaer Polytechnic Institute Bachelor of Science (BS),  Electrical and Electronics Engineering 1994  \u2013 1998 ", "Summary Electrical Engineer with 20+ years experience with skills and experience in analog design, power electronics and EMC/EMI design. Great interpersonal skills, team player, problem solver, adaptable, hard working and innovative. Areas of expertise: \n\u2666 Product Development \n\u2666 Analog Circuit Design \n\u2666 EMC / EMI Design / Debug \n\u2666 Power Electronics \n\u2666 EMC Testing \n\u2666 EMC Regulatory Compliance Summary Electrical Engineer with 20+ years experience with skills and experience in analog design, power electronics and EMC/EMI design. Great interpersonal skills, team player, problem solver, adaptable, hard working and innovative. Areas of expertise: \n\u2666 Product Development \n\u2666 Analog Circuit Design \n\u2666 EMC / EMI Design / Debug \n\u2666 Power Electronics \n\u2666 EMC Testing \n\u2666 EMC Regulatory Compliance Electrical Engineer with 20+ years experience with skills and experience in analog design, power electronics and EMC/EMI design. Great interpersonal skills, team player, problem solver, adaptable, hard working and innovative. Areas of expertise: \n\u2666 Product Development \n\u2666 Analog Circuit Design \n\u2666 EMC / EMI Design / Debug \n\u2666 Power Electronics \n\u2666 EMC Testing \n\u2666 EMC Regulatory Compliance Electrical Engineer with 20+ years experience with skills and experience in analog design, power electronics and EMC/EMI design. Great interpersonal skills, team player, problem solver, adaptable, hard working and innovative. Areas of expertise: \n\u2666 Product Development \n\u2666 Analog Circuit Design \n\u2666 EMC / EMI Design / Debug \n\u2666 Power Electronics \n\u2666 EMC Testing \n\u2666 EMC Regulatory Compliance Experience Power Electronics Engineer IBM January 2010  \u2013  October 2013  (3 years 10 months) Key player in the development of power conversion circuitry for IBM P-Series blade servers. Designed \nmulti and single phase regulators to provide power for processors, memory, and point of load for \nvarious circuits. In addition, provided support circuitry such as current and voltage monitoring, circuit \nprotection, soft start and fault detection. \nExperience in the following: \n\u2666 Redundancy \n\u2666 Circuit protection \n\u2666 Hot plug \n\u2666 Soft Start \n\u2666 Current and power reporting \n\u2666 Efficiency measurements \n\u2666 Linpack benchmark testing \n\u2666 Resolution of field issues Sr Regulatory Engineer Dell October 2006  \u2013  August 2009  (2 years 11 months) Austin, Texas Area Responsible for EMI design and compliance for Dell Power Edge M1000e modular blade server system: \n\u2666 Working together with the product engineers, reviewed the designs of the enclosure system, \nblades, power supplies HBA cards, CMC, KVM and I/O modules. Mandated changes to the \ndesign to insure EMI compliance. \n\u2666 Enabled EMC testing, certification and sustaining for numerous server blades, HBA\u2019s and I/O \nmodules including 1G and 10Gbt Ethernet, Fibre Channel 4 and 8 modules, and Infiniband. EMC/EMI Design Engineer Lenovo May 2005  \u2013  September 2006  (1 year 5 months) Raleigh-Durham, North Carolina Area Accountable for EMC design and compliance for the Think Centre PC brand acquired by Lenovo.  \nContinued the same responsibilities as before at IBM while facilitating the transfer of knowledge and ownership to the Lenovo design center in Beijing. EMC / EMI Design Engineer IBM December 1994  \u2013  May 2005  (10 years 6 months) Raleigh-Durham, North Carolina Area Key contributor to IBM Aptiva and commercial desktop PC products. Accountable for EMC compliance \nfor Think Centre PC brand. Evaluated new partners to quickly assess expertise and determine resources \nto maintain acceptable risk. Tracked progress of development partners. Audited product throughout \ndevelopment cycle to assure compliance. Provided guidance, reviewed designs, verified work and helped \nsolve problems. \n\u2666 Reduced schedule risk by streamlining EMC development process for IBM PC\u2019s. \n\u2666 Recognized for consistently achieving compliance on schedule. \n\u2666 Achieved EMI product compliance by coordinating efforts of Far East development partners and \nIBM designers. \n\u2666 Designed EMC into planar, mechanical, and building blocks; debugged to get passing data. \n\u2666 Produced product meeting emissions and immunity requirements for worldwide regulatory \nagencies by interfacing with designers and building block owners EMC/EMI Design Engineer IBM January 1992  \u2013  December 1994  (3 years) Lexington, Kentucky Area Responsible for EMC design and compliance for IBM Aptiva PC products. Reviewed the design of system boards, mechanical enclosures, power supplies, and peripherals. Mandated changes needed to pass EMC requirements. Solved problems found in emissions and immunity testing, followed through with design changes to ensure product compliance. Product Engineer IBM January 1990  \u2013  January 1992  (2 years 1 month) Lexington, Kentucky Area Provided product development support for the IBM PS1 consumer PC. \n\u2666 Specified and integrated vendor designed power supplies into the PS1 product line. \n\u2666 Developed an innovative low cost DC - DC power supply card for the PS1 computers to replace \npurchased card with a significant reduction in product cost. \n\u2666 Initiated and implemented cost reductions and provided product support for the PS1 modem. Analog Design Engineer IBM January 1980  \u2013  January 1990  (10 years 1 month) Lexington, Kentucky Area Worked as an analog design engineer in a C.O.C. group called \u201cMotion Control Systems and Analog \nCircuits\u201d providing motor drivers and special analog circuits for printers and typewriters. \n\u2666 Volunteered to take on a project outside of the expertise of our group which was to design a \ncustom modem card for the first IBM PS1 computer. Performed research necessary to acquire \nknowledge of the phone system, modems, industry standards and regulatory requirements in order \nto design a modem. Working with two other engineers, lead the effort to successfully develop and \nimplement a quality custom internal modem for the first IBM PS-1 computer. \n\u2666 Designed low cost analog and power electronic circuits for printers and typewriters which \nincluded DC servo, stepper motor, and wire matrix drivers. \n\u2666 Designed some low cost oscillator circuits that resulted in significant cost savings and two patent \napplications for IBM. \n\u2666 Pioneered innovative techniques to mange thermal challenges for motion control electronics in a \nsmall printer environment. \n\u2666 Designed, an innovative piece of test equipment which facilitated determination of the root cause \nof occasional motor driver failures in the manufacturing process. This uncovered a quality \nproblem in the stepper motors and solved a mystery that threatened to shut down production. Digital Design Engineer IBM September 1977  \u2013  January 1980  (2 years 5 months) Lexington, Kentucky Area Worked in a product group as a digital design engineer in the development of a high function typewriter. \n\u2666 Designed various logic cards and wrote extensive micro code to support product development. \n\u2666 Developed CRT display for a typewriter with innovative features to maximize performance given \nthe technology at the time. Power Electronics Engineer IBM January 2010  \u2013  October 2013  (3 years 10 months) Key player in the development of power conversion circuitry for IBM P-Series blade servers. Designed \nmulti and single phase regulators to provide power for processors, memory, and point of load for \nvarious circuits. In addition, provided support circuitry such as current and voltage monitoring, circuit \nprotection, soft start and fault detection. \nExperience in the following: \n\u2666 Redundancy \n\u2666 Circuit protection \n\u2666 Hot plug \n\u2666 Soft Start \n\u2666 Current and power reporting \n\u2666 Efficiency measurements \n\u2666 Linpack benchmark testing \n\u2666 Resolution of field issues Power Electronics Engineer IBM January 2010  \u2013  October 2013  (3 years 10 months) Key player in the development of power conversion circuitry for IBM P-Series blade servers. Designed \nmulti and single phase regulators to provide power for processors, memory, and point of load for \nvarious circuits. In addition, provided support circuitry such as current and voltage monitoring, circuit \nprotection, soft start and fault detection. \nExperience in the following: \n\u2666 Redundancy \n\u2666 Circuit protection \n\u2666 Hot plug \n\u2666 Soft Start \n\u2666 Current and power reporting \n\u2666 Efficiency measurements \n\u2666 Linpack benchmark testing \n\u2666 Resolution of field issues Sr Regulatory Engineer Dell October 2006  \u2013  August 2009  (2 years 11 months) Austin, Texas Area Responsible for EMI design and compliance for Dell Power Edge M1000e modular blade server system: \n\u2666 Working together with the product engineers, reviewed the designs of the enclosure system, \nblades, power supplies HBA cards, CMC, KVM and I/O modules. Mandated changes to the \ndesign to insure EMI compliance. \n\u2666 Enabled EMC testing, certification and sustaining for numerous server blades, HBA\u2019s and I/O \nmodules including 1G and 10Gbt Ethernet, Fibre Channel 4 and 8 modules, and Infiniband. Sr Regulatory Engineer Dell October 2006  \u2013  August 2009  (2 years 11 months) Austin, Texas Area Responsible for EMI design and compliance for Dell Power Edge M1000e modular blade server system: \n\u2666 Working together with the product engineers, reviewed the designs of the enclosure system, \nblades, power supplies HBA cards, CMC, KVM and I/O modules. Mandated changes to the \ndesign to insure EMI compliance. \n\u2666 Enabled EMC testing, certification and sustaining for numerous server blades, HBA\u2019s and I/O \nmodules including 1G and 10Gbt Ethernet, Fibre Channel 4 and 8 modules, and Infiniband. EMC/EMI Design Engineer Lenovo May 2005  \u2013  September 2006  (1 year 5 months) Raleigh-Durham, North Carolina Area Accountable for EMC design and compliance for the Think Centre PC brand acquired by Lenovo.  \nContinued the same responsibilities as before at IBM while facilitating the transfer of knowledge and ownership to the Lenovo design center in Beijing. EMC/EMI Design Engineer Lenovo May 2005  \u2013  September 2006  (1 year 5 months) Raleigh-Durham, North Carolina Area Accountable for EMC design and compliance for the Think Centre PC brand acquired by Lenovo.  \nContinued the same responsibilities as before at IBM while facilitating the transfer of knowledge and ownership to the Lenovo design center in Beijing. EMC / EMI Design Engineer IBM December 1994  \u2013  May 2005  (10 years 6 months) Raleigh-Durham, North Carolina Area Key contributor to IBM Aptiva and commercial desktop PC products. Accountable for EMC compliance \nfor Think Centre PC brand. Evaluated new partners to quickly assess expertise and determine resources \nto maintain acceptable risk. Tracked progress of development partners. Audited product throughout \ndevelopment cycle to assure compliance. Provided guidance, reviewed designs, verified work and helped \nsolve problems. \n\u2666 Reduced schedule risk by streamlining EMC development process for IBM PC\u2019s. \n\u2666 Recognized for consistently achieving compliance on schedule. \n\u2666 Achieved EMI product compliance by coordinating efforts of Far East development partners and \nIBM designers. \n\u2666 Designed EMC into planar, mechanical, and building blocks; debugged to get passing data. \n\u2666 Produced product meeting emissions and immunity requirements for worldwide regulatory \nagencies by interfacing with designers and building block owners EMC / EMI Design Engineer IBM December 1994  \u2013  May 2005  (10 years 6 months) Raleigh-Durham, North Carolina Area Key contributor to IBM Aptiva and commercial desktop PC products. Accountable for EMC compliance \nfor Think Centre PC brand. Evaluated new partners to quickly assess expertise and determine resources \nto maintain acceptable risk. Tracked progress of development partners. Audited product throughout \ndevelopment cycle to assure compliance. Provided guidance, reviewed designs, verified work and helped \nsolve problems. \n\u2666 Reduced schedule risk by streamlining EMC development process for IBM PC\u2019s. \n\u2666 Recognized for consistently achieving compliance on schedule. \n\u2666 Achieved EMI product compliance by coordinating efforts of Far East development partners and \nIBM designers. \n\u2666 Designed EMC into planar, mechanical, and building blocks; debugged to get passing data. \n\u2666 Produced product meeting emissions and immunity requirements for worldwide regulatory \nagencies by interfacing with designers and building block owners EMC/EMI Design Engineer IBM January 1992  \u2013  December 1994  (3 years) Lexington, Kentucky Area Responsible for EMC design and compliance for IBM Aptiva PC products. Reviewed the design of system boards, mechanical enclosures, power supplies, and peripherals. Mandated changes needed to pass EMC requirements. Solved problems found in emissions and immunity testing, followed through with design changes to ensure product compliance. EMC/EMI Design Engineer IBM January 1992  \u2013  December 1994  (3 years) Lexington, Kentucky Area Responsible for EMC design and compliance for IBM Aptiva PC products. Reviewed the design of system boards, mechanical enclosures, power supplies, and peripherals. Mandated changes needed to pass EMC requirements. Solved problems found in emissions and immunity testing, followed through with design changes to ensure product compliance. Product Engineer IBM January 1990  \u2013  January 1992  (2 years 1 month) Lexington, Kentucky Area Provided product development support for the IBM PS1 consumer PC. \n\u2666 Specified and integrated vendor designed power supplies into the PS1 product line. \n\u2666 Developed an innovative low cost DC - DC power supply card for the PS1 computers to replace \npurchased card with a significant reduction in product cost. \n\u2666 Initiated and implemented cost reductions and provided product support for the PS1 modem. Product Engineer IBM January 1990  \u2013  January 1992  (2 years 1 month) Lexington, Kentucky Area Provided product development support for the IBM PS1 consumer PC. \n\u2666 Specified and integrated vendor designed power supplies into the PS1 product line. \n\u2666 Developed an innovative low cost DC - DC power supply card for the PS1 computers to replace \npurchased card with a significant reduction in product cost. \n\u2666 Initiated and implemented cost reductions and provided product support for the PS1 modem. Analog Design Engineer IBM January 1980  \u2013  January 1990  (10 years 1 month) Lexington, Kentucky Area Worked as an analog design engineer in a C.O.C. group called \u201cMotion Control Systems and Analog \nCircuits\u201d providing motor drivers and special analog circuits for printers and typewriters. \n\u2666 Volunteered to take on a project outside of the expertise of our group which was to design a \ncustom modem card for the first IBM PS1 computer. Performed research necessary to acquire \nknowledge of the phone system, modems, industry standards and regulatory requirements in order \nto design a modem. Working with two other engineers, lead the effort to successfully develop and \nimplement a quality custom internal modem for the first IBM PS-1 computer. \n\u2666 Designed low cost analog and power electronic circuits for printers and typewriters which \nincluded DC servo, stepper motor, and wire matrix drivers. \n\u2666 Designed some low cost oscillator circuits that resulted in significant cost savings and two patent \napplications for IBM. \n\u2666 Pioneered innovative techniques to mange thermal challenges for motion control electronics in a \nsmall printer environment. \n\u2666 Designed, an innovative piece of test equipment which facilitated determination of the root cause \nof occasional motor driver failures in the manufacturing process. This uncovered a quality \nproblem in the stepper motors and solved a mystery that threatened to shut down production. Analog Design Engineer IBM January 1980  \u2013  January 1990  (10 years 1 month) Lexington, Kentucky Area Worked as an analog design engineer in a C.O.C. group called \u201cMotion Control Systems and Analog \nCircuits\u201d providing motor drivers and special analog circuits for printers and typewriters. \n\u2666 Volunteered to take on a project outside of the expertise of our group which was to design a \ncustom modem card for the first IBM PS1 computer. Performed research necessary to acquire \nknowledge of the phone system, modems, industry standards and regulatory requirements in order \nto design a modem. Working with two other engineers, lead the effort to successfully develop and \nimplement a quality custom internal modem for the first IBM PS-1 computer. \n\u2666 Designed low cost analog and power electronic circuits for printers and typewriters which \nincluded DC servo, stepper motor, and wire matrix drivers. \n\u2666 Designed some low cost oscillator circuits that resulted in significant cost savings and two patent \napplications for IBM. \n\u2666 Pioneered innovative techniques to mange thermal challenges for motion control electronics in a \nsmall printer environment. \n\u2666 Designed, an innovative piece of test equipment which facilitated determination of the root cause \nof occasional motor driver failures in the manufacturing process. This uncovered a quality \nproblem in the stepper motors and solved a mystery that threatened to shut down production. Digital Design Engineer IBM September 1977  \u2013  January 1980  (2 years 5 months) Lexington, Kentucky Area Worked in a product group as a digital design engineer in the development of a high function typewriter. \n\u2666 Designed various logic cards and wrote extensive micro code to support product development. \n\u2666 Developed CRT display for a typewriter with innovative features to maximize performance given \nthe technology at the time. Digital Design Engineer IBM September 1977  \u2013  January 1980  (2 years 5 months) Lexington, Kentucky Area Worked in a product group as a digital design engineer in the development of a high function typewriter. \n\u2666 Designed various logic cards and wrote extensive micro code to support product development. \n\u2666 Developed CRT display for a typewriter with innovative features to maximize performance given \nthe technology at the time. Skills Testing Hardware PCB design Electronics Troubleshooting Electrical Engineering Power Electronics EMI Analog Circuit Design EMC compliance EMC design Integrated Circuit... Hardware Architecture Power Supplies Debugging Analog Product Development Integration See 3+ \u00a0 \u00a0 See less Skills  Testing Hardware PCB design Electronics Troubleshooting Electrical Engineering Power Electronics EMI Analog Circuit Design EMC compliance EMC design Integrated Circuit... Hardware Architecture Power Supplies Debugging Analog Product Development Integration See 3+ \u00a0 \u00a0 See less Testing Hardware PCB design Electronics Troubleshooting Electrical Engineering Power Electronics EMI Analog Circuit Design EMC compliance EMC design Integrated Circuit... Hardware Architecture Power Supplies Debugging Analog Product Development Integration See 3+ \u00a0 \u00a0 See less Testing Hardware PCB design Electronics Troubleshooting Electrical Engineering Power Electronics EMI Analog Circuit Design EMC compliance EMC design Integrated Circuit... Hardware Architecture Power Supplies Debugging Analog Product Development Integration See 3+ \u00a0 \u00a0 See less Education University of Tennessee-Knoxville BSEE,  Electrical Engineering 1975  \u2013 1977 University of Tennessee BSEE,  Electrical and Electronics Engineering University of Tennessee-Knoxville BSEE,  Electrical Engineering 1975  \u2013 1977 University of Tennessee-Knoxville BSEE,  Electrical Engineering 1975  \u2013 1977 University of Tennessee-Knoxville BSEE,  Electrical Engineering 1975  \u2013 1977 University of Tennessee BSEE,  Electrical and Electronics Engineering University of Tennessee BSEE,  Electrical and Electronics Engineering University of Tennessee BSEE,  Electrical and Electronics Engineering ", "Skills RF PCB design Analog Design Wireless Electrical Engineering IC Circuit Design Microwave Analog Simulation LNA CMOS Mixed Signal BiCMOS Filters Silicon Semiconductors Analog Circuit Design Electronics Testing Characterization PLL VCO Spectre Engineering Front-end Development SoC Cadence Virtuoso Layout RF design Patents Physical Design Integrated Circuit... EDA Simulations ASIC PCB Design See 22+ \u00a0 \u00a0 See less Skills  RF PCB design Analog Design Wireless Electrical Engineering IC Circuit Design Microwave Analog Simulation LNA CMOS Mixed Signal BiCMOS Filters Silicon Semiconductors Analog Circuit Design Electronics Testing Characterization PLL VCO Spectre Engineering Front-end Development SoC Cadence Virtuoso Layout RF design Patents Physical Design Integrated Circuit... EDA Simulations ASIC PCB Design See 22+ \u00a0 \u00a0 See less RF PCB design Analog Design Wireless Electrical Engineering IC Circuit Design Microwave Analog Simulation LNA CMOS Mixed Signal BiCMOS Filters Silicon Semiconductors Analog Circuit Design Electronics Testing Characterization PLL VCO Spectre Engineering Front-end Development SoC Cadence Virtuoso Layout RF design Patents Physical Design Integrated Circuit... EDA Simulations ASIC PCB Design See 22+ \u00a0 \u00a0 See less RF PCB design Analog Design Wireless Electrical Engineering IC Circuit Design Microwave Analog Simulation LNA CMOS Mixed Signal BiCMOS Filters Silicon Semiconductors Analog Circuit Design Electronics Testing Characterization PLL VCO Spectre Engineering Front-end Development SoC Cadence Virtuoso Layout RF design Patents Physical Design Integrated Circuit... EDA Simulations ASIC PCB Design See 22+ \u00a0 \u00a0 See less Honors & Awards Best of IBM 2014 IBM Corporation March 2014 1 of 500 within IBM worldwide to be recognized for their outstanding performance and contribution.  Best of IBM 2014 IBM Corporation March 2014 1 of 500 within IBM worldwide to be recognized for their outstanding performance and contribution.  Best of IBM 2014 IBM Corporation March 2014 1 of 500 within IBM worldwide to be recognized for their outstanding performance and contribution.  Best of IBM 2014 IBM Corporation March 2014 1 of 500 within IBM worldwide to be recognized for their outstanding performance and contribution.  ", "Experience Analog Design Engineer IBM May 2004  \u2013 Present (11 years 4 months) Rochester, MN Staff Engineer, July 2008 \u2013 Present \n \nAnalog Design Engineer & IO Power Lead \n- Currently designing a DAC for HSIO in 14nm technology. \n- Developing methodology for IO power emphasizing lower power design. \n \nProduct Engineer for IBM ASICs\t \n- Evaluated a non-IBM 45nm foundry for product outsourcing purposes. \n- Analyzed wafer final test data from second source hardware and compared to IBM benchmarks. \n- Produced theories for offsets and examined the data to prove or discredit them. \n \nHardware Characterization & Product Engineer for BlueGene/Q Supercomputer\t \n- Developed characterization methodology and led data collection for the BlueGene/Q microprocessor. \n- Performed analysis on collected data for the purposes of optimizing yield and minimizing power.  \n- Coordinated with the IBM Foundry and the system architects to implement process changes. \n- Delivered total chip power analysis and estimations for BlueGene/Q and other external projects. \n \nAnalog Circuit Designer for Multiple IBM projects \n- Designed, modified and migrated various analog circuits including process monitors, sense amps, etc. \n- Experienced in CMOS SOI technologies ranging from 90nm to 22nm. Adjunct Electrical Engineering Faculty Minnesota State University, Mankato January 2010  \u2013 Present (5 years 8 months) Mankato, MN Digital VLSI Design (EE484): Spring 2014, 2013, 2012, 2010 \nSolid State Devices (EE303): Fall 2012 \nAnalog VLSI Design (EE643): Spring 2010 Adjunct Physics Faculty Bethany Lutheran College August 2011  \u2013  December 2011  (5 months) Mankato, MN Introductory Circuits and Electronics (PHYS314): Fall 2011 Analog Design Engineer IBM May 2004  \u2013 Present (11 years 4 months) Rochester, MN Staff Engineer, July 2008 \u2013 Present \n \nAnalog Design Engineer & IO Power Lead \n- Currently designing a DAC for HSIO in 14nm technology. \n- Developing methodology for IO power emphasizing lower power design. \n \nProduct Engineer for IBM ASICs\t \n- Evaluated a non-IBM 45nm foundry for product outsourcing purposes. \n- Analyzed wafer final test data from second source hardware and compared to IBM benchmarks. \n- Produced theories for offsets and examined the data to prove or discredit them. \n \nHardware Characterization & Product Engineer for BlueGene/Q Supercomputer\t \n- Developed characterization methodology and led data collection for the BlueGene/Q microprocessor. \n- Performed analysis on collected data for the purposes of optimizing yield and minimizing power.  \n- Coordinated with the IBM Foundry and the system architects to implement process changes. \n- Delivered total chip power analysis and estimations for BlueGene/Q and other external projects. \n \nAnalog Circuit Designer for Multiple IBM projects \n- Designed, modified and migrated various analog circuits including process monitors, sense amps, etc. \n- Experienced in CMOS SOI technologies ranging from 90nm to 22nm. Analog Design Engineer IBM May 2004  \u2013 Present (11 years 4 months) Rochester, MN Staff Engineer, July 2008 \u2013 Present \n \nAnalog Design Engineer & IO Power Lead \n- Currently designing a DAC for HSIO in 14nm technology. \n- Developing methodology for IO power emphasizing lower power design. \n \nProduct Engineer for IBM ASICs\t \n- Evaluated a non-IBM 45nm foundry for product outsourcing purposes. \n- Analyzed wafer final test data from second source hardware and compared to IBM benchmarks. \n- Produced theories for offsets and examined the data to prove or discredit them. \n \nHardware Characterization & Product Engineer for BlueGene/Q Supercomputer\t \n- Developed characterization methodology and led data collection for the BlueGene/Q microprocessor. \n- Performed analysis on collected data for the purposes of optimizing yield and minimizing power.  \n- Coordinated with the IBM Foundry and the system architects to implement process changes. \n- Delivered total chip power analysis and estimations for BlueGene/Q and other external projects. \n \nAnalog Circuit Designer for Multiple IBM projects \n- Designed, modified and migrated various analog circuits including process monitors, sense amps, etc. \n- Experienced in CMOS SOI technologies ranging from 90nm to 22nm. Adjunct Electrical Engineering Faculty Minnesota State University, Mankato January 2010  \u2013 Present (5 years 8 months) Mankato, MN Digital VLSI Design (EE484): Spring 2014, 2013, 2012, 2010 \nSolid State Devices (EE303): Fall 2012 \nAnalog VLSI Design (EE643): Spring 2010 Adjunct Electrical Engineering Faculty Minnesota State University, Mankato January 2010  \u2013 Present (5 years 8 months) Mankato, MN Digital VLSI Design (EE484): Spring 2014, 2013, 2012, 2010 \nSolid State Devices (EE303): Fall 2012 \nAnalog VLSI Design (EE643): Spring 2010 Adjunct Physics Faculty Bethany Lutheran College August 2011  \u2013  December 2011  (5 months) Mankato, MN Introductory Circuits and Electronics (PHYS314): Fall 2011 Adjunct Physics Faculty Bethany Lutheran College August 2011  \u2013  December 2011  (5 months) Mankato, MN Introductory Circuits and Electronics (PHYS314): Fall 2011 Languages   Skills Analog Circuit Design Transistor Modeling Chip Characterization Chip Power Estimation... Power & Performance... CMOS Characterization ASIC Electronics Patentability Searches Patents Patent Searching Patent Drawings Patentability Hardware Physics Electrical Engineering Circuit Design VHDL Semiconductors IC Debugging VLSI Microprocessors SoC Processors Static Timing Analysis Cadence Virtuoso Simulations Hardware Architecture Logic Design Integrated Circuit... EDA Analog SPICE Computer Architecture See 21+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Transistor Modeling Chip Characterization Chip Power Estimation... Power & Performance... CMOS Characterization ASIC Electronics Patentability Searches Patents Patent Searching Patent Drawings Patentability Hardware Physics Electrical Engineering Circuit Design VHDL Semiconductors IC Debugging VLSI Microprocessors SoC Processors Static Timing Analysis Cadence Virtuoso Simulations Hardware Architecture Logic Design Integrated Circuit... EDA Analog SPICE Computer Architecture See 21+ \u00a0 \u00a0 See less Analog Circuit Design Transistor Modeling Chip Characterization Chip Power Estimation... Power & Performance... CMOS Characterization ASIC Electronics Patentability Searches Patents Patent Searching Patent Drawings Patentability Hardware Physics Electrical Engineering Circuit Design VHDL Semiconductors IC Debugging VLSI Microprocessors SoC Processors Static Timing Analysis Cadence Virtuoso Simulations Hardware Architecture Logic Design Integrated Circuit... EDA Analog SPICE Computer Architecture See 21+ \u00a0 \u00a0 See less Analog Circuit Design Transistor Modeling Chip Characterization Chip Power Estimation... Power & Performance... CMOS Characterization ASIC Electronics Patentability Searches Patents Patent Searching Patent Drawings Patentability Hardware Physics Electrical Engineering Circuit Design VHDL Semiconductors IC Debugging VLSI Microprocessors SoC Processors Static Timing Analysis Cadence Virtuoso Simulations Hardware Architecture Logic Design Integrated Circuit... EDA Analog SPICE Computer Architecture See 21+ \u00a0 \u00a0 See less Education Minnesota State University, Mankato MSE,  Electrical Engineering , 4.0 2004  \u2013 2008 Minnesota State University, Mankato BSEE,  Electrical Engineering , 3.65 2002  \u2013 2004 Gustavus Adolphus College BA,  Physics , 3.17 1998  \u2013 2002 Minnesota State University, Mankato MSE,  Electrical Engineering , 4.0 2004  \u2013 2008 Minnesota State University, Mankato MSE,  Electrical Engineering , 4.0 2004  \u2013 2008 Minnesota State University, Mankato MSE,  Electrical Engineering , 4.0 2004  \u2013 2008 Minnesota State University, Mankato BSEE,  Electrical Engineering , 3.65 2002  \u2013 2004 Minnesota State University, Mankato BSEE,  Electrical Engineering , 3.65 2002  \u2013 2004 Minnesota State University, Mankato BSEE,  Electrical Engineering , 3.65 2002  \u2013 2004 Gustavus Adolphus College BA,  Physics , 3.17 1998  \u2013 2002 Gustavus Adolphus College BA,  Physics , 3.17 1998  \u2013 2002 Gustavus Adolphus College BA,  Physics , 3.17 1998  \u2013 2002 Honors & Awards Master Inventor IBM October 2013 Master Inventor IBM October 2013 Master Inventor IBM October 2013 Master Inventor IBM October 2013 ", "Experience Team Lead (Contractor) Qualcomm June 2011  \u2013  January 2015  (3 years 8 months) Analog Design Engineer IBM September 2009  \u2013  June 2011  (1 year 10 months) High speed serial data interface Summer Coop IBM May 2008  \u2013  July 2008  (3 months) Fishkill, NY Assisted in debugging ESD failures  \nPre-silicon verification for High speed Serdes IPs R&D Engineer IBM August 2005  \u2013  September 2007  (2 years 2 months) Physical design Engineer : Responsible fo floorplanning, P&R of multi-million gate ASIC using IBM internal tools. Team Lead (Contractor) Qualcomm June 2011  \u2013  January 2015  (3 years 8 months) Team Lead (Contractor) Qualcomm June 2011  \u2013  January 2015  (3 years 8 months) Analog Design Engineer IBM September 2009  \u2013  June 2011  (1 year 10 months) High speed serial data interface Analog Design Engineer IBM September 2009  \u2013  June 2011  (1 year 10 months) High speed serial data interface Summer Coop IBM May 2008  \u2013  July 2008  (3 months) Fishkill, NY Assisted in debugging ESD failures  \nPre-silicon verification for High speed Serdes IPs Summer Coop IBM May 2008  \u2013  July 2008  (3 months) Fishkill, NY Assisted in debugging ESD failures  \nPre-silicon verification for High speed Serdes IPs R&D Engineer IBM August 2005  \u2013  September 2007  (2 years 2 months) Physical design Engineer : Responsible fo floorplanning, P&R of multi-million gate ASIC using IBM internal tools. R&D Engineer IBM August 2005  \u2013  September 2007  (2 years 2 months) Physical design Engineer : Responsible fo floorplanning, P&R of multi-million gate ASIC using IBM internal tools. Skills Analog Circuit Design Mixed Signal SERDES Circuit Design Verilog-AMS Analog ASIC VLSI CMOS Cadence Virtuoso IC Verilog EDA SoC Debugging Analog design and... TCL SPICE Simulations Floorplanning MIxed Signal Design and... Characterization Mentoring See 8+ \u00a0 \u00a0 See less Skills  Analog Circuit Design Mixed Signal SERDES Circuit Design Verilog-AMS Analog ASIC VLSI CMOS Cadence Virtuoso IC Verilog EDA SoC Debugging Analog design and... TCL SPICE Simulations Floorplanning MIxed Signal Design and... Characterization Mentoring See 8+ \u00a0 \u00a0 See less Analog Circuit Design Mixed Signal SERDES Circuit Design Verilog-AMS Analog ASIC VLSI CMOS Cadence Virtuoso IC Verilog EDA SoC Debugging Analog design and... TCL SPICE Simulations Floorplanning MIxed Signal Design and... Characterization Mentoring See 8+ \u00a0 \u00a0 See less Analog Circuit Design Mixed Signal SERDES Circuit Design Verilog-AMS Analog ASIC VLSI CMOS Cadence Virtuoso IC Verilog EDA SoC Debugging Analog design and... TCL SPICE Simulations Floorplanning MIxed Signal Design and... Characterization Mentoring See 8+ \u00a0 \u00a0 See less ", "Skills Technical Project... RF design Engineer International Project... RF Analog Mixed Signal Analog Design CMOS Skills  Technical Project... RF design Engineer International Project... RF Analog Mixed Signal Analog Design CMOS Technical Project... RF design Engineer International Project... RF Analog Mixed Signal Analog Design CMOS Technical Project... RF design Engineer International Project... RF Analog Mixed Signal Analog Design CMOS "]}