Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Thu Apr 16 15:43:22 2015
| Host         : ece-rm214-01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file reg_v4_control_sets_placed.rpt
| Design       : reg_v4
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    26 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+------------------+------------------+----------------+
|    Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+---------------+------------------+------------------+----------------+
|  ck_IBUF_BUFG      |               |                  |                2 |              2 |
|  n_0_R1_reg[3]_i_1 |               |                  |                1 |              4 |
|  n_0_R3_reg[3]_i_1 |               |                  |                1 |              4 |
|  n_0_R2_reg[3]_i_1 |               |                  |                1 |              4 |
|  n_0_R0_reg[3]_i_1 |               |                  |                1 |              4 |
|  n_0_ck_div_reg    |               |                  |                5 |             13 |
|  ck_IBUF_BUFG      |               | ck_div           |                8 |             31 |
+--------------------+---------------+------------------+------------------+----------------+


