###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ra01)
#  Generated on:      Thu Jan 22 17:29:01 2026
#  Design:            counter
#  Command:           defOut counter_post_route.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN counter ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_timed_design_state STRING "postCts" ;
    DESIGN flow_implementation_stage STRING "postroute" ;
    COMPONENTPIN vio_width INTEGER ;
    COMPONENTPIN vio_depth INTEGER ;
    COMPONENTPIN vio_area INTEGER ;
    COMPONENTPIN vio_layer INTEGER ;
    COMPONENTPIN vio_on_fence_boundary INTEGER ;
    COMPONENTPIN vio_on_design_boundry INTEGER ;
    COMPONENTPIN vio_color INTEGER ;
    COMPONENTPIN vio_on_track INTEGER ;
    COMPONENTPIN vio_on_ndr_track INTEGER ;
    COMPONENTPIN vio_bus_guide INTEGER ;
    COMPONENTPIN vio_pin_guide INTEGER ;
    COMPONENTPIN vio_pin_group_order INTEGER ;
    COMPONENTPIN vio_pin_group_exclusion INTEGER ;
    COMPONENTPIN vio_net_group_order INTEGER ;
    COMPONENTPIN vio_net_group_exclusion INTEGER ;
    COMPONENTPIN vio_pin_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_net_group_keep_out_spacing INTEGER ;
    COMPONENTPIN vio_overlap_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_stripe_diff_layer INTEGER ;
    COMPONENTPIN vio_overlap_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_overlap_route_blockage INTEGER ;
    COMPONENTPIN vio_overlap_pg_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin INTEGER ;
    COMPONENTPIN vio_overlap_pin_blockage INTEGER ;
    COMPONENTPIN vio_overlap_feedthru INTEGER ;
    COMPONENTPIN vio_overlap_macro_obs INTEGER ;
    COMPONENTPIN vio_overlap_corner_mask INTEGER ;
    COMPONENTPIN vio_overlap_macro_pin INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_overlap_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_multi_level INTEGER ;
    COMPONENTPIN vio_spacing_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_stripe_same_layer INTEGER ;
    COMPONENTPIN vio_spacing_route_blockage INTEGER ;
    COMPONENTPIN vio_spacing_pg_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin INTEGER ;
    COMPONENTPIN vio_spacing_pin_blockage INTEGER ;
    COMPONENTPIN vio_spacing_feedthru INTEGER ;
    COMPONENTPIN vio_spacing_macro_obs INTEGER ;
    COMPONENTPIN vio_spacing_macro_pin INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe_via INTEGER ;
    COMPONENTPIN vio_spacing_enclosure_stripe INTEGER ;
    COMPONENTPIN vio_drc_spacing INTEGER ;
    COMPONENTPIN vio_abutment_other_pin_missing INTEGER ;
    COMPONENTPIN vio_abutment_master_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition_pin INTEGER ;
    COMPONENTPIN vio_abutment_master_partition INTEGER ;
    COMPONENTPIN vio_abutment_clone_partition INTEGER ;
    COMPONENTPIN vio_abutment_macro_pin INTEGER ;
    COMPONENTPIN vio_abutment_macro_obs INTEGER ;
    COMPONENTPIN vio_abutment_multi_partition_pin INTEGER ;
    COMPONENTPIN vio_unknown_type INTEGER ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.5600 ;
    DESIGN FE_CORE_BOX_UR_X REAL 51.4800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.0800 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 40.3200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 124080 100800 ) ;

ROW CORE_ROW_0 tsm3site 21120 20160 FS DO 62 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_1 tsm3site 21120 30240 N DO 62 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_2 tsm3site 21120 40320 FS DO 62 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_3 tsm3site 21120 50400 N DO 62 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_4 tsm3site 21120 60480 FS DO 62 BY 1 STEP 1320 0
 ;
ROW CORE_ROW_5 tsm3site 21120 70560 N DO 62 BY 1 STEP 1320 0
 ;

TRACKS Y 560 DO 90 STEP 1120 LAYER Metal6 ;
TRACKS X 1980 DO 62 STEP 1980 LAYER Metal6 ;
TRACKS X 660 DO 94 STEP 1320 LAYER Metal5 ;
TRACKS Y 560 DO 90 STEP 1120 LAYER Metal5 ;
TRACKS Y 560 DO 90 STEP 1120 LAYER Metal4 ;
TRACKS X 660 DO 94 STEP 1320 LAYER Metal4 ;
TRACKS X 660 DO 94 STEP 1320 LAYER Metal3 ;
TRACKS Y 560 DO 90 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 90 STEP 1120 LAYER Metal2 ;
TRACKS X 660 DO 94 STEP 1320 LAYER Metal2 ;
TRACKS X 660 DO 94 STEP 1320 LAYER Metal1 ;
TRACKS Y 560 DO 90 STEP 1120 LAYER Metal1 ;

GCELLGRID Y 100810 DO 1 STEP 16810 ;
GCELLGRID Y 33600 DO 4 STEP 16800 ;
GCELLGRID Y -10 DO 2 STEP 16810 ;
GCELLGRID X 124090 DO 1 STEP 23190 ;
GCELLGRID X 33700 DO 5 STEP 16800 ;
GCELLGRID X -10 DO 2 STEP 16910 ;

VIAS 6 ;
- via5Array_1
 + VIARULE via5Array
 + CUTSIZE 720 720
 + LAYERS Metal5 Via56 Metal6
 + CUTSPACING 700 700
 + ENCLOSURE 730 730 730 730
 + ROWCOL 2 2
 ;
- via1Array_1
 + VIARULE via1Array
 + CUTSIZE 520 520
 + LAYERS Metal1 Via12 Metal2
 + CUTSPACING 520 520
 + ENCLOSURE 500 540 500 540
 + ROWCOL 1 3
 ;
- via2Array_1
 + VIARULE via2Array
 + CUTSIZE 520 520
 + LAYERS Metal2 Via23 Metal3
 + CUTSPACING 520 520
 + ENCLOSURE 500 540 500 540
 + ROWCOL 1 3
 ;
- via3Array_1
 + VIARULE via3Array
 + CUTSIZE 520 520
 + LAYERS Metal3 Via34 Metal4
 + CUTSPACING 520 520
 + ENCLOSURE 500 540 500 540
 + ROWCOL 1 3
 ;
- via4Array_1
 + VIARULE via4Array
 + CUTSIZE 520 520
 + LAYERS Metal4 Via45 Metal5
 + CUTSPACING 520 520
 + ENCLOSURE 500 540 500 540
 + ROWCOL 1 3
 ;
- via5Array_2
 + VIARULE via5Array
 + CUTSIZE 720 720
 + LAYERS Metal5 Via56 Metal6
 + CUTSPACING 700 700
 + ENCLOSURE 730 440 730 440
 + ROWCOL 1 2
 ;
END VIAS

NONDEFAULTRULES 1 ;
- 2w2s
  + LAYER Metal1 WIDTH 240
    SPACING 240
  + LAYER Metal2 WIDTH 280
    SPACING 280
  + LAYER Metal3 WIDTH 280
    SPACING 280
  + LAYER Metal4 WIDTH 280
    SPACING 280
  + LAYER Metal5 WIDTH 280
    SPACING 280
  + LAYER Metal6 WIDTH 280
    SPACING 280
  + VIA via1
  + VIA via2
  + VIA via3
  + VIA via4
  + VIA via5
  + VIA V12_HV
  + VIA V12_VV
  + VIA V12_VH
  + VIA V12_2x1_HV_E
  + VIA V12_2x1_HV_W
  + VIA V12_1x2_HV_N
  + VIA V12_1x2_HV_S
  + VIA V23_VH
  + VIA V23_HV
  + VIA V23_VV
  + VIA V23_2x1_VH_E
  + VIA V23_2x1_VH_W
  + VIA V23_1x2_VH_N
  + VIA V23_1x2_VH_S
  + VIA V34_HV
  + VIA V34_VV
  + VIA V34_VH
  + VIA V34_2x1_HV_E
  + VIA V34_2x1_HV_W
  + VIA V34_1x2_HV_N
  + VIA V34_1x2_HV_S
  + VIA V45_VH
  + VIA V45_HV
  + VIA V45_VV
  + VIA V45_2x1_VH_E
  + VIA V45_2x1_VH_W
  + VIA V45_1x2_VH_N
  + VIA V45_1x2_VH_S
  + VIA V56_VV
  + VIA V56_2x1_HV_E
  + VIA V56_2x1_HV_W
  + VIA V56_1x2_HV_N
  + VIA V56_1x2_HV_S
 ;
END NONDEFAULTRULES

COMPONENTS 23 ;
- RC_CG_HIER_INST1/g16__2398 AND2X1 + PLACED ( 26400 40320 ) FS
 ;
- RC_CG_HIER_INST1/enl_reg TLATNX1 + PLACED ( 21120 60480 ) FS
 ;
- RC_CG_HIER_INST1/g18__5107 OR2X2 + PLACED ( 47520 40320 ) S
 ;
- count_reg\[7\] JKFFRXL + PLACED ( 23760 70560 ) FN
 ;
- count_reg\[6\] DFFRX1 + PLACED ( 31680 50400 ) N
 ;
- g177__6260 AOI2BB1X1 + PLACED ( 46200 60480 ) S
 ;
- count_reg\[5\] DFFRX1 + PLACED ( 64680 70560 ) N
 ;
- g179__4319 AND2X2 + PLACED ( 56760 60480 ) S
 ;
- g180__8428 AOI2BB1X1 + PLACED ( 64680 60480 ) S
 ;
- count_reg\[4\] DFFRX1 + PLACED ( 66000 50400 ) N
 ;
- g182__5526 AND2X2 + PLACED ( 76560 60480 ) S
 ;
- g183__6783 AOI2BB1X1 + PLACED ( 87120 60480 ) S
 ;
- count_reg\[3\] DFFRX1 + PLACED ( 54120 40320 ) FS
 ;
- g185__3680 AND2X2 + PLACED ( 96360 60480 ) FS
 ;
- g186__1617 AOI2BB1X1 + PLACED ( 87120 40320 ) S
 ;
- count_reg\[2\] DFFRX1 + PLACED ( 60720 20160 ) FS
 ;
- g188__2802 AND2X2 + PLACED ( 97680 40320 ) S
 ;
- g189__1705 AOI2BB1X1 + PLACED ( 85800 30240 ) FN
 ;
- g190__5122 AND2X2 + PLACED ( 96360 30240 ) N
 ;
- count_reg\[0\] DFFRX1 + PLACED ( 22440 30240 ) N
 ;
- g192__8246 AND2X2 + PLACED ( 96360 20160 ) S
 ;
- count_reg\[1\] DFFRX1 + PLACED ( 29040 20160 ) FS
 ;
- g194 CLKINVX3 + PLACED ( 23760 20160 ) FS
 ;
END COMPONENTS

PINS 10 ;
- reset + NET reset + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal3 ( -280 0 ) ( 280 560 )
  + PLACED ( 0 6160 ) E ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -280 0 ) ( 280 560 )
  + PLACED ( 7260 100800 ) S ;
- count[7] + NET count[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -280 0 ) ( 280 560 )
  + PLACED ( 24420 100800 ) S ;
- count[6] + NET count[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -280 0 ) ( 280 560 )
  + PLACED ( 49500 100800 ) S ;
- count[5] + NET count[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -280 0 ) ( 280 560 )
  + PLACED ( 74580 100800 ) S ;
- count[4] + NET count[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -280 0 ) ( 280 560 )
  + PLACED ( 99660 100800 ) S ;
- count[3] + NET count[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal3 ( -280 0 ) ( 280 560 )
  + PLACED ( 124080 94640 ) W ;
- count[2] + NET count[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal5 ( -280 0 ) ( 280 560 )
  + PLACED ( 124080 94640 ) W ;
- count[1] + NET count[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal3 ( -280 0 ) ( 280 560 )
  + PLACED ( 124080 6160 ) W ;
- count[0] + NET count[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal5 ( -280 0 ) ( 280 560 )
  + PLACED ( 124080 6160 ) W ;
END PINS

PINPROPERTIES 10 ;
 - PIN reset
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1
 ;
 - PIN clk
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1 vio_layer 1
 ;
 - PIN count[7]
  + PROPERTY vio_on_track 1
 ;
 - PIN count[6]
  + PROPERTY vio_on_track 1
 ;
 - PIN count[5]
  + PROPERTY vio_on_track 1
 ;
 - PIN count[4]
  + PROPERTY vio_on_track 1
 ;
 - PIN count[3]
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1
 ;
 - PIN count[2]
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1 vio_layer 1
 ;
 - PIN count[1]
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1
 ;
 - PIN count[0]
  + PROPERTY vio_overlap_corner_mask 1 vio_on_track 1
 ;
END PINPROPERTIES

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED Metal6 3600 + SHAPE RING ( 12820 10540 ) ( * 90260 )
    NEW Metal6 3600 + SHAPE RING ( 111260 10540 ) ( * 90260 )
    NEW Metal5 3600 + SHAPE RING ( 11020 12340 ) ( 113060 * )
    NEW Metal5 3600 + SHAPE RING ( 11020 88460 ) ( 113060 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 80640 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 60480 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 40320 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 20160 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 80640 ) ( 113060 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 60480 ) ( 113060 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 40320 ) ( 113060 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 20160 ) ( 113060 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 11020 80640 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 11020 60480 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 11020 40320 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 11020 20160 ) ( 21120 * )
    NEW Metal6 0 + SHAPE RING ( 12820 12340 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 12820 88460 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 111260 12340 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 111260 88460 ) via5Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 111260 80640 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 111260 80640 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 111260 80640 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 111260 80640 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 111260 80640 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 111260 60480 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 111260 60480 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 111260 60480 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 111260 60480 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 111260 60480 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 111260 40320 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 111260 40320 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 111260 40320 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 111260 40320 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 111260 40320 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 111260 20160 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 111260 20160 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 111260 20160 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 111260 20160 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 111260 20160 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 12820 80640 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 12820 80640 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 12820 80640 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 12820 80640 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 12820 80640 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 12820 60480 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 12820 60480 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 12820 60480 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 12820 60480 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 12820 60480 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 12820 40320 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 12820 40320 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 12820 40320 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 12820 40320 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 12820 40320 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 12820 20160 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 12820 20160 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 12820 20160 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 12820 20160 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 12820 20160 ) via1Array_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED Metal6 3600 + SHAPE RING ( 8300 6020 ) ( * 94780 )
    NEW Metal6 3600 + SHAPE RING ( 115780 6020 ) ( * 94780 )
    NEW Metal5 3600 + SHAPE RING ( 6500 7820 ) ( 117580 * )
    NEW Metal5 3600 + SHAPE RING ( 6500 92980 ) ( 117580 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 70560 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 50400 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE FOLLOWPIN ( 21120 30240 ) ( 102960 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 6500 30240 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 6500 50400 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 6500 70560 ) ( 21120 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 30240 ) ( 117580 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 50400 ) ( 117580 * )
    NEW Metal1 1600 + SHAPE COREWIRE ( 102960 70560 ) ( 117580 * )
    NEW Metal6 0 + SHAPE RING ( 8300 7820 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 8300 92980 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 115780 7820 ) via5Array_1
    NEW Metal6 0 + SHAPE RING ( 115780 92980 ) via5Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 8300 30240 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 8300 30240 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 8300 30240 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 8300 30240 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 8300 30240 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 8300 50400 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 8300 50400 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 8300 50400 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 8300 50400 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 8300 50400 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 8300 70560 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 8300 70560 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 8300 70560 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 8300 70560 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 8300 70560 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 115780 30240 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 115780 30240 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 115780 30240 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 115780 30240 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 115780 30240 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 115780 50400 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 115780 50400 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 115780 50400 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 115780 50400 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 115780 50400 ) via1Array_1
    NEW Metal6 0 + SHAPE COREWIRE ( 115780 70560 ) via5Array_2
    NEW Metal5 0 + SHAPE COREWIRE ( 115780 70560 ) via4Array_1
    NEW Metal4 0 + SHAPE COREWIRE ( 115780 70560 ) via3Array_1
    NEW Metal3 0 + SHAPE COREWIRE ( 115780 70560 ) via2Array_1
    NEW Metal2 0 + SHAPE COREWIRE ( 115780 70560 ) via1Array_1
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
