{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678129576097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678129576097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  6 15:36:16 2023 " "Processing started: Mon Mar  6 15:36:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678129576097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129576097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129576097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678129576557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678129576557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FlipFlop-behavioral " "Found design unit 1: JK_FlipFlop-behavioral" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587314 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FlipFlop " "Found entity 1: JK_FlipFlop" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129587314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ud_counter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ud_counter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_Counter2-behavioral " "Found design unit 1: UD_Counter2-behavioral" {  } { { "UD_Counter2.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/UD_Counter2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587315 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_Counter2 " "Found entity 1: UD_Counter2" {  } { { "UD_Counter2.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/UD_Counter2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129587315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_ba.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lab3_ba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-behavioral " "Found design unit 1: JK_FF-behavioral" {  } { { "Lab3_BA.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/Lab3_BA.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab3_BA-structural " "Found design unit 2: Lab3_BA-structural" {  } { { "Lab3_BA.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/Lab3_BA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587316 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "Lab3_BA.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/Lab3_BA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587316 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab3_BA " "Found entity 2: Lab3_BA" {  } { { "Lab3_BA.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/Lab3_BA.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129587316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-structural " "Found design unit 1: StateMachine-structural" {  } { { "StateMachine.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/StateMachine.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587317 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "StateMachine.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/StateMachine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678129587317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129587317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StateMachine " "Elaborating entity \"StateMachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678129587339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QX StateMachine.vhd(16) " "Verilog HDL or VHDL warning at StateMachine.vhd(16): object \"QX\" assigned a value but never read" {  } { { "StateMachine.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/StateMachine.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678129587341 "|StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FlipFlop JK_FlipFlop:JKFF1 " "Elaborating entity \"JK_FlipFlop\" for hierarchy \"JK_FlipFlop:JKFF1\"" {  } { { "StateMachine.vhd" "JKFF1" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/StateMachine.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678129587346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLRN JK_FlipFlop.vhd(17) " "VHDL Process Statement warning at JK_FlipFlop.vhd(17): signal \"CLRN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678129587347 "|JK_FlipFlop"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PRN JK_FlipFlop.vhd(19) " "VHDL Process Statement warning at JK_FlipFlop.vhd(19): signal \"PRN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678129587347 "|JK_FlipFlop"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_FlipFlop:JKFF2\|Qtemp JK_FlipFlop:JKFF2\|Qtemp~_emulated JK_FlipFlop:JKFF2\|Qtemp~1 " "Register \"JK_FlipFlop:JKFF2\|Qtemp\" is converted into an equivalent circuit using register \"JK_FlipFlop:JKFF2\|Qtemp~_emulated\" and latch \"JK_FlipFlop:JKFF2\|Qtemp~1\"" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678129588127 "|StateMachine|JK_FlipFlop:JKFF2|Qtemp"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "JK_FlipFlop:JKFF1\|Qtemp JK_FlipFlop:JKFF1\|Qtemp~_emulated JK_FlipFlop:JKFF2\|Qtemp~1 " "Register \"JK_FlipFlop:JKFF1\|Qtemp\" is converted into an equivalent circuit using register \"JK_FlipFlop:JKFF1\|Qtemp~_emulated\" and latch \"JK_FlipFlop:JKFF2\|Qtemp~1\"" {  } { { "JK_FlipFlop.vhd" "" { Text "D:/Uni/Academic Semester 5/ECE 5500 Digital systems/Lab3-Umama/JK_FlipFlop.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1678129588127 "|StateMachine|JK_FlipFlop:JKFF1|Qtemp"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1678129588127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678129588244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678129588680 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678129588680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678129588702 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678129588702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678129588702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678129588702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678129588714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  6 15:36:28 2023 " "Processing ended: Mon Mar  6 15:36:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678129588714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678129588714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678129588714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678129588714 ""}
