<h4>Detection of both SA0 and SA1 faults on a Half Adder circuit implemented by AND and XOR gates.</h4>
