load bm_wrapper.so
load bm_trivial.so
load d_probe.so
load s_sparam.so
load public lang_verilog.so
load c_vpp.so
load c_hide.so
include ../include/sources.v
verilog
param u=3

hidemodule *

* X does not exist
Vdc #(.X(u)) foo1(1,0);
Vdc #(.X(2)) foo2(2,0);

list

spice
.options noinsensitive
.print dc v(nodes) v(foo*)
.dc

.end
