{'crc_out': {'CDeps': [[], [], [], []],
             'CLines': [[], [], [], []],
             'Clocked': False,
             'DDeps': [['din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'crc_in',
                        'crc_in',
                        'crc_in'],
                       ['din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'crc_in',
                        'crc_in',
                        'crc_in'],
                       ['din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'crc_in',
                        'crc_in',
                        'crc_in',
                        'crc_in',
                        'crc_in'],
                       ['din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'crc_in',
                        'crc_in',
                        'crc_in',
                        'crc_in'],
                       ['din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'din',
                        'crc_in',
                        'crc_in',
                        'crc_in']],
             'DLines': ['1126:D', '1129:D', '1132:D', '1136:D', '1139:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f062699b810>,
                             <pyverilog.vparser.ast.Assign object at 0x7f06269d9190>,
                             <pyverilog.vparser.ast.Assign object at 0x7f06269d9fd0>,
                             <pyverilog.vparser.ast.Assign object at 0x7f06269cfc50>,
                             <pyverilog.vparser.ast.Assign object at 0x7f06269da6d0>]}}
