
*** Running vivado
    with args -log rgb2grayscale.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2grayscale.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source rgb2grayscale.tcl -notrace
Command: synth_design -top rgb2grayscale -part xc7z020clg484-1 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2615 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.988 ; gain = 53.996 ; free physical = 4007 ; free virtual = 15509
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rgb2grayscale' [/home/viet/Documents/UIT/CE434.L21-Group3/Assignment_2/Verilog/rgb2grayscale.v:2]
	Parameter INT_WIDTH bound to: 8 - type: integer 
	Parameter FP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rgb2grayscale' (1#1) [/home/viet/Documents/UIT/CE434.L21-Group3/Assignment_2/Verilog/rgb2grayscale.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.488 ; gain = 94.496 ; free physical = 4020 ; free virtual = 15524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.488 ; gain = 94.496 ; free physical = 4020 ; free virtual = 15525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.492 ; gain = 102.500 ; free physical = 4020 ; free virtual = 15524
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1192.500 ; gain = 110.508 ; free physical = 4012 ; free virtual = 15517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 15    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2grayscale 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 15    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[15]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[14]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[13]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[12]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[11]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[10]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[9]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[8]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[7]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[6]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[5]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[4]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[3]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[2]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_din_valid_reg[1]' (FDC) to 's0_0_reg[0]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[0]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[0]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[1]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[1]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[2]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[2]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[3]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[4]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[5]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[11]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[12]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[13]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[14]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[14]' (FDC) to 's0_0_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_0_reg[15]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[15]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[0]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[0]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[1]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[1]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[2]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[2]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[3]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[3]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[4]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[5]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[6]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[12]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[13]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[14]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_2_reg[15]' (FDC) to 's0_3_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[15]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[0]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[0]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[1]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[1]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[2]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[2]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[3]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[11]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[12]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[12]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[13]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[13]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[14]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[14]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3886] merging instance 's0_4_reg[15]' (FDC) to 's0_5_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s0_5_reg[15] )
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[15]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[14]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[13]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_2_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[15]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[14]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[13]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_1_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_1_reg[3]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_1_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_1_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_1_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_0_reg[15]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_0_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_0_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_0_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_0_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_0_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_0_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[7]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[6]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[5]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[4]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[3]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s3_0_reg[0]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[15]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[14]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[13]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[12]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[11]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[10]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[9]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[8]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[7]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[6]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[5]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[4]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[3]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s1_din_valid_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[15]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[14]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[13]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[12]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[11]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[10]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[9]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[8]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[7]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[6]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[5]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[4]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[3]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[2]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s2_din_valid_reg[1]) is unused and will be removed from module rgb2grayscale.
WARNING: [Synth 8-3332] Sequential element (s0_5_reg[15]) is unused and will be removed from module rgb2grayscale.
INFO: [Synth 8-3886] merging instance 's0_1_reg[3]' (FDC) to 's0_0_reg[6]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[3]' (FDC) to 's0_4_reg[4]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[4]' (FDC) to 's0_4_reg[5]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[5]' (FDC) to 's0_4_reg[6]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[6]' (FDC) to 's0_4_reg[7]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[7]' (FDC) to 's0_4_reg[8]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[8]' (FDC) to 's0_4_reg[9]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[9]' (FDC) to 's0_4_reg[10]'
INFO: [Synth 8-3886] merging instance 's0_5_reg[10]' (FDC) to 's0_4_reg[11]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[4]' (FDC) to 's0_0_reg[7]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[4]' (FDC) to 's0_2_reg[7]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[5]' (FDC) to 's0_0_reg[8]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[5]' (FDC) to 's0_2_reg[8]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[6]' (FDC) to 's0_2_reg[9]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[6]' (FDC) to 's0_0_reg[9]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[7]' (FDC) to 's0_0_reg[10]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[8]' (FDC) to 's0_0_reg[11]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[9]' (FDC) to 's0_0_reg[12]'
INFO: [Synth 8-3886] merging instance 's0_1_reg[10]' (FDC) to 's0_0_reg[13]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[7]' (FDC) to 's0_2_reg[10]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[8]' (FDC) to 's0_2_reg[11]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[9]' (FDC) to 's0_2_reg[12]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[10]' (FDC) to 's0_2_reg[13]'
INFO: [Synth 8-3886] merging instance 's0_3_reg[11]' (FDC) to 's0_2_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.469 ; gain = 232.477 ; free physical = 3820 ; free virtual = 15352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1314.469 ; gain = 232.477 ; free physical = 3820 ; free virtual = 15352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3819 ; free virtual = 15351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3819 ; free virtual = 15351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3819 ; free virtual = 15351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3819 ; free virtual = 15351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rgb2grayscale | dout_valid_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    12|
|4     |LUT2   |    67|
|5     |SRL16E |     1|
|6     |FDCE   |    93|
|7     |FDRE   |     1|
|8     |IBUF   |    27|
|9     |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   227|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3819 ; free virtual = 15351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.484 ; gain = 241.492 ; free physical = 3821 ; free virtual = 15353
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1323.492 ; gain = 241.492 ; free physical = 3821 ; free virtual = 15353
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

97 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.805 ; gain = 364.398 ; free physical = 3748 ; free virtual = 15294
INFO: [Common 17-1381] The checkpoint '/home/viet/Documents/UIT/CE434.L21-Group3/Assignment_2/Vivado/Vivado.runs/synth_2/rgb2grayscale.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1457.816 ; gain = 0.000 ; free physical = 3740 ; free virtual = 15287
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 15:00:23 2021...
