
---------- Begin Simulation Statistics ----------
final_tick                               2369354573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59614                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703488                       # Number of bytes of host memory used
host_op_rate                                    59806                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39502.87                       # Real time elapsed on the host
host_tick_rate                               59979305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354909159                       # Number of instructions simulated
sim_ops                                    2362518066                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.369355                       # Number of seconds simulated
sim_ticks                                2369354573000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.334951                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293011658                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335503319                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19545678                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462196347                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39402941                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39953248                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          550307                       # Number of indirect misses.
system.cpu0.branchPred.lookups              588131179                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972792                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801847                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13805457                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555043341                       # Number of branches committed
system.cpu0.commit.bw_lim_events             78169017                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      103068741                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224852003                       # Number of instructions committed
system.cpu0.commit.committedOps            2228659149                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4088144965                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545152                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376675                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3075114298     75.22%     75.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    583182763     14.27%     89.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145178737      3.55%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147004028      3.60%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     32815774      0.80%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     10665690      0.26%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7939460      0.19%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8075198      0.20%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     78169017      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4088144965                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163050                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150951532                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691556472                       # Number of loads committed
system.cpu0.commit.membars                    7608879                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608885      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238806783     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695358311     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264766884     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228659149                       # Class of committed instruction
system.cpu0.commit.refs                     960125223                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224852003                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228659149                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.125861                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.125861                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            786684656                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5763556                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291635201                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2367970161                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1683809575                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1613079363                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13830584                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18519890                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11735143                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  588131179                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                423689017                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2436463072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5734106                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2397214221                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          308                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39141700                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124348                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1653104942                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332414599                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.506840                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4109139321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2422031130     58.94%     58.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1250044697     30.42%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               229822941      5.59%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167981472      4.09%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24362279      0.59%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7034967      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  243408      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7613151      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5276      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4109139321                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       47                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      25                       # number of floating regfile writes
system.cpu0.idleCycles                      620586170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14000343                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               568000427                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.488234                       # Inst execution rate
system.cpu0.iew.exec_refs                  1005537730                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 277590927                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              611753901                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            730075989                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3827101                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6804128                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279691037                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2331681121                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            727946803                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11044715                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2309214794                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3482393                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             21241349                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13830584                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             28850011                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       245862                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        46754081                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        63150                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25093                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8985415                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38519517                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11122286                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25093                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2029166                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11971177                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1009853150                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2291980752                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.861832                       # average fanout of values written-back
system.cpu0.iew.wb_producers                870324217                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.484591                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2292158705                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2822890849                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1463387779                       # number of integer regfile writes
system.cpu0.ipc                              0.470398                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.470398                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611849      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1279882742     55.16%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18336741      0.79%     56.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802804      0.16%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           736420534     31.74%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          274204787     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2320259510                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           53                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7341736                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1011006     13.77%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5798590     78.98%     92.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               532138      7.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2319989342                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8757314068                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2291980699                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2434726718                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2320212254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2320259510                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11468867                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      103021968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           314100                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         49408                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42975565                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4109139321                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.564658                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.832856                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2449476019     59.61%     59.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1166658964     28.39%     88.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          380031855      9.25%     97.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79547838      1.94%     99.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23178896      0.56%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3315702      0.08%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4038152      0.10%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1764844      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1127051      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4109139321                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.490570                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         57039841                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9069651                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           730075989                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279691037                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4729725491                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8991298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              671135328                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421361974                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26146911                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1700847818                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              55754807                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107394                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2875261552                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350850442                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1508485445                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1605719644                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35300627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13830584                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            117397376                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                87123466                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               47                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2875261505                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        208571                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8858                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53967159                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6341666697                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4684517687                       # The number of ROB writes
system.cpu0.timesIdled                       56473621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.656333                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18066049                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19289725                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1795517                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32815503                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            918626                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         934832                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16206                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36050172                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48267                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1395033                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515217                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3483940                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405420                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15373889                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057156                       # Number of instructions committed
system.cpu1.commit.committedOps             133858917                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    746687519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.179270                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.845514                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    692158130     92.70%     92.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26880368      3.60%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8820232      1.18%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8691254      1.16%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2047293      0.27%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       752567      0.10%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3535349      0.47%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       318386      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3483940      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    746687519                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456867                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263140                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888339                       # Number of loads committed
system.cpu1.commit.membars                    7603283                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603283      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444481     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689916     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121093      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133858917                       # Class of committed instruction
system.cpu1.commit.refs                      48811021                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057156                       # Number of Instructions Simulated
system.cpu1.committedOps                    133858917                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.771858                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.771858                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            667220332                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418157                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17335075                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155081512                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21610785                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50492549                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1396611                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1133510                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8863988                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36050172                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21185838                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    725273820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146734                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156563737                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3594190                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048024                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22513349                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18984675                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208565                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         749584265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213940                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655252                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               653993138     87.25%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54443454      7.26%     94.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24920751      3.32%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10838466      1.45%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3448832      0.46%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1871098      0.25%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   66213      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1110      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           749584265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1087111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1523918                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31726035                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192715                       # Inst execution rate
system.cpu1.iew.exec_refs                    52077223                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12326212                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              570022037                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40259000                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802251                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1115092                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12635693                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149216367                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39751011                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1454938                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144665337                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3447903                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6877989                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1396611                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14486032                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1159025                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32031                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1884                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5634                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3370661                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       713011                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1884                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       530018                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        993900                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82658138                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143619355                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853810                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70574376                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191321                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143667273                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179863252                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96590857                       # number of integer regfile writes
system.cpu1.ipc                              0.173254                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173254                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603386      5.20%      5.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85999659     58.86%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43950141     30.08%     94.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8566943      5.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146120275                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4240477                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029020                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 789259     18.61%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3083161     72.71%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               368055      8.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142757352                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1046374306                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143619343                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164575394                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137810690                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146120275                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405677                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15357449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           309040                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           257                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6195912                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    749584265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194935                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.657268                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          660989696     88.18%     88.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56911341      7.59%     95.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18005831      2.40%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6006808      0.80%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5394383      0.72%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             728338      0.10%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1053464      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             318390      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             176014      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      749584265                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194653                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23754335                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2294961                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40259000                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12635693                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       750671376                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3988030318                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              613935642                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318541                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25126386                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24856506                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6622605                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               112619                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190405927                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152722823                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102673799                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54150263                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22607632                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1396611                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             55215162                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13355258                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190405915                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30081                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               621                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49638442                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           614                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   892436177                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301371994                       # The number of ROB writes
system.cpu1.timesIdled                          16824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         25835817                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19607038                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            48658276                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             563010                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4969661                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33344668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      66598284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       315901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       125395                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123011801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13535409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    246068246                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       13660804                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28416492                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5680330                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27573166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              363                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4925976                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4925973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28416493                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1681                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     99940742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               99940742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2497458880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2497458880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33344781                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33344781    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33344781                       # Request fanout histogram
system.membus.respLayer1.occupancy       171908337949                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         96280135327                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1123912750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   864519605.706400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1173500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1938399500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2364858922000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4495651000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    357543704                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       357543704                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    357543704                       # number of overall hits
system.cpu0.icache.overall_hits::total      357543704                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66145313                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66145313                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66145313                       # number of overall misses
system.cpu0.icache.overall_misses::total     66145313                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1026799101997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1026799101997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1026799101997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1026799101997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    423689017                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    423689017                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    423689017                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    423689017                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156118                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156118                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156118                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156118                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15523.384128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15523.384128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15523.384128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15523.384128                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2229                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.705882                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62344597                       # number of writebacks
system.cpu0.icache.writebacks::total         62344597                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3800682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3800682                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3800682                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3800682                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62344631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62344631                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62344631                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62344631                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 928672675497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 928672675497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 928672675497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 928672675497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147147                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147147                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147147                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147147                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14895.792318                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14895.792318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14895.792318                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14895.792318                       # average overall mshr miss latency
system.cpu0.icache.replacements              62344597                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    357543704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      357543704                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66145313                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66145313                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1026799101997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1026799101997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    423689017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    423689017                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156118                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15523.384128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15523.384128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3800682                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3800682                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62344631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62344631                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 928672675497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 928672675497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14895.792318                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14895.792318                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          419888084                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62344597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.734955                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        909722663                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       909722663                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    843089516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       843089516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    843089516                       # number of overall hits
system.cpu0.dcache.overall_hits::total      843089516                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     92845795                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      92845795                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     92845795                       # number of overall misses
system.cpu0.dcache.overall_misses::total     92845795                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2817356708283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2817356708283                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2817356708283                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2817356708283                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    935935311                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    935935311                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    935935311                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    935935311                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099201                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30344.472879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30344.472879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30344.472879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30344.472879                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18400201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1762913                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           267156                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          15294                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.874369                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   115.268275                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56947666                       # number of writebacks
system.cpu0.dcache.writebacks::total         56947666                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37359231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37359231                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37359231                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37359231                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     55486564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     55486564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     55486564                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     55486564                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1232380689598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1232380689598                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1232380689598                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1232380689598                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059285                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059285                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059285                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059285                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22210.434396                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22210.434396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22210.434396                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22210.434396                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56947666                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    593554475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      593554475                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     77619799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     77619799                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1994142216500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1994142216500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    671174274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    671174274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25691.154089                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25691.154089                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28246555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28246555                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     49373244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     49373244                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 981566274500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 981566274500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19880.530323                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19880.530323                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249535041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249535041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15225996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15225996                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 823214491783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 823214491783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264761037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264761037                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057508                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057508                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54066.380405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54066.380405                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9112676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9112676                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6113320                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6113320                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 250814415098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 250814415098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41027.529247                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41027.529247                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4513                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4513                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1421                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9629500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.239467                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.239467                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6776.565799                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6776.565799                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1404                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1404                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1165500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002865                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002865                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68558.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68558.823529                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5713                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       647000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026249                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026249                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4201.298701                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4201.298701                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       493000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       493000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026249                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026249                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3201.298701                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3201.298701                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333608                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333608                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468239                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468239                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127483974000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127483974000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801847                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801847                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386191                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386191                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86827.808007                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86827.808007                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126015735000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126015735000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386191                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386191                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85827.808007                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85827.808007                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995952                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          902387460                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56954543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.843994                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995952                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1936452493                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1936452493                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            59855236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            49635014                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15661                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              650787                       # number of demand (read+write) hits
system.l2.demand_hits::total                110156698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           59855236                       # number of overall hits
system.l2.overall_hits::.cpu0.data           49635014                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15661                       # number of overall hits
system.l2.overall_hits::.cpu1.data             650787                       # number of overall hits
system.l2.overall_hits::total               110156698                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2489394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7310280                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3045696                       # number of demand (read+write) misses
system.l2.demand_misses::total               12852892                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2489394                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7310280                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7522                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3045696                       # number of overall misses
system.l2.overall_misses::total              12852892                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 199362575463                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 704803586577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    776038969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 351413668869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1256355869878                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 199362575463                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 704803586577                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    776038969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 351413668869                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1256355869878                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62344630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56945294                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3696483                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123009590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62344630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56945294                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3696483                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123009590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.039930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.128374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.324462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.823944                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104487                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.039930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.128374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.324462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.823944                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104487                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80084.781864                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96412.666352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 103169.232784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115380.415140                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97748.885611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80084.781864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96412.666352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 103169.232784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115380.415140                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97748.885611                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2462657                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     76421                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.224873                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20197191                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5680330                       # number of writebacks
system.l2.writebacks::total                   5680330                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            250                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         353169                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         157112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              510587                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           250                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        353169                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        157112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             510587                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2489144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6957111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2888584                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          12342305                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2489144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6957111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2888584                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     21306152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33648457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 174457816463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 604690373561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    698647469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 305635947244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1085482784737                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 174457816463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 604690373561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    698647469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 305635947244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2074560974470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3160043759207                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.039926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.122172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.322046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.781441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.039926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.122172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.322046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.781441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.273543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70087.474434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86916.878797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93577.212564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105808.225499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87948.141351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70087.474434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86916.878797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93577.212564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105808.225499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97369.106091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93913.481953                       # average overall mshr miss latency
system.l2.replacements                       46567752                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14091040                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14091040                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14091040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14091040                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108636252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108636252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108636252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108636252                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     21306152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       21306152                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2074560974470                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2074560974470                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97369.106091                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97369.106091                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 67                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       181500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872340                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.962963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2926.829268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2365.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2708.955224                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       821500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       521500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1343000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.872340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.962963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.905405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20036.585366                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20057.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20044.776119                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       238000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4623654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           303642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4927296                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2957112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2195558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5152670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 312211752187                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 240095593244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  552307345431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7580766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2499200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10079966                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.390081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.511179                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105579.955100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109355.158572                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107188.573192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       160875                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72669                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           233544                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2796237                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2122889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4919126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 268436978843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 209858627653                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 478295606496                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.368859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849427                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.488010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95999.365877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98855.205172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97231.826649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      59855236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           59870897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2489394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2496916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 199362575463                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    776038969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 200138614432                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62344630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62367813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.039930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.324462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80084.781864                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 103169.232784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80154.324147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          250                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           306                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2489144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2496610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 174457816463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    698647469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 175156463932                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.039926                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.322046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.040030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70087.474434                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93577.212564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70157.719440                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     45011360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       347145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45358505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      4353168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       850138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5203306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 392591834390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 111318075625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 503909910015                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     49364528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1197283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50561811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.088184                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.710056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90185.316622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130941.183226                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96844.181375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       192294                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84443                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       276737                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      4160874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       765695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4926569                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 336253394718                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  95777319591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 432030714309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.084289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.639527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80813.164426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 125085.470835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87694.034999                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           64                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               177                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1762                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          427                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2189                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     35841929                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7521938                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     43363867                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1875                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          491                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2366                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.939733                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869654                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.925190                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20341.616913                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17615.779859                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19809.898127                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          416                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           92                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          508                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1346                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          335                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1681                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     26944435                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6904961                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33849396                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.717867                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.682281                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.710482                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20018.153789                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20611.823881                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20136.464010                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999964                       # Cycle average of tags in use
system.l2.tags.total_refs                   266226117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  46568437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.716879                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.855084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.967886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.294835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.312059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.565658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.160857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.368213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2012483349                       # Number of tag accesses
system.l2.tags.data_accesses               2012483349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     159305344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     445652480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        477824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185049984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1343432128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2133917760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    159305344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       477824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     159783168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    363541120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       363541120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2489146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6963320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2891406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     20991127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            33342465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5680330                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5680330                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         67235755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        188090244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           201668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78101432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    567003412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             900632512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     67235755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       201668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         67437424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      153434663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153434663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      153434663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        67235755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       188090244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          201668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78101432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    567003412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1054067174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5474502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2489146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6738804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2806732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  20968477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017350906750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336240                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336240                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            55509520                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5155999                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    33342466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5680330                       # Number of write requests accepted
system.mem_ctrls.readBursts                  33342466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5680330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 331841                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                205828                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1507018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1515416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1510033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1820524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3438777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4501186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4006982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1729142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1655438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1854787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1645097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1613534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1555567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1538254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1547730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1571140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            286744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            296105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            292398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            345739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            402661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            409259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            408799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            375180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           305999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           316088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308440                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1368460621164                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               165053125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1987409839914                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41455.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60205.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 27187003                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2927087                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              33342466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5680330                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8666425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3949745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2803722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2129098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1641070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1595625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1535701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1436107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1241372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  949131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1076321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2632448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1078454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 595407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 537707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 482056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 404734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 228978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 307944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 320536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 332895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 338232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 345549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 360433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 349822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 347301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 337328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 323954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  21818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  22898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  21669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  21573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  21042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  20324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  19857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  19490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  21605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  10149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8370996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.235091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.125237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   315.913005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3173540     37.91%     37.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2223956     26.57%     64.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       525092      6.27%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       460212      5.50%     76.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       517012      6.18%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       308125      3.68%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       216982      2.59%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       261683      3.13%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684394      8.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8370996                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.175467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     55.226014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1161.412969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336239    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::655360-688127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336240                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.281451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.262190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.835662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           294583     87.61%     87.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7068      2.10%     89.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            23427      6.97%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6894      2.05%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2515      0.75%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              986      0.29%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              464      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              201      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               81      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336240                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2112680000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21237824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350366400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2133917824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            363541120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       891.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    900.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2369354561500                       # Total gap between requests
system.mem_ctrls.avgGap                      60717.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    159305344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    431283456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       477824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179630848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1341982528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350366400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 67235755.177956640720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 182025713.210970729589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 201668.422888261412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75814253.403430983424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 566391600.181996107101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147874194.935871273279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2489146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6963320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2891406                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     20991128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5680330                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  72224637046                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 319410729808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    384529422                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 186072234161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1409317709477                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 57239665092294                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29015.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45870.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51504.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64353.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67138.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10076820.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26911673880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14303871120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         92688245580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14314612860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     187034337360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     447939759960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     532619726880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1315812227640                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.346271                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1378782558518                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  79117740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 911454274482                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          32857337520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          17464058700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        143007616920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14262146640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     187034337360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     945611305710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     113527898880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1453764701730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        613.569922                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 285092314530                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  79117740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2005144518470                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    22916027942.528736                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   110113080375.840485                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 851682637000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   375660142000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1993694431000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21159982                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21159982                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21159982                       # number of overall hits
system.cpu1.icache.overall_hits::total       21159982                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25856                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25856                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25856                       # number of overall misses
system.cpu1.icache.overall_misses::total        25856                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1083352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1083352000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1083352000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1083352000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21185838                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21185838                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21185838                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21185838                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001220                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001220                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001220                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001220                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41899.443069                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41899.443069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41899.443069                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41899.443069                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           49                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23151                       # number of writebacks
system.cpu1.icache.writebacks::total            23151                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2673                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2673                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2673                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2673                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23183                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23183                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    983135000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    983135000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    983135000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    983135000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001094                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001094                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001094                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001094                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 42407.583143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42407.583143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 42407.583143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42407.583143                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23151                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21159982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21159982                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25856                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1083352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1083352000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21185838                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21185838                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001220                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41899.443069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41899.443069                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2673                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2673                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23183                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23183                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    983135000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    983135000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001094                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 42407.583143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42407.583143                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.194136                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20691746                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23151                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           893.773314                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        324599500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.194136                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974817                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42394859                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42394859                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37498372                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37498372                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37498372                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37498372                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8944953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8944953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8944953                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8944953                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1028610677858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1028610677858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1028610677858                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1028610677858                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46443325                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46443325                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46443325                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46443325                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192599                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 114993.413365                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114993.413365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 114993.413365                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114993.413365                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5593931                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1295842                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            68556                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9949                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.596520                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   130.248467                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3696766                       # number of writebacks
system.cpu1.dcache.writebacks::total          3696766                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6590671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6590671                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6590671                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6590671                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2354282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2354282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2354282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2354282                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 246468604563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 246468604563                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 246468604563                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 246468604563                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050692                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050692                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050692                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050692                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104689.499628                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104689.499628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104689.499628                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104689.499628                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3696766                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33040239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33040239                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5282438                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5282438                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 561012753500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 561012753500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38322677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38322677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137841                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137841                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106203.376831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106203.376831                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4084615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4084615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1197823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1197823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 118100115500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 118100115500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031256                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98595.631825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98595.631825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4458133                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4458133                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3662515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3662515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 467597924358                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 467597924358                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.451013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.451013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 127671.265335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127671.265335                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2506056                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2506056                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1156459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1156459                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 128368489063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 128368489063                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142410                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142410                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111001.331706                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111001.331706                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7727000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7727000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325153                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 48597.484277                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 48597.484277                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3508500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102249                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        70170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70170                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       770000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       770000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.254425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254425                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6695.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6695.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       656000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       656000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.254425                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.254425                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5704.347826                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5704.347826                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451604                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451604                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349973                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349973                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121446361500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121446361500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355109                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355109                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89962.067019                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89962.067019                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349973                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349973                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 120096388500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 120096388500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355109                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355109                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88962.067019                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88962.067019                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.590957                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43653616                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3704156                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.785037                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        324611000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.590957                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104195869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104195869                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2369354573000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112930675                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19771370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108921135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        40887422                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         36636122                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             369                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10093528                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10093528                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62367813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50562863                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2366                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2366                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187033856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    170849857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11098198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             369051428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7980110464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7289149440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2965376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473167872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15745393152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        83219044                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364476736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        206247592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068455                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.255514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              192283687     93.23%     93.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13810758      6.70%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 151431      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1716      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          206247592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       246060224513                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       85470044625                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93546593579                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5556945910                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34815916                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2660787069500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 404446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731360                       # Number of bytes of host memory used
host_op_rate                                   406491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6797.22                       # Real time elapsed on the host
host_tick_rate                               42875255                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749107776                       # Number of instructions simulated
sim_ops                                    2763011169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.291432                       # Number of seconds simulated
sim_ticks                                291432496500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.323574                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26490009                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29992003                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           648917                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39646947                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3414262                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3424332                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           10070                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55192287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2881                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1883                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           572749                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774344                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10614066                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12767054                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200744423                       # Number of instructions committed
system.cpu0.commit.committedOps             203891536                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    577340873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.353156                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.273242                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    505730437     87.60%     87.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     30118588      5.22%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15565983      2.70%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8841515      1.53%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3435845      0.60%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1094237      0.19%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1592070      0.28%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       348132      0.06%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10614066      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    577340873                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999219                       # Number of function calls committed.
system.cpu0.commit.int_insts                191305272                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868500                       # Number of loads committed
system.cpu0.commit.membars                    4721130                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721261      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149003488     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870231     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219076      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203891536                       # Class of committed instruction
system.cpu0.commit.refs                      50089525                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200744423                       # Number of Instructions Simulated
system.cpu0.committedOps                    203891536                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.898356                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.898356                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            472023650                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                76255                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25970661                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218542434                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22082639                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 79832217                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573463                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151102                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4837230                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55192287                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34592056                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    542056229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140267                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     220718756                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          105                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1299286                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.094860                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36643207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29904271                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.379353                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         579349199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.386411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.808982                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               435934815     75.25%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83829987     14.47%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47757230      8.24%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8569734      1.48%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  645446      0.11%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1018408      0.18%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16919      0.00%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575193      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1467      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           579349199                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      763                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1472                       # number of floating regfile writes
system.cpu0.idleCycles                        2479507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              583232                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52723140                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.368401                       # Inst execution rate
system.cpu0.iew.exec_refs                    54369052                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725337                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               34912430                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49078797                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576704                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            89892                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4892927                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216475434                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49643715                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           346710                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214346100                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                324618                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             82926926                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573463                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             83501484                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       571496                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          280377                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16393                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3210297                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       671902                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           453                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425439                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157793                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                166239359                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212322449                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.746927                       # average fanout of values written-back
system.cpu0.iew.wb_producers                124168650                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.364923                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212427002                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277831714                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155152714                       # number of integer regfile writes
system.cpu0.ipc                              0.345023                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.345023                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721640      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155390409     72.38%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27428      0.01%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49508      0.02%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                350      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                50      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49776808     23.19%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725174      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1194      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214692809                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1875                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3717                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1837                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3059                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     697125                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003247                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 579891     83.18%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     10      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                115454     16.56%     99.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1736      0.25%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               17      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210666419                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1009459691                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212320612                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        229056704                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 210177213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214692809                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298221                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12583901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31465                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           964                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5582562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    579349199                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.370576                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.905996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          458180963     79.09%     79.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68106608     11.76%     90.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           34095131      5.89%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6535558      1.13%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7580257      1.31%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1755522      0.30%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2298324      0.40%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             474005      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             322831      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      579349199                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.368997                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2528736                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          800887                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49078797                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4892927                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1191                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       581828706                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1036288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              121002496                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148750993                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2402195                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23995220                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              61029904                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               183188                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282753120                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217353793                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158891540                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 82199008                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4278220                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573463                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             70347777                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10140552                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              785                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282752335                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     281231235                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574521                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17521312                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574404                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   783381198                       # The number of ROB reads
system.cpu0.rob.rob_writes                  435430706                       # The number of ROB writes
system.cpu0.timesIdled                          86891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  363                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.020436                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27974109                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31075287                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983071                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40864264                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3093852                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3094438                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             586                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56478358                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          447                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1503                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981249                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334740                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9960702                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297079                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       20013552                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193454194                       # Number of instructions committed
system.cpu1.commit.committedOps             196601567                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    529735732                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.371131                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.289277                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    459044276     86.66%     86.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30035500      5.67%     92.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15714341      2.97%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9261451      1.75%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3166501      0.60%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       660757      0.12%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1547801      0.29%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       344403      0.07%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9960702      1.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    529735732                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123242                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018015                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434075                       # Number of loads committed
system.cpu1.commit.membars                    4721421                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721421      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540333     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435578     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904059      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601567                       # Class of committed instruction
system.cpu1.commit.refs                      47339637                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193454194                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601567                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.756756                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.756756                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            419803503                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2000                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27154401                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219937258                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22195397                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 85382327                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981546                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2821                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4478663                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56478358                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34891994                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    496525426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95528                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     224101769                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966736                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.105902                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35332642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31067961                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.420212                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         532841436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.426489                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.841617                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               387670958     72.76%     72.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84478754     15.85%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48553389      9.11%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8989289      1.69%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  196803      0.04%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1377747      0.26%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     227      0.00%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573861      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     408      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           532841436                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         464544                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1024537                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52656432                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.396162                       # Inst execution rate
system.cpu1.iew.exec_refs                    51836093                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946657                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               36505537                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48577191                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575977                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           138521                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4082675                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216326151                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47889436                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           699416                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211275334                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                350606                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             60405819                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981546                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             60968705                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       257582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1649                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5143116                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       177113                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            31                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719926                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        304611                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                164065866                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209562265                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742416                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121805085                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.392949                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209794769                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               273962486                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153124449                       # number of integer regfile writes
system.cpu1.ipc                              0.362745                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.362745                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721701      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155216635     73.22%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  84      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48090462     22.69%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945772      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             211974750                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     684728                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003230                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 634235     92.63%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 50459      7.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   34      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207937777                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         957552310                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209562265                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        236050763                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 210028573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                211974750                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297578                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19724584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            76646                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           499                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8920958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    532841436                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.397820                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.934755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          413853875     77.67%     77.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65624670     12.32%     89.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           34965425      6.56%     96.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6458077      1.21%     97.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7130140      1.34%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1377107      0.26%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2702344      0.51%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             413544      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             316254      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      532841436                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.397473                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2398204                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          774281                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48577191                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4082675                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    280                       # number of misc regfile reads
system.cpu1.numCycles                       533305980                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    49472834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              103065058                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777357                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2559521                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24065591                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              41232460                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               312889                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283978928                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             218036317                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159465128                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 87332054                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4250706                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981546                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             50547641                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16687771                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       283978928                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     266849546                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574461                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13981577                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574447                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   736389213                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436487616                       # The number of ROB writes
system.cpu1.timesIdled                           4777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         25743489                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             13301396                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            40265751                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             177156                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3110863                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28092661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56082210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       273845                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       140976                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7381937                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5729695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14782735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5870671                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28027753                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       507070                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27482656                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              979                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            722                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63029                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28027754                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     84172986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               84172986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1830262144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1830262144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1484                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28092484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28092484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28092484                       # Request fanout histogram
system.membus.respLayer1.occupancy       143032237026                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             49.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62844988028                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   291432496500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   291432496500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 78                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13286243.589744                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14551297.349862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       262500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     34743500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   290914333000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    518163500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34453477                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34453477                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34453477                       # number of overall hits
system.cpu0.icache.overall_hits::total       34453477                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       138579                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        138579                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       138579                       # number of overall misses
system.cpu0.icache.overall_misses::total       138579                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3015115500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3015115500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3015115500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3015115500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34592056                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34592056                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34592056                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34592056                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004006                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004006                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004006                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004006                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21757.376659                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21757.376659                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21757.376659                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21757.376659                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          732                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       103733                       # number of writebacks
system.cpu0.icache.writebacks::total           103733                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34845                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34845                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       103734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103734                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       103734                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103734                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2575809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2575809000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2575809000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2575809000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002999                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002999                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24830.904043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24830.904043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24830.904043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24830.904043                       # average overall mshr miss latency
system.cpu0.icache.replacements                103733                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34453477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34453477                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       138579                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       138579                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3015115500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3015115500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34592056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34592056                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21757.376659                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21757.376659                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       103734                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103734                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2575809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2575809000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002999                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24830.904043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24830.904043                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34557460                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103766                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           333.032593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69287846                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69287846                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39791832                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39791832                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39791832                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39791832                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9110668                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9110668                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9110668                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9110668                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 757703481693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 757703481693                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 757703481693                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 757703481693                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48902500                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48902500                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48902500                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48902500                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.186303                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.186303                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.186303                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.186303                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83166.621997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83166.621997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83166.621997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83166.621997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     50685915                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1100                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           717537                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.638748                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4111113                       # number of writebacks
system.cpu0.dcache.writebacks::total          4111113                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5019021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5019021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5019021                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5019021                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4091647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4091647                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4091647                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4091647                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 401106662510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 401106662510                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 401106662510                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 401106662510                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083669                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98030.612736                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98030.612736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98030.612736                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98030.612736                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4111113                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38181191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38181191                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8075917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8075917                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 670503383500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 670503383500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46257108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46257108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.174588                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.174588                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83025.046382                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83025.046382                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4090787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4090787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3985130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3985130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 392971485000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 392971485000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086152                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086152                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98609.451887                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98609.451887                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1610641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1610641                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1034751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1034751                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  87200098193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  87200098193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645392                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.391152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.391152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84271.576633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84271.576633                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       928234                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       928234                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106517                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106517                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8135177510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8135177510                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76374.452059                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76374.452059                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553613                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20353                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    534558000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    534558000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012931                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012931                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 26264.334496                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26264.334496                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20256                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20256                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    508711000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    508711000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012869                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25114.089652                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25114.089652                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573360                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          390                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          390                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2577000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2577000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573750                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573750                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6607.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6607.692308                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          390                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          390                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2187000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2187000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5607.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5607.692308                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          927                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            927                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     12081000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     12081000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.507700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.507700                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12637.029289                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12637.029289                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11125000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.507700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.507700                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11637.029289                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11637.029289                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997470                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47034119                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4112352                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.437279                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997470                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108216518                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108216518                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               88394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              929634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1004                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              636775                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1655807                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              88394                       # number of overall hits
system.l2.overall_hits::.cpu0.data             929634                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1004                       # number of overall hits
system.l2.overall_hits::.cpu1.data             636775                       # number of overall hits
system.l2.overall_hits::total                 1655807                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3181074                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2459277                       # number of demand (read+write) misses
system.l2.demand_misses::total                5659368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15341                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3181074                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3676                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2459277                       # number of overall misses
system.l2.overall_misses::total               5659368                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1323843998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 382162011310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    324929499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 308620177884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     692430962691                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1323843998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 382162011310                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    324929499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 308620177884                       # number of overall miss cycles
system.l2.overall_miss_latency::total    692430962691                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          103735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4110708                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3096052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7315175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         103735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4110708                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3096052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7315175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.147886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.773851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.785470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.794327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773648                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.147886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.773851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.785470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.794327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773648                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86294.504791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 120136.158829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88392.137922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125492.239339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122351.287757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86294.504791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 120136.158829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88392.137922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125492.239339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122351.287757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5605748                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    402514                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      13.926840                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  21927632                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              507070                       # number of writebacks
system.l2.writebacks::total                    507070                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            120                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         257056                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         119374                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              376608                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           120                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        257056                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        119374                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             376608                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2924018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2339903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5282760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2924018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2339903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     22891271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28174031                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1164792499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 335072813732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    286687499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 276836223711                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 613360517441                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1164792499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 335072813732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    286687499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 276836223711                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2240456159218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2853816676659                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.146730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.711317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.773077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.755770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.146730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.711317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.773077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.755770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      3.851450                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76525.359635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114593.280114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79239.220287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118310.982853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116106.072856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76525.359635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114593.280114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79239.220287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118310.982853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97873.820952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101292.451785                       # average overall mshr miss latency
system.l2.replacements                       33769610                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560522                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6485473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6485473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6485473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6485473                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     22891271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       22891271                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2240456159218                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2240456159218                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97873.820952                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97873.820952                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                146                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       174000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       294000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              175                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.968750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.756757                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.834286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2806.451613                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2013.698630                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1280999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1678997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2959996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.953125                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.756757                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.828571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20999.983607                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19988.059524                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20413.765517                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.780488                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.977273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.882353                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1627.906977                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   933.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           42                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       655000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       832500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1487500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.780488                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.870588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20468.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19821.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20101.351351                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            36140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74452                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          68172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          63959                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7551847489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7204793993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14756641482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.640209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.638957                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110776.381638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112647.070670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111681.902672                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        35080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        34168                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            69248                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33092                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        29791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          62883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4192256491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3944293997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8136550488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.310770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.297615                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 126684.893358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132398.845188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 129391.894280                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         88394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              89398                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1323843998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    324929499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1648773497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       103735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.147886                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.785470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.175409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86294.504791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88392.137922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86699.978808                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1164792499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    286687499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1451479998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.146730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.773077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.173767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76525.359635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79239.220287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77046.552259                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       891322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       600635                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1491957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3112902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2395318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5508220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 374610163821                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 301415383891                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 676025547712                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4004224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7000177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.777405                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.799518                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.786869                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120341.136284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125835.226843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122730.309921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       221976                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        85206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       307182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2890926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2310112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5201038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 330880557241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 272891929714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 603772486955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.721969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.771078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.742987                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114454.869215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118129.307027                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116086.920910                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        74999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        74999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        74999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        74999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    36793163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  33769675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089533                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      13.459017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.017397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.396684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.228103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    47.896465                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.210297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.021823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.019189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.748382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 148661379                       # Number of tag accesses
system.l2.tags.data_accesses                148661379                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        974208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     187326592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        231552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     149803968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1459473344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1797809664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       974208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       231552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1205760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32452480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32452480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2926978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2340687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     22804271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28090776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       507070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             507070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3342826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        642778668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           794530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        514026300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   5007929320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6168871645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3342826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       794530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4137356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111355049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111355049                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111355049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3342826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       642778668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          794530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       514026300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   5007929320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6280226694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2920066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2336125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  22797665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011559367750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30629                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30629                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36542183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             475495                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28090777                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     507070                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28090777                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   507070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18081                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4761                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1672318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1686399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1713287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1730527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1572064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1814500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2050784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1971672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1804819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1852877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1743966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1666888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1718863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1661241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1696364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1716127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30772                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1385788458679                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               140363480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1912151508679                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     49364.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68114.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24567110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  470171                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28090777                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               507070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1378318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1493280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1411556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1433796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1459222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1486679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1501194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1501890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1432558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1398317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1852123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4946811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3300984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1084304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 889722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 712544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 494881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 270034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3537736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.941845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   341.198803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.366619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       456603     12.91%     12.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       871081     24.62%     37.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       249858      7.06%     44.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       214706      6.07%     50.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       341469      9.65%     60.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       184301      5.21%     65.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       118624      3.35%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        68677      1.94%     70.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1032417     29.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3537736                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     916.543145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    184.776442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  16448.625540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30607     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            6      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::688128-720895            7      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            9      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30629                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400078                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.374113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25113     81.99%     81.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              860      2.81%     84.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3484     11.37%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              763      2.49%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              184      0.60%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.36%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               54      0.18%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30629                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1796652544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1157184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32148352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1797809728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32452480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6164.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6168.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  291432484500                       # Total gap between requests
system.mem_ctrls.avgGap                      10190.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       974208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    186884224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       231552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    149512000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1459050560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32148352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3342825.565782434773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 641260759.333336710930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 794530.475430354010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 513024462.939396262169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 5006478610.047523498535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110311486.831737026572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2926978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2340687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     22804271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       507070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    533381116                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 213352223656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    135776886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 179384736711                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1518745390310                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7171094503491                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35037.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72891.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37528.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     76637.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66599.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14142218.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12377975400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6579053745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         98968575300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307761380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      23005360560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122494877010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8756497920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       273490101315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        938.433787                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  21320506393                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9731540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 260380450107                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12881438220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6846650580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        101470459860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1314328140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      23005360560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     124646001720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6945024480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       277109263560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        950.852314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16758410673                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9731540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 264942545827                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    118562729.665072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   237698980.202741                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    833040000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   266652886000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  24779610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34887003                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34887003                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34887003                       # number of overall hits
system.cpu1.icache.overall_hits::total       34887003                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4991                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4991                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4991                       # number of overall misses
system.cpu1.icache.overall_misses::total         4991                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    365605000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    365605000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    365605000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    365605000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34891994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34891994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34891994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34891994                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73252.855139                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73252.855139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73252.855139                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73252.855139                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4680                       # number of writebacks
system.cpu1.icache.writebacks::total             4680                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          311                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          311                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4680                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4680                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4680                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    343536000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    343536000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    343536000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    343536000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000134                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000134                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000134                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000134                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73405.128205                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73405.128205                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73405.128205                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73405.128205                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4680                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34887003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34887003                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4991                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4991                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    365605000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    365605000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34891994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34891994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73252.855139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73252.855139                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          311                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4680                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    343536000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    343536000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000134                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73405.128205                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73405.128205                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35383102                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4712                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7509.147284                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69788668                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69788668                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39646289                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39646289                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39646289                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39646289                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8319815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8319815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8319815                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8319815                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 708942020497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 708942020497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 708942020497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 708942020497                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47966104                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47966104                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47966104                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47966104                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.173452                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.173452                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.173452                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.173452                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85211.272185                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85211.272185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85211.272185                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85211.272185                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     26560968                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        13949                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           315651                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            109                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    84.146630                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.972477                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095678                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095678                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5246307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5246307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5246307                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5246307                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073508                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 322720236000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 322720236000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 322720236000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 322720236000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064077                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105000.616885                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105000.616885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105000.616885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105000.616885                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095678                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38329413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38329413                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7306507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7306507                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 623197609000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 623197609000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45635920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45635920                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.160104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.160104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85293.507417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85293.507417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4332962                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4332962                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973545                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 314980257500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 314980257500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105927.523377                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105927.523377                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1316876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1316876                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1013308                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1013308                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85744411497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85744411497                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330184                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.434862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.434862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 84618.311014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84618.311014                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       913345                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       913345                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99963                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99963                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   7739978500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7739978500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77428.433520                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77428.433520                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23329                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    591379000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    591379000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1574013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1574013                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014821                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014821                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25349.522054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25349.522054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23230                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    560547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    560547500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014758                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24130.327163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24130.327163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573512                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          344                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          344                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2644500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2644500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000219                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000219                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7687.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7687.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          344                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          344                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2301500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2301500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000219                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6690.406977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6690.406977                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            517                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          986                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          986                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13914500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13914500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1503                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1503                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.656021                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.656021                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 14112.068966                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 14112.068966                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          986                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          986                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12928500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.656021                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.656021                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 13112.068966                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 13112.068966                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.946081                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45870679                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3097320                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.809797                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.946081                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998315                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998315                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105328245                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105328245                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 291432496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7110563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1067592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6754682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33262540                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         40412796                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1005                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           733                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1738                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207462                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108415                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7002149                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       311202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12335191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9289974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21950407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13277888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526196608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       599040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396270784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936344320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        74186738                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32635136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81586838                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077082                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.273124                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75438901     92.46%     92.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6006961      7.36%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 140976      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81586838                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14776026812                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6170972454                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155626948                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4648393885                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7045948                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
