Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun Oct 23 16:27:50 2022
| Host             : DESKTOP-9JPK14P running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.799        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.652        |
| Device Static (W)        | 0.147        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       13 |       --- |             --- |
| Slice Logic              |     0.007 |    16028 |       --- |             --- |
|   LUT as Logic           |     0.006 |     5052 |     53200 |            9.50 |
|   CARRY4                 |    <0.001 |      228 |     13300 |            1.71 |
|   Register               |    <0.001 |     8133 |    106400 |            7.64 |
|   LUT as Shift Register  |    <0.001 |      299 |     17400 |            1.72 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |       42 |     17400 |            0.24 |
|   F7/F8 Muxes            |    <0.001 |       46 |     53200 |            0.09 |
|   Others                 |     0.000 |      851 |       --- |             --- |
| Signals                  |     0.010 |    11750 |       --- |             --- |
| Block RAM                |     0.004 |      7.5 |       140 |            5.36 |
| MMCM                     |     0.189 |        2 |         4 |           50.00 |
| I/O                      |     0.143 |       29 |       125 |           23.20 |
| PS7                      |     1.266 |        1 |       --- |             --- |
| Static Power             |     0.147 |          |           |                 |
| Total                    |     1.799 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.073 |       0.057 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.120 |       0.105 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.691 |       0.660 |      0.031 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_125m                                                                                   | clk_125m                                                             |             8.0 |
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK0                         |            10.0 |
| clk_fpga_0                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]            |            10.0 |
| clk_fpga_1                                                                                 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]            |            40.0 |
| clk_out1_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                  |            13.5 |
| clk_out1_system_clk_wiz_1_1                                                                | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_1                  |            20.0 |
| clk_out2_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                  |             2.7 |
| clk_out2_system_clk_wiz_1_1                                                                | system_i/clk_wiz_1/inst/clk_out2_system_clk_wiz_1_1                  |            41.7 |
| clkfbout_system_clk_wiz_0_0                                                                | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                  |            50.0 |
| clkfbout_system_clk_wiz_1_1                                                                | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_1                  |            40.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| system_wrapper                      |     1.652 |
|   dbg_hub                           |     0.003 |
|     inst                            |     0.003 |
|       BSCANID.u_xsdbm_id            |     0.003 |
|   gpio_led_tri_iobuf_0              |     0.003 |
|   gpio_led_tri_iobuf_1              |     0.003 |
|   gpio_led_tri_iobuf_2              |     0.003 |
|   system_i                          |     1.638 |
|     HDMI_FPGA_ML_0                  |     0.136 |
|       U0                            |     0.136 |
|     axi_mem_intercon                |     0.003 |
|       m00_couplers                  |     0.001 |
|       xbar                          |     0.001 |
|     axi_vdma_0                      |     0.023 |
|       U0                            |     0.023 |
|     clk_wiz_0                       |     0.105 |
|       inst                          |     0.105 |
|     clk_wiz_1                       |     0.084 |
|       inst                          |     0.084 |
|     ila_0                           |     0.005 |
|       inst                          |     0.005 |
|     processing_system7_0            |     1.267 |
|       inst                          |     1.267 |
|     processing_system7_0_axi_periph |     0.003 |
|       s00_couplers                  |     0.003 |
|     rgb2gray_0                      |     0.002 |
|       inst                          |     0.002 |
|     v_axi4s_vid_out_0               |     0.004 |
|       inst                          |     0.004 |
|     v_vid_in_axi4s_0                |     0.003 |
|       inst                          |     0.003 |
+-------------------------------------+-----------+


