
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/College/LDL/FinalProject/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.cache/ip 
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1017.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/User/Documents/College/LDL/FinalProject/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'Debounce' [C:/Users/User/Documents/College/LDL/FinalProject/utility.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Debounce' (1#1) [C:/Users/User/Documents/College/LDL/FinalProject/utility.v:18]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [C:/Users/User/Documents/College/LDL/FinalProject/utility.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (2#1) [C:/Users/User/Documents/College/LDL/FinalProject/utility.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divisor' [C:/Users/User/Documents/College/LDL/FinalProject/clock_divisor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divisor' (3#1) [C:/Users/User/Documents/College/LDL/FinalProject/clock_divisor.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_single' [C:/Users/User/Documents/College/LDL/FinalProject/game.v:1]
	Parameter up_ bound to: 2'b00 
	Parameter down_ bound to: 2'b01 
	Parameter left_ bound to: 2'b10 
	Parameter right_ bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'one_second' [C:/Users/User/Documents/College/LDL/FinalProject/clock_divisor.v:17]
INFO: [Synth 8-6155] done synthesizing module 'one_second' (4#1) [C:/Users/User/Documents/College/LDL/FinalProject/clock_divisor.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/College/LDL/FinalProject/game.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/College/LDL/FinalProject/game.v:90]
INFO: [Synth 8-6157] synthesizing module 'random' [C:/Users/User/Documents/College/LDL/FinalProject/random.v:1]
INFO: [Synth 8-6155] done synthesizing module 'random' (5#1) [C:/Users/User/Documents/College/LDL/FinalProject/random.v:1]
INFO: [Synth 8-6157] synthesizing module 'neural_network' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:1]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_1' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:83]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_1' (6#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:83]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_2' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:97]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_2' (7#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:97]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_3' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:110]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_3' (8#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:110]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_4' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:123]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_4' (9#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:123]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_5' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:136]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_5' (10#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:136]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_6' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:149]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_6' (11#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:149]
INFO: [Synth 8-6157] synthesizing module 'hidden_node_7' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:162]
INFO: [Synth 8-6155] done synthesizing module 'hidden_node_7' (12#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:162]
INFO: [Synth 8-6157] synthesizing module 'output_node_1' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:41]
INFO: [Synth 8-6155] done synthesizing module 'output_node_1' (13#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:41]
INFO: [Synth 8-6157] synthesizing module 'output_node_2' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:55]
INFO: [Synth 8-6155] done synthesizing module 'output_node_2' (14#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:55]
INFO: [Synth 8-6157] synthesizing module 'output_node_3' [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:69]
INFO: [Synth 8-6155] done synthesizing module 'output_node_3' (15#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:69]
INFO: [Synth 8-6155] done synthesizing module 'neural_network' (16#1) [C:/Users/User/Documents/College/LDL/FinalProject/neural_network.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_snake' [C:/Users/User/Documents/College/LDL/FinalProject/game.v:388]
INFO: [Synth 8-6155] done synthesizing module 'pixel_snake' (17#1) [C:/Users/User/Documents/College/LDL/FinalProject/game.v:388]
INFO: [Synth 8-6155] done synthesizing module 'game_single' (18#1) [C:/Users/User/Documents/College/LDL/FinalProject/game.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/User/Documents/College/LDL/FinalProject/vga.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (19#1) [C:/Users/User/Documents/College/LDL/FinalProject/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardEvent' [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:1]
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter KEY_UP bound to: 9'b000011101 
	Parameter KEY_DOWN bound to: 9'b000011011 
	Parameter KEY_LEFT bound to: 9'b000011100 
	Parameter KEY_RIGHT bound to: 9'b000100011 
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:64]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-11924-LAPTOP-T7B654NQ/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (20#1) [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/synth_1/.Xil/Vivado-11924-LAPTOP-T7B654NQ/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:132]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:142]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:152]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:162]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:172]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (21#1) [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardEvent' (22#1) [C:/Users/User/Documents/College/LDL/FinalProject/KeyboardDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/User/Documents/College/LDL/FinalProject/seven_segment.v:22]
	Parameter zero bound to: 7'b0000001 
	Parameter one bound to: 7'b1001111 
	Parameter two bound to: 7'b0010010 
	Parameter three bound to: 7'b0000110 
	Parameter four bound to: 7'b1001100 
	Parameter five bound to: 7'b0100100 
	Parameter six bound to: 7'b0100000 
	Parameter seven bound to: 7'b0001111 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0000100 
	Parameter letter_a bound to: 7'b0000010 
	Parameter letter_b bound to: 7'b1100000 
	Parameter letter_c bound to: 7'b0110001 
	Parameter letter_d bound to: 7'b1000010 
	Parameter letter_e bound to: 7'b0110000 
	Parameter letter_f bound to: 7'b0111000 
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (23#1) [C:/Users/User/Documents/College/LDL/FinalProject/seven_segment.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (24#1) [C:/Users/User/Documents/College/LDL/FinalProject/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1402.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'KeyEv/key_de/inst'
Finished Parsing XDC File [c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'KeyEv/key_de/inst'
Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1402.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1402.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for KeyEv/key_de/inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'mkey_reg' [C:/Users/User/Documents/College/LDL/FinalProject/game.v:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.113 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 401   
	   3 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 404   
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Multipliers : 
	               5x32  Multipliers := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 3     
	  18 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 9     
	   9 Input   12 Bit        Muxes := 1     
	  11 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 400   
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 424   
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP on3/sum2, operation Mode is: (C:0xd)+A*(B:0x12d).
DSP Report: operator on3/sum2 is absorbed into DSP on3/sum2.
DSP Report: operator on3/sum20 is absorbed into DSP on3/sum2.
DSP Report: Generating DSP on3/sum10, operation Mode is: A*(B:0x29b).
DSP Report: operator on3/sum10 is absorbed into DSP on3/sum10.
DSP Report: Generating DSP on3/sum1, operation Mode is: PCIN+A*(B:0x1b9).
DSP Report: operator on3/sum1 is absorbed into DSP on3/sum1.
DSP Report: operator on3/sum14 is absorbed into DSP on3/sum1.
DSP Report: Generating DSP on3/sum1, operation Mode is: PCIN+A*(B:0x1a4).
DSP Report: operator on3/sum1 is absorbed into DSP on3/sum1.
DSP Report: operator on3/sum11 is absorbed into DSP on3/sum1.
DSP Report: Generating DSP on3/sum1, operation Mode is: PCIN+A*(B:0x16e).
DSP Report: operator on3/sum1 is absorbed into DSP on3/sum1.
DSP Report: operator on3/sum12 is absorbed into DSP on3/sum1.
DSP Report: Generating DSP on3/sum1, operation Mode is: PCIN+A*(B:0x24).
DSP Report: operator on3/sum1 is absorbed into DSP on3/sum1.
DSP Report: operator on3/sum13 is absorbed into DSP on3/sum1.
DSP Report: Generating DSP on3/sum1, operation Mode is: PCIN+A*(B:0xdd).
DSP Report: operator on3/sum1 is absorbed into DSP on3/sum1.
DSP Report: operator on3/sum14 is absorbed into DSP on3/sum1.
DSP Report: Generating DSP on1/sum20, operation Mode is: A*(B:0x65).
DSP Report: operator on1/sum20 is absorbed into DSP on1/sum20.
DSP Report: Generating DSP on1/sum2, operation Mode is: PCIN+A*(B:0xc7).
DSP Report: operator on1/sum2 is absorbed into DSP on1/sum2.
DSP Report: operator on1/sum22 is absorbed into DSP on1/sum2.
DSP Report: Generating DSP on1/sum2, operation Mode is: PCIN+A*(B:0x189).
DSP Report: operator on1/sum2 is absorbed into DSP on1/sum2.
DSP Report: operator on1/sum21 is absorbed into DSP on1/sum2.
DSP Report: Generating DSP on1/sum2, operation Mode is: PCIN+A*(B:0x52).
DSP Report: operator on1/sum2 is absorbed into DSP on1/sum2.
DSP Report: operator on1/sum22 is absorbed into DSP on1/sum2.
DSP Report: Generating DSP on1/sum10, operation Mode is: A*(B:0x118).
DSP Report: operator on1/sum10 is absorbed into DSP on1/sum10.
DSP Report: Generating DSP on1/sum1, operation Mode is: PCIN+A*(B:0x13a).
DSP Report: operator on1/sum1 is absorbed into DSP on1/sum1.
DSP Report: operator on1/sum11 is absorbed into DSP on1/sum1.
DSP Report: Generating DSP on1/sum1, operation Mode is: PCIN+A*(B:0x1d1).
DSP Report: operator on1/sum1 is absorbed into DSP on1/sum1.
DSP Report: operator on1/sum11 is absorbed into DSP on1/sum1.
DSP Report: Generating DSP on2/sum20, operation Mode is: A*(B:0x89).
DSP Report: operator on2/sum20 is absorbed into DSP on2/sum20.
DSP Report: Generating DSP on2/sum2, operation Mode is: PCIN+A*(B:0x1b6).
DSP Report: operator on2/sum2 is absorbed into DSP on2/sum2.
DSP Report: operator on2/sum21 is absorbed into DSP on2/sum2.
DSP Report: Generating DSP on2/sum2, operation Mode is: PCIN+A*(B:0x316).
DSP Report: operator on2/sum2 is absorbed into DSP on2/sum2.
DSP Report: operator on2/sum21 is absorbed into DSP on2/sum2.
DSP Report: Generating DSP on2/sum10, operation Mode is: A*(B:0x178).
DSP Report: operator on2/sum10 is absorbed into DSP on2/sum10.
DSP Report: Generating DSP on2/sum1, operation Mode is: PCIN+A*(B:0x317).
DSP Report: operator on2/sum1 is absorbed into DSP on2/sum1.
DSP Report: operator on2/sum12 is absorbed into DSP on2/sum1.
DSP Report: Generating DSP on2/sum1, operation Mode is: PCIN+A*(B:0x16d).
DSP Report: operator on2/sum1 is absorbed into DSP on2/sum1.
DSP Report: operator on2/sum11 is absorbed into DSP on2/sum1.
DSP Report: Generating DSP on2/sum1, operation Mode is: PCIN+A*(B:0x13d).
DSP Report: operator on2/sum1 is absorbed into DSP on2/sum1.
DSP Report: operator on2/sum12 is absorbed into DSP on2/sum1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1601.484 ; gain = 584.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|output_node_3 | (C:0xd)+A*(B:0x12d) | 12     | 9      | 4      | -      | 21     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|output_node_3 | A*(B:0x29b)         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_3 | PCIN+A*(B:0x1b9)    | 12     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_3 | PCIN+A*(B:0x1a4)    | 12     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_3 | PCIN+A*(B:0x16e)    | 12     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_3 | PCIN+A*(B:0x24)     | 12     | 6      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_3 | PCIN+A*(B:0xdd)     | 12     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | A*(B:0x65)          | 12     | 7      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | PCIN+A*(B:0xc7)     | 12     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | PCIN+A*(B:0x189)    | 12     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | PCIN+A*(B:0x52)     | 12     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | A*(B:0x118)         | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | PCIN+A*(B:0x13a)    | 12     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_1 | PCIN+A*(B:0x1d1)    | 12     | 9      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | A*(B:0x89)          | 12     | 8      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | PCIN+A*(B:0x1b6)    | 12     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | PCIN+A*(B:0x316)    | 12     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | A*(B:0x178)         | 12     | 9      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | PCIN+A*(B:0x317)    | 12     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | PCIN+A*(B:0x16d)    | 12     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|output_node_2 | PCIN+A*(B:0x13d)    | 12     | 9      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1601.484 ; gain = 584.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |   319|
|4     |DSP48E1      |    21|
|6     |LUT1         |   153|
|7     |LUT2         |  1170|
|8     |LUT3         |  1052|
|9     |LUT4         |  2549|
|10    |LUT5         |  2380|
|11    |LUT6         |  6354|
|12    |MUXF7        |   580|
|13    |MUXF8        |    69|
|14    |FDCE         |    12|
|15    |FDRE         |  3761|
|16    |FDSE         |    35|
|17    |LD           |     4|
|18    |IBUF         |     4|
|19    |OBUF         |    25|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1763.117 ; gain = 745.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 1763.117 ; gain = 745.645
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1763.117 ; gain = 745.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1763.117 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1763.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1763.117 ; gain = 745.645
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan  9 05:32:52 2024...
