

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_VITIS_LOOP_463_1'
================================================================
* Date:           Tue Oct 18 21:21:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.269 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_463_1  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      23|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|      331|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      331|      59|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln463_fu_205_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln463_fu_199_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_kernel_2  |   9|          2|    4|          8|
    |kernel_fu_64               |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   10|         20|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |kernel_2_reg_378         |   4|   0|    4|          0|
    |kernel_fu_64             |   4|   0|    4|          0|
    |sum_1_fu_72              |  32|   0|   32|          0|
    |sum_2_fu_76              |  32|   0|   32|          0|
    |sum_3_fu_80              |  32|   0|   32|          0|
    |sum_4_fu_84              |  32|   0|   32|          0|
    |sum_5_fu_88              |  32|   0|   32|          0|
    |sum_6_fu_92              |  32|   0|   32|          0|
    |sum_7_fu_96              |  32|   0|   32|          0|
    |sum_8_fu_100             |  32|   0|   32|          0|
    |sum_9_fu_104             |  32|   0|   32|          0|
    |sum_fu_68                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 331|   0|  331|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1|  return value|
|biases_address0   |  out|    4|   ap_memory|                                        biases|         array|
|biases_ce0        |  out|    1|   ap_memory|                                        biases|         array|
|biases_q0         |   in|   32|   ap_memory|                                        biases|         array|
|sum_9_out         |  out|   32|      ap_vld|                                     sum_9_out|       pointer|
|sum_9_out_ap_vld  |  out|    1|      ap_vld|                                     sum_9_out|       pointer|
|sum_8_out         |  out|   32|      ap_vld|                                     sum_8_out|       pointer|
|sum_8_out_ap_vld  |  out|    1|      ap_vld|                                     sum_8_out|       pointer|
|sum_7_out         |  out|   32|      ap_vld|                                     sum_7_out|       pointer|
|sum_7_out_ap_vld  |  out|    1|      ap_vld|                                     sum_7_out|       pointer|
|sum_6_out         |  out|   32|      ap_vld|                                     sum_6_out|       pointer|
|sum_6_out_ap_vld  |  out|    1|      ap_vld|                                     sum_6_out|       pointer|
|sum_5_out         |  out|   32|      ap_vld|                                     sum_5_out|       pointer|
|sum_5_out_ap_vld  |  out|    1|      ap_vld|                                     sum_5_out|       pointer|
|sum_4_out         |  out|   32|      ap_vld|                                     sum_4_out|       pointer|
|sum_4_out_ap_vld  |  out|    1|      ap_vld|                                     sum_4_out|       pointer|
|sum_3_out         |  out|   32|      ap_vld|                                     sum_3_out|       pointer|
|sum_3_out_ap_vld  |  out|    1|      ap_vld|                                     sum_3_out|       pointer|
|sum_2_out         |  out|   32|      ap_vld|                                     sum_2_out|       pointer|
|sum_2_out_ap_vld  |  out|    1|      ap_vld|                                     sum_2_out|       pointer|
|sum_1_out         |  out|   32|      ap_vld|                                     sum_1_out|       pointer|
|sum_1_out_ap_vld  |  out|    1|      ap_vld|                                     sum_1_out|       pointer|
|sum_out           |  out|   32|      ap_vld|                                       sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                                       sum_out|       pointer|
+------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 5 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 6 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 7 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum_2 = alloca i32 1"   --->   Operation 8 'alloca' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum_3 = alloca i32 1"   --->   Operation 9 'alloca' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_4 = alloca i32 1"   --->   Operation 10 'alloca' 'sum_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_5 = alloca i32 1"   --->   Operation 11 'alloca' 'sum_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_6 = alloca i32 1"   --->   Operation 12 'alloca' 'sum_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_7 = alloca i32 1"   --->   Operation 13 'alloca' 'sum_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_8 = alloca i32 1"   --->   Operation 14 'alloca' 'sum_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_9 = alloca i32 1"   --->   Operation 15 'alloca' 'sum_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %kernel"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_2 = load i4 %kernel" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 18 'load' 'kernel_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln463 = icmp_eq  i4 %kernel_2, i4 10" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 20 'icmp' 'icmp_ln463' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln463 = add i4 %kernel_2, i4 1" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 22 'add' 'add_ln463' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln463 = br i1 %icmp_ln463, void %for.inc.split, void %for.body12.preheader.exitStub" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 23 'br' 'br_ln463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln464_cast = zext i4 %kernel_2" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 24 'zext' 'trunc_ln464_cast' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%biases_addr = getelementptr i32 %biases, i64 0, i64 %trunc_ln464_cast" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 25 'getelementptr' 'biases_addr' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.73ns)   --->   "%sum_10 = load i4 %biases_addr" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 26 'load' 'sum_10' <Predicate = (!icmp_ln463)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 27 [1/1] (0.39ns)   --->   "%switch_ln464 = switch i4 %kernel_2, void %arrayidx2.case.9, i4 0, void %for.inc.split.arrayidx2.exit_crit_edge, i4 1, void %for.inc.split.arrayidx2.exit_crit_edge1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %arrayidx2.case.8" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 27 'switch' 'switch_ln464' <Predicate = (!icmp_ln463)> <Delay = 0.39>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln463 = store i4 %add_ln463, i4 %kernel" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 28 'store' 'store_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln463 = br void %for.inc" [forward_prop/src/forward_prop.cpp:463]   --->   Operation 29 'br' 'br_ln463' <Predicate = (!icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 52 'load' 'sum_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sum_1_load = load i32 %sum_1"   --->   Operation 53 'load' 'sum_1_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sum_2_load = load i32 %sum_2"   --->   Operation 54 'load' 'sum_2_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sum_3_load = load i32 %sum_3"   --->   Operation 55 'load' 'sum_3_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_4_load = load i32 %sum_4"   --->   Operation 56 'load' 'sum_4_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sum_5_load = load i32 %sum_5"   --->   Operation 57 'load' 'sum_5_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sum_6_load = load i32 %sum_6"   --->   Operation 58 'load' 'sum_6_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sum_7_load = load i32 %sum_7"   --->   Operation 59 'load' 'sum_7_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sum_8_load = load i32 %sum_8"   --->   Operation 60 'load' 'sum_8_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_9_load = load i32 %sum_9"   --->   Operation 61 'load' 'sum_9_load' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_9_out, i32 %sum_9_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_8_out, i32 %sum_8_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_7_out, i32 %sum_7_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_6_out, i32 %sum_6_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_5_out, i32 %sum_5_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_4_out, i32 %sum_4_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_3_out, i32 %sum_3_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_2_out, i32 %sum_2_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_1_out, i32 %sum_1_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln463)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [forward_prop/src/forward_prop.cpp:460]   --->   Operation 30 'specloopname' 'specloopname_ln460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.73ns)   --->   "%sum_10 = load i4 %biases_addr" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 31 'load' 'sum_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_8" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 32 'store' 'store_ln464' <Predicate = (kernel_2 == 8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 33 'br' 'br_ln464' <Predicate = (kernel_2 == 8)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_7" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 34 'store' 'store_ln464' <Predicate = (kernel_2 == 7)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 35 'br' 'br_ln464' <Predicate = (kernel_2 == 7)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_6" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 36 'store' 'store_ln464' <Predicate = (kernel_2 == 6)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 37 'br' 'br_ln464' <Predicate = (kernel_2 == 6)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_5" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 38 'store' 'store_ln464' <Predicate = (kernel_2 == 5)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 39 'br' 'br_ln464' <Predicate = (kernel_2 == 5)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_4" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 40 'store' 'store_ln464' <Predicate = (kernel_2 == 4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 41 'br' 'br_ln464' <Predicate = (kernel_2 == 4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_3" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 42 'store' 'store_ln464' <Predicate = (kernel_2 == 3)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 43 'br' 'br_ln464' <Predicate = (kernel_2 == 3)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_2" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 44 'store' 'store_ln464' <Predicate = (kernel_2 == 2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 45 'br' 'br_ln464' <Predicate = (kernel_2 == 2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_1" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 46 'store' 'store_ln464' <Predicate = (kernel_2 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 47 'br' 'br_ln464' <Predicate = (kernel_2 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 48 'store' 'store_ln464' <Predicate = (kernel_2 == 0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 49 'br' 'br_ln464' <Predicate = (kernel_2 == 0)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln464 = store i32 %sum_10, i32 %sum_9" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 50 'store' 'store_ln464' <Predicate = (kernel_2 == 15) | (kernel_2 == 14) | (kernel_2 == 13) | (kernel_2 == 12) | (kernel_2 == 11) | (kernel_2 == 10) | (kernel_2 == 9)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx2.exit" [forward_prop/src/forward_prop.cpp:464]   --->   Operation 51 'br' 'br_ln464' <Predicate = (kernel_2 == 15) | (kernel_2 == 14) | (kernel_2 == 13) | (kernel_2 == 12) | (kernel_2 == 11) | (kernel_2 == 10) | (kernel_2 == 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel             (alloca           ) [ 010]
sum                (alloca           ) [ 011]
sum_1              (alloca           ) [ 011]
sum_2              (alloca           ) [ 011]
sum_3              (alloca           ) [ 011]
sum_4              (alloca           ) [ 011]
sum_5              (alloca           ) [ 011]
sum_6              (alloca           ) [ 011]
sum_7              (alloca           ) [ 011]
sum_8              (alloca           ) [ 011]
sum_9              (alloca           ) [ 011]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
kernel_2           (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln463         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln463          (add              ) [ 000]
br_ln463           (br               ) [ 000]
trunc_ln464_cast   (zext             ) [ 000]
biases_addr        (getelementptr    ) [ 011]
switch_ln464       (switch           ) [ 000]
store_ln463        (store            ) [ 000]
br_ln463           (br               ) [ 000]
specloopname_ln460 (specloopname     ) [ 000]
sum_10             (load             ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
store_ln464        (store            ) [ 000]
br_ln464           (br               ) [ 000]
sum_load           (load             ) [ 000]
sum_1_load         (load             ) [ 000]
sum_2_load         (load             ) [ 000]
sum_3_load         (load             ) [ 000]
sum_4_load         (load             ) [ 000]
sum_5_load         (load             ) [ 000]
sum_6_load         (load             ) [ 000]
sum_7_load         (load             ) [ 000]
sum_8_load         (load             ) [ 000]
sum_9_load         (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="biases">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_9_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_9_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_8_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_8_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_7_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_7_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_6_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_6_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_5_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_5_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_4_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_3_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_3_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_1_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="kernel_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sum_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sum_3_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sum_4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sum_5_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_5/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sum_6_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sum_7_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sum_8_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_8/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sum_9_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_9/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln0_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="write_ln0_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln0_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="biases_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases_addr/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_10/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="kernel_2_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln463_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="4" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln463/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln463_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln463/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln464_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln464_cast/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln463_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln463/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln464_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln464_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln464_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln464_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln464_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln464_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln464_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln464_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln464_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln464_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln464/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sum_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sum_1_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sum_2_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_2_load/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="sum_3_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_3_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sum_4_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_4_load/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sum_5_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_5_load/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sum_6_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_6_load/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sum_7_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_7_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sum_8_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_8_load/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sum_9_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_9_load/1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="kernel_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kernel "/>
</bind>
</comp>

<comp id="318" class="1005" name="sum_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="324" class="1005" name="sum_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="sum_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sum_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="sum_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="348" class="1005" name="sum_5_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_5 "/>
</bind>
</comp>

<comp id="354" class="1005" name="sum_6_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_6 "/>
</bind>
</comp>

<comp id="360" class="1005" name="sum_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_7 "/>
</bind>
</comp>

<comp id="366" class="1005" name="sum_8_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_8 "/>
</bind>
</comp>

<comp id="372" class="1005" name="sum_9_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_9 "/>
</bind>
</comp>

<comp id="378" class="1005" name="kernel_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="kernel_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="biases_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="biases_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="62" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="34" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="196" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="220"><net_src comp="205" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="185" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="185" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="185" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="185" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="185" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="185" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="185" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="185" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="185" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="185" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="314"><net_src comp="64" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="321"><net_src comp="68" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="327"><net_src comp="72" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="333"><net_src comp="76" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="339"><net_src comp="80" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="345"><net_src comp="84" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="351"><net_src comp="88" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="357"><net_src comp="92" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="363"><net_src comp="96" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="369"><net_src comp="100" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="375"><net_src comp="104" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="381"><net_src comp="196" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="178" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: biases | {}
	Port: sum_9_out | {1 }
	Port: sum_8_out | {1 }
	Port: sum_7_out | {1 }
	Port: sum_6_out | {1 }
	Port: sum_5_out | {1 }
	Port: sum_4_out | {1 }
	Port: sum_3_out | {1 }
	Port: sum_2_out | {1 }
	Port: sum_1_out | {1 }
	Port: sum_out | {1 }
 - Input state : 
	Port: softmax<10u, 128u>_Pipeline_VITIS_LOOP_463_1 : biases | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		kernel_2 : 1
		icmp_ln463 : 2
		add_ln463 : 2
		br_ln463 : 3
		trunc_ln464_cast : 2
		biases_addr : 3
		sum_10 : 4
		switch_ln464 : 2
		store_ln463 : 3
		sum_load : 1
		sum_1_load : 1
		sum_2_load : 1
		sum_3_load : 1
		sum_4_load : 1
		sum_5_load : 1
		sum_6_load : 1
		sum_7_load : 1
		sum_8_load : 1
		sum_9_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1
		store_ln464 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln463_fu_205    |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln463_fu_199    |    0    |    9    |
|----------|-------------------------|---------|---------|
|          |  write_ln0_write_fu_108 |    0    |    0    |
|          |  write_ln0_write_fu_115 |    0    |    0    |
|          |  write_ln0_write_fu_122 |    0    |    0    |
|          |  write_ln0_write_fu_129 |    0    |    0    |
|   write  |  write_ln0_write_fu_136 |    0    |    0    |
|          |  write_ln0_write_fu_143 |    0    |    0    |
|          |  write_ln0_write_fu_150 |    0    |    0    |
|          |  write_ln0_write_fu_157 |    0    |    0    |
|          |  write_ln0_write_fu_164 |    0    |    0    |
|          |  write_ln0_write_fu_171 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | trunc_ln464_cast_fu_211 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    21   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|biases_addr_reg_385|    4   |
|  kernel_2_reg_378 |    4   |
|   kernel_reg_311  |    4   |
|   sum_1_reg_324   |   32   |
|   sum_2_reg_330   |   32   |
|   sum_3_reg_336   |   32   |
|   sum_4_reg_342   |   32   |
|   sum_5_reg_348   |   32   |
|   sum_6_reg_354   |   32   |
|   sum_7_reg_360   |   32   |
|   sum_8_reg_366   |   32   |
|   sum_9_reg_372   |   32   |
|    sum_reg_318    |   32   |
+-------------------+--------+
|       Total       |   332  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    8   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   332  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   332  |   30   |
+-----------+--------+--------+--------+
