Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 21 19:34:26 2020
| Host         : DESKTOP-IDAELR9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_colorbar_control_sets_placed.rpt
| Design       : vga_colorbar
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|     13 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------+------------------------+------------------+----------------+
|         Clock Signal        |    Enable Signal   |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------+------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out1 | u_vga_driver/cnt_v | u_vga_driver/sys_rst_n |                4 |             10 |
|  u1_clk_wiz_0/inst/clk_out1 |                    | u_vga_driver/sys_rst_n |                5 |             13 |
+-----------------------------+--------------------+------------------------+------------------+----------------+


