<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Emulation and Prototyping</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">

    <link rel="stylesheet" href="/css/mv_product/FPGAs_programmable_devices_application_emulation_and_prototyping.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .b_bgcolor_grey {
            background-color: #f3f3f3 !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!----------------------- Intel® Emulation --------------------->
    <section>
        <div class="text-white d-xl-block d-none" style="background: url(/img/mv_image/adobestock-296170939.jpeg.rendition.intel.web.1920.1080.jpg);height:500px;background-position: center;background-size: cover;">
            <div class="b_container position-relative h-100">
                <div class="position-absolute col-lg-4 col-6  bottom-0  text-dark p-3 px-5  d-md-flex d-none align-items-start "
                    style="background-color: rgba(235, 240, 243, 1);right: 10%; height: 450px;">
                    <div>
                        <h2 class="fw-lighter mt-4 mb-5">Intel® Emulation and Prototyping</h2>
                        <p>Trying to keep pace with evolving ASIC and SoC verification requirements? Learn more about how Intel’s FPGA solutions enable verification of complex ASIC and SoC-based systems.
                        </p>
                    </div>
                </div>
            </div>
        </div>
        <div class="d-xl-none d-none d-lg-block">
            <img src="/img/mv_image/adobestock-296170939.jpeg.rendition.intel.web.1920.1080.jpg" class="w-100" style="height: 500px;">
            <div class="p-5 b_bgcolor_grey">
                <h2 class="fw-lighter">Intel® Emulation and Prototyping</h2>
                <p>Trying to keep pace with evolving ASIC and SoC verification requirements? Learn more about how Intel’s FPGA solutions enable verification of complex ASIC and SoC-based systems.</p>
            </div>
        </div>
        <div class="d-lg-none">
            <img src="/img/mv_image/adobestock-296170939.jpeg.rendition.intel.web.1920.1080.jpg" class="w-100">
            <div class="px-2 bg-secondary position-relative" style="bottom: -100%">
                <div class=" b_bgcolor_grey p-3 py-4">
                    <h2 class="fw-lighter">Intel® Emulation and Prototyping</h2>
                    <p>Trying to keep pace with evolving ASIC and SoC verification requirements? Learn more about how Intel’s FPGA solutions enable verification of complex ASIC and SoC-based systems.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------- -->

    <!---------------------------- nav ------------------------------->
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_HPC-port" class="text-dark text-decoration-none py-4 d-block">
                            Products
                        </a>
                    </li>
                    <li>
                        <a href="#ds_HPC-tools" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Resources
                        </a>
                    </li>
                    <li>
                        <a href="#ds_HPC-ecosystem" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Ecosystem Spotlight
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!-------------------------- Are You Prepared ------------------------>
    <section>
        <div style="background: #41728A; color: #fff;" class="mv_intel_is_padd">
            <div class="container">
                <div class="text-center">
                    <h2 style="font-weight: 350;">Are You Prepared for the Complexity of Next Generation ASIC Development?</h2>
                    <p class="mb-0">ASIC and SoC-based systems continue to scale in complexity and design size, necessitating verification solutions with high levels of integration at reasonable costs. Intel's FPGA-based hardware-assisted verification solutions scale with next-generation complexity and design size, enabling shorter product cycles, faster verification, and a high degree of system integration without sacrificing cost efficacy.</p>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!---------------------------- Products --------------------------->
    <section id="ds_HPC-port">
        <div style="background: #f7f7f7;" class="mv_intel_is_padd">
            <div class="container">
                <div class="text-center">
                    <h2 style="font-weight: 350;">Products</h2>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->
     
    <!------------------------- Intel® Stratix® ---------------------------->
    <section>
        <div style="background: #f7f7f7;" class="mv_intel_is_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <img class="w-100" src="/img/mv_image/a1136793-stratix-10-badge-rwd.png.rendition.intel.web.720.405.png" alt="">
                    </div>
                    <div class="col-md-7 align-content-center">
                        <div class="mv_intel_str_con">
                            <h2>Intel® Stratix® 10 GX 10M FPGA</h2>
                            <p><b>Featuring</b> 10.2 million logic elements, 2304 user I/O pins, 308 Mb memory, and up to 48 transceivers providing up to 17.4 Gbps bandwidth, the Intel® Stratix® 10 GX 10M FPGA truly is the world’s largest and is geared toward ASIC prototyping and emulation workloads.</p>
                            <h2>Intel® Stratix® 10 GX 2800 FPGA</h2>
                            <p><b>Featuring</b> 2.7 million logic elements, 1160 user I/O pins, 244 Mb memory, and up to 96 transceivers providing up to 17.4 Gbps bandwidth, the Intel® Stratix® 10 GX 2800 FPGA is well-suited for ASIC prototyping and emulation applications.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->
    
    <!----------------------------- Learn more ---------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <p class="mb-0 text-center">
                    <a class="mv_learn_more_btn" href="">Learn more</a>
                </p>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!---------------------------- Resources --------------------------->
    <section id="ds_HPC-tools">
        <div style="background: #f7f7f7;" class="mv_intel_is_padd">
            <div class="container">
                <div class="text-center">
                    <h2 style="font-weight: 350;">Resources</h2>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!----------------------------- tratix® 10 ---------------------------->
    <section>
        <div style="background: #f7f7f7;" class="mv_intel_is_padd">
            <div class="container">
                <div class="row">
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                    <div class="col-lg-3 col-md-4 col-sm-6 mv_direct_main">
                        <div class="mv_direct_con">
                            <h5><a href="">Intel® Stratix® 10 Direct Interface Bus (DIB) FPGA IP User Guide</a></h5>
                            <p>Learn how to instantiate and design the DIB Intel® Stratix® 10 FPGA IP, available only for the Intel® Stratix® 10 GX 10M FPGA.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->
    
    <!---------------------- Ecosystem Spotlight ----------------------->
    <section id="ds_HPC-ecosystem">
        <div style="background: #41728A; color: #fff;" class="mv_intel_is_padd">
            <div class="container">
                <div class="text-center">
                    <h2 style="font-weight: 350;">Ecosystem Spotlight</h2>
                </div>
            </div>
        </div>
    </section>
    <section>
        <div style="background: #41728A; color: #fff;" class="mv_intel_is_padd">
            <div class="container">
                <!-- Ecosystem Slider -->
                <div class="mv_media_slider owl-carousel owl-theme mv_owl_theme">
                    <div class="mv_media_item">
                        <img data-hash="mv_media_img_1"
                            src="/img/mv_image/a1146717-stratix10-hyperflex-emib-chip-perspective-rwd.png.rendition.intel.web.800.600.png"
                            alt="">
                            <a class="b_special_a" href="">
                                Intel® Stratix® 10 and Intel® Hyperflex monolithic fabric visual graphic chip
                            </a>
                    </div>
                    <div class="mv_media_item">
                        <img data-hash="mv_media_img_2"
                            src="/img/mv_image/a1144818-quad-10m-prodigy-logic-system-rwd.jpg.rendition.intel.web.800.600.jpg"
                            alt="">
                            <a class="b_special_a" href="">
                                S2C Announces FPGA Prototyping System with 300M ASIC Gate Capacity Based on Four Intel® Stratix® 10 GX 10M FPGAs                       
                            </a>
                    </div>
                    <div class="mv_media_item">
                        <img data-hash="mv_media_img_3"
                            src="/img/mv_image/a1144819-profpga-quad-intel-stratix-gx-10m-system-rwd.jpg.rendition.intel.web.800.600.jpg"
                            alt="">
                            <a class="b_special_a" href="">
                                PRO DESIGN’s proFPGA Quad Intel® Stratix® 10 GX 10M FPGA Prototyping System Has a Prototyping Capacity of 2B ASIC Gates                       
                            </a>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>
    
    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <!-- Ecosystem Slider -->
    <script>
        // (Ai Accelerator -> (Siemens Taboola)) Media Slider
        $(document).ready(function () {
            var $owl = $('.mv_media_slider');
            var owl = $owl.owlCarousel({
                items: 3,
                loop: true,
                margin: 10,
                nav: true,
                dots: true,
                dotsdata: false,
                smartSpeed: 500,
                responsive: {
                    0: {
                        items: 1
                    },
                    768: {
                        items: 3
                    }
                },
                onInitialized: syncPosition,
                onTranslated: syncPosition
            }).data('owl.carousel');

            function syncPosition() {
                if (!owl) return;
                var current = owl.relative(owl.current());
                updateSubImageOpacity(current);
            }

            $('.mv_media_image_button a').click(function (event) {
                event.preventDefault();
                var index = $(this).data('index');
                $owl.trigger('to.owl.carousel', [index, 300]);
            });

            function updateSubImageOpacity(index) {
                $('.mv_media_image_button a').removeClass('active');
                $('.mv_media_image_button a').eq(index).addClass('active');
            }

            // Initial call to set the opacity correctly
            updateSubImageOpacity(0);

            // Add drag event listeners
            $owl.on('drag.owl.carousel', function (event) {
                setTimeout(syncPosition, 100);
            });
        });
    </script>

</html>