<profile>

<section name = "Vivado HLS Report for 'Seuil_calc2_do_gen'" level="0">
<item name = "Date">Thu Mar 25 14:10:48 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">HLS_RECEIVER_FIXED_ACC</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.190 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 6, 60.000 ns, 60.000 ns, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">5, 5, 5, 1, 1, inf, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, 0, 0, 246, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 96, -</column>
<column name="Register">-, -, 417, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Seuil_calc2_mac_mdEe_U22">Seuil_calc2_mac_mdEe, i0 - i1 * i1</column>
<column name="Seuil_calc2_mul_meOg_U23">Seuil_calc2_mul_meOg, i0 * i0</column>
<column name="Seuil_calc2_mul_mfYi_U24">Seuil_calc2_mul_mfYi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_5_fu_242_p2">*, 0, 0, 42, 8, 8</column>
<column name="add_ln215_1_fu_387_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln215_2_fu_397_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln215_3_fu_407_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln215_4_fu_417_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln215_5_fu_427_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln215_fu_377_p2">+, 0, 0, 16, 9, 9</column>
<column name="ps_V_fu_437_p2">+, 0, 0, 18, 11, 11</column>
<column name="sum_V_fu_454_p2">+, 0, 0, 29, 22, 22</column>
<column name="icmp_ln879_fu_470_p2">icmp, 0, 0, 18, 17, 1</column>
<column name="icmp_ln895_fu_652_p2">icmp, 0, 0, 18, 27, 27</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="res_2_V_fu_476_p3">select, 0, 0, 17, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="detect_din">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_0108_0_phi_fu_225_p4">9, 2, 22, 44</column>
<column name="ap_sig_allocacmp_p_0343_0_load">9, 2, 8, 16</column>
<column name="detect_blk_n">9, 2, 1, 2</column>
<column name="e_blk_n">9, 2, 1, 2</column>
<column name="p_0108_0_reg_221">9, 2, 22, 44</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="buffer_10_V_fu_124">8, 0, 8, 0</column>
<column name="buffer_11_V_fu_128">8, 0, 8, 0</column>
<column name="buffer_12_V_fu_132">8, 0, 8, 0</column>
<column name="buffer_13_V_fu_136">8, 0, 8, 0</column>
<column name="buffer_14_V_fu_140">8, 0, 8, 0</column>
<column name="buffer_15_V_fu_144">8, 0, 8, 0</column>
<column name="buffer_16_V_fu_148">8, 0, 8, 0</column>
<column name="buffer_17_V_fu_152">8, 0, 8, 0</column>
<column name="buffer_18_V_fu_156">8, 0, 8, 0</column>
<column name="buffer_19_V_fu_160">8, 0, 8, 0</column>
<column name="buffer_1_V_fu_88">8, 0, 8, 0</column>
<column name="buffer_20_V_fu_164">8, 0, 8, 0</column>
<column name="buffer_21_V_fu_168">8, 0, 8, 0</column>
<column name="buffer_22_V_fu_172">8, 0, 8, 0</column>
<column name="buffer_23_V_fu_176">8, 0, 8, 0</column>
<column name="buffer_24_V_fu_180">8, 0, 8, 0</column>
<column name="buffer_25_V_fu_184">8, 0, 8, 0</column>
<column name="buffer_26_V_fu_188">8, 0, 8, 0</column>
<column name="buffer_27_V_fu_192">8, 0, 8, 0</column>
<column name="buffer_28_V_fu_196">8, 0, 8, 0</column>
<column name="buffer_29_V_fu_200">8, 0, 8, 0</column>
<column name="buffer_2_V_fu_92">8, 0, 8, 0</column>
<column name="buffer_30_V_fu_204">8, 0, 8, 0</column>
<column name="buffer_3_V_fu_96">8, 0, 8, 0</column>
<column name="buffer_4_V_fu_100">8, 0, 8, 0</column>
<column name="buffer_5_V_fu_104">8, 0, 8, 0</column>
<column name="buffer_6_V_fu_108">8, 0, 8, 0</column>
<column name="buffer_7_V_fu_112">8, 0, 8, 0</column>
<column name="buffer_8_V_fu_116">8, 0, 8, 0</column>
<column name="buffer_9_V_fu_120">8, 0, 8, 0</column>
<column name="mul_ln895_reg_907">27, 0, 27, 0</column>
<column name="p_0108_0_reg_221">22, 0, 22, 0</column>
<column name="p_0343_0_fu_80">8, 0, 8, 0</column>
<column name="ps_V_reg_887">11, 0, 11, 0</column>
<column name="res_2_V_reg_897">17, 0, 17, 0</column>
<column name="ret_V_6_reg_902">22, 0, 22, 0</column>
<column name="ret_V_reg_882">17, 0, 17, 0</column>
<column name="sum_V_reg_892">22, 0, 22, 0</column>
<column name="val_V_reg_876">8, 0, 8, 0</column>
<column name="val_V_reg_876_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="x0_V_fu_84">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Seuil_calc2::do_gen, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Seuil_calc2::do_gen, return value</column>
<column name="e_dout">in, 8, ap_fifo, e, pointer</column>
<column name="e_empty_n">in, 1, ap_fifo, e, pointer</column>
<column name="e_read">out, 1, ap_fifo, e, pointer</column>
<column name="detect_din">out, 1, ap_fifo, detect, pointer</column>
<column name="detect_full_n">in, 1, ap_fifo, detect, pointer</column>
<column name="detect_write">out, 1, ap_fifo, detect, pointer</column>
</table>
</item>
</section>
</profile>
