$date
	Tue Jul 23 16:31:43 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Multiplier_tb $end
$var wire 5 ! Result [4:0] $end
$var reg 4 " Multiplicant [3:0] $end
$var reg 1 # Negation $end
$var reg 1 $ Shift $end
$var reg 1 % Zero $end
$scope module DUP $end
$var wire 4 & Multiplicant [3:0] $end
$var wire 1 # Negation $end
$var wire 1 $ Shift $end
$var wire 1 % Zero $end
$var wire 2 ' sel [1:0] $end
$var reg 5 ( Result [4:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b1010 (
b0 '
b1010 &
0%
0$
0#
b1010 "
b1010 !
$end
#20
b10101 !
b10101 (
b1 '
1#
b1 )
#40
b10100 !
b10100 (
0#
b10 '
1$
b10 )
#60
b1010 !
b1010 (
b11 '
1#
b11 )
#80
b0 !
b0 (
1%
0#
b0 '
0$
b100 )
#100
b1 '
1#
b101 )
#120
0#
b10 '
1$
b110 )
#140
b11 '
1#
b111 )
#160
b1000 )
