/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [28:0] celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  reg [8:0] celloutsig_0_2z;
  reg [8:0] celloutsig_0_31z;
  wire [21:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_38z;
  wire [19:0] celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  reg [13:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[66:64] % { 1'h1, in_data[86:85] };
  assign celloutsig_0_35z = { celloutsig_0_31z[6:1], celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_9z } % { 1'h1, celloutsig_0_14z[7:1], celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[4:1], celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[4:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_35z[21:17] % { 1'h1, celloutsig_0_35z[14:11] };
  assign celloutsig_0_39z = in_data[68:49] % { 1'h1, celloutsig_0_35z[15:2], celloutsig_0_29z };
  assign celloutsig_1_0z = in_data[181:177] % { 1'h1, in_data[181:178] };
  assign celloutsig_1_1z = { in_data[144:143], celloutsig_1_0z } % { 1'h1, celloutsig_1_0z[0], celloutsig_1_0z[4:1], in_data[96] };
  assign celloutsig_1_2z = celloutsig_1_1z[6:3] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_4z = celloutsig_1_2z % { 1'h1, celloutsig_1_3z[8:6] };
  assign celloutsig_0_4z = { in_data[93:90], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[15:2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:2], celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[4:0] };
  assign celloutsig_1_8z = { celloutsig_1_5z[3:1], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[5:0] };
  assign celloutsig_1_9z = celloutsig_1_2z % { 1'h1, celloutsig_1_2z[2:1], in_data[96] };
  assign celloutsig_0_5z = in_data[11:7] % { 1'h1, celloutsig_0_3z[3:0] };
  assign celloutsig_1_18z = celloutsig_1_9z[3:1] % { 1'h1, celloutsig_1_0z[2:1] };
  assign celloutsig_1_19z = { celloutsig_1_8z[2:1], celloutsig_1_9z } % { 1'h1, celloutsig_1_6z[2:1], celloutsig_1_18z };
  assign celloutsig_0_6z = celloutsig_0_2z % { 1'h1, celloutsig_0_4z[9:2] };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[7:4] };
  assign celloutsig_0_8z = { celloutsig_0_4z[17:14], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[7:2] };
  assign celloutsig_0_9z = in_data[85:81] % { 1'h1, celloutsig_0_3z[8], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z[5:4], celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_5z[3:2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[76:66], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[27:1] };
  assign celloutsig_0_12z = { celloutsig_0_5z[4:1], celloutsig_0_0z } % { 1'h1, celloutsig_0_9z[3:1], celloutsig_0_0z[2:1], in_data[0] };
  assign celloutsig_0_1z = { in_data[76], celloutsig_0_0z } % { 1'h1, in_data[93:91] };
  assign celloutsig_0_13z = celloutsig_0_11z[16:7] % { 1'h1, celloutsig_0_11z[24:16] };
  assign celloutsig_0_14z = { celloutsig_0_10z[28:21], celloutsig_0_2z } % { 1'h1, celloutsig_0_11z[16:1] };
  assign celloutsig_0_17z = { celloutsig_0_12z[6:1], celloutsig_0_7z, celloutsig_0_0z } % { 1'h1, celloutsig_0_10z[13:1] };
  assign celloutsig_0_19z = { celloutsig_0_8z[3:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_4z[12:1] };
  assign celloutsig_0_20z = { celloutsig_0_17z[13:3], celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[5:3], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_8z[6:1], in_data[0] };
  assign celloutsig_0_25z = celloutsig_0_4z[16:12] % { 1'h1, celloutsig_0_20z[3:0] };
  assign celloutsig_0_28z = { celloutsig_0_19z[1], celloutsig_0_25z } % { 1'h1, celloutsig_0_9z };
  assign celloutsig_0_29z = celloutsig_0_3z[7:3] % { 1'h1, celloutsig_0_11z[7:4] };
  always_latch
    if (!clkin_data[64]) celloutsig_1_3z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_3z = in_data[118:105];
  always_latch
    if (clkin_data[64]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_5z = celloutsig_1_0z[3:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_31z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_31z = celloutsig_0_10z[16:8];
  assign { out_data[130:128], out_data[101:96], out_data[36:32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
