//
// Written by Synplify Pro 
// Product Version "O-2018.09M-SP1-1"
// Program "Synplify Pro", Mapper "mapact2018q4p1, Build 026R"
// Mon Feb  8 17:35:50 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\generic\igloo2.v "
// file 1 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v "
// file 6 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0.v "
// file 7 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 8 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v "
// file 9 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0.v "
// file 10 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v "
// file 11 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v "
// file 12 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v "
// file 13 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v "
// file 14 "\c:\microsemi\libero_soc_v12.3\synplifypro\lib\nlconst.dat "
// file 15 "\c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc "

`timescale 100 ps/100 ps
module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  xclk_c
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output xclk_c ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire xclk_c ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(xclk_c),
	.A(GL0_net)
);
//@6:57
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007F90000045574000718C6318C2318C1DEC0404040C00B18;
defparam CCC_INST.VCOFREQUENCY=768.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  xclk_c,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output xclk_c ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire xclk_c ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @6:57
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.xclk_c(xclk_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @8:23
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @9:40
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module clock_divider_10000000s_300000s_15s_7s (
  mid_pulse_1z,
  xclk_c,
  sccb_clk_i,
  sccb_clk_1z
)
;
output mid_pulse_1z ;
input xclk_c ;
output sccb_clk_i ;
output sccb_clk_1z ;
wire mid_pulse_1z ;
wire xclk_c ;
wire sccb_clk_i ;
wire sccb_clk_1z ;
wire [9:0] count;
wire [0:0] count_i;
wire [4:4] count_3;
wire sccb_clk_0 ;
wire VCC ;
wire sccb_clk_1_Z ;
wire GND ;
wire un2_count_cry_1_S ;
wire un2_count_cry_2_S ;
wire un2_count_cry_3_S ;
wire un2_count_cry_5_S ;
wire un2_count_cry_6_S ;
wire un2_count_cry_7_S ;
wire un2_count_cry_8_S ;
wire un2_count_s_9_S ;
wire mid_pulse6 ;
wire un2_count_s_1_75_FCO ;
wire un2_count_s_1_75_S ;
wire un2_count_s_1_75_Y ;
wire un2_count_cry_1_Z ;
wire un2_count_cry_1_Y ;
wire un2_count_cry_2_Z ;
wire un2_count_cry_2_Y ;
wire un2_count_cry_3_Z ;
wire un2_count_cry_3_Y ;
wire un2_count_cry_4_Z ;
wire un2_count_cry_4_S ;
wire un2_count_cry_4_Y ;
wire un2_count_cry_5_Z ;
wire un2_count_cry_5_Y ;
wire un2_count_cry_6_Z ;
wire un2_count_cry_6_Y ;
wire un2_count_cry_7_Z ;
wire un2_count_cry_7_Y ;
wire un2_count_s_9_FCO ;
wire un2_count_s_9_Y ;
wire un2_count_cry_8_Z ;
wire un2_count_cry_8_Y ;
wire m3_e_5 ;
wire m3_e_4 ;
wire N_10_mux ;
  CLKINT sccb_clk_inferred_clock_RNIBKR2 (
	.Y(sccb_clk_1z),
	.A(sccb_clk_0)
);
  CFG1 sccb_clk_inferred_clock_RNIBKR2_0 (
	.A(sccb_clk_1z),
	.Y(sccb_clk_i)
);
defparam sccb_clk_inferred_clock_RNIBKR2_0.INIT=2'h1;
  CFG1 \count_RNO[0]  (
	.A(count[0]),
	.Y(count_i[0])
);
defparam \count_RNO[0] .INIT=2'h1;
// @11:19
  SLE sccb_clk (
	.Q(sccb_clk_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(sccb_clk_1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[0]  (
	.Q(count[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[1]  (
	.Q(count[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[2]  (
	.Q(count[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[3]  (
	.Q(count[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[4]  (
	.Q(count[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(count_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[5]  (
	.Q(count[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[6]  (
	.Q(count[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[7]  (
	.Q(count[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[8]  (
	.Q(count[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE \count[9]  (
	.Q(count[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(un2_count_s_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:19
  SLE mid_pulse (
	.Q(mid_pulse_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(mid_pulse6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @11:24
  ARI1 un2_count_s_1_75 (
	.FCO(un2_count_s_1_75_FCO),
	.S(un2_count_s_1_75_S),
	.Y(un2_count_s_1_75_Y),
	.B(count[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un2_count_s_1_75.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_1 (
	.FCO(un2_count_cry_1_Z),
	.S(un2_count_cry_1_S),
	.Y(un2_count_cry_1_Y),
	.B(count[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_s_1_75_FCO)
);
defparam un2_count_cry_1.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_2 (
	.FCO(un2_count_cry_2_Z),
	.S(un2_count_cry_2_S),
	.Y(un2_count_cry_2_Y),
	.B(count[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_1_Z)
);
defparam un2_count_cry_2.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_3 (
	.FCO(un2_count_cry_3_Z),
	.S(un2_count_cry_3_S),
	.Y(un2_count_cry_3_Y),
	.B(count[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_2_Z)
);
defparam un2_count_cry_3.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_4 (
	.FCO(un2_count_cry_4_Z),
	.S(un2_count_cry_4_S),
	.Y(un2_count_cry_4_Y),
	.B(count[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_3_Z)
);
defparam un2_count_cry_4.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_5 (
	.FCO(un2_count_cry_5_Z),
	.S(un2_count_cry_5_S),
	.Y(un2_count_cry_5_Y),
	.B(count[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_4_Z)
);
defparam un2_count_cry_5.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_6 (
	.FCO(un2_count_cry_6_Z),
	.S(un2_count_cry_6_S),
	.Y(un2_count_cry_6_Y),
	.B(count[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_5_Z)
);
defparam un2_count_cry_6.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_7 (
	.FCO(un2_count_cry_7_Z),
	.S(un2_count_cry_7_S),
	.Y(un2_count_cry_7_Y),
	.B(count[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_6_Z)
);
defparam un2_count_cry_7.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_s_9 (
	.FCO(un2_count_s_9_FCO),
	.S(un2_count_s_9_S),
	.Y(un2_count_s_9_Y),
	.B(count[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_8_Z)
);
defparam un2_count_s_9.INIT=20'h4AA00;
// @11:24
  ARI1 un2_count_cry_8 (
	.FCO(un2_count_cry_8_Z),
	.S(un2_count_cry_8_S),
	.Y(un2_count_cry_8_Y),
	.B(count[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_count_cry_7_Z)
);
defparam un2_count_cry_8.INIT=20'h4AA00;
  CFG4 \count_RNI3TDA[1]  (
	.A(count[4]),
	.B(count[2]),
	.C(count[1]),
	.D(count[0]),
	.Y(m3_e_5)
);
defparam \count_RNI3TDA[1] .INIT=16'h4000;
  CFG3 \count_RNI2UQ7[6]  (
	.A(count[8]),
	.B(count[7]),
	.C(count[6]),
	.Y(m3_e_4)
);
defparam \count_RNI2UQ7[6] .INIT=8'h01;
  CFG4 \count_RNIH4GN[5]  (
	.A(count[5]),
	.B(count[9]),
	.C(m3_e_5),
	.D(m3_e_4),
	.Y(N_10_mux)
);
defparam \count_RNIH4GN[5] .INIT=16'h1000;
  CFG3 mid_pulse_RNO (
	.A(count[3]),
	.B(sccb_clk_1z),
	.C(N_10_mux),
	.Y(mid_pulse6)
);
defparam mid_pulse_RNO.INIT=8'h40;
// @11:19
  CFG3 sccb_clk_1 (
	.A(sccb_clk_0),
	.B(N_10_mux),
	.C(count[3]),
	.Y(sccb_clk_1_Z)
);
defparam sccb_clk_1.INIT=8'h6A;
// @11:20
  CFG3 \count_3[4]  (
	.A(count[3]),
	.B(un2_count_cry_4_S),
	.C(N_10_mux),
	.Y(count_3[4])
);
defparam \count_3[4] .INIT=8'h4C;
//@12:25
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* clock_divider_10000000s_300000s_15s_7s */

module CoreSCCB (
  data_in_0,
  sub_addr,
  ip_addr_0,
  start,
  sio_c_c,
  rw,
  done_1z,
  sccb_clk_i,
  AND2_0_Y_arst,
  sccb_clk,
  config_sccb_0_siod_o_0
)
;
input data_in_0 ;
input [4:3] sub_addr ;
input ip_addr_0 ;
input start ;
output sio_c_c ;
input rw ;
output done_1z ;
input sccb_clk_i ;
input AND2_0_Y_arst ;
input sccb_clk ;
output config_sccb_0_siod_o_0 ;
wire data_in_0 ;
wire ip_addr_0 ;
wire start ;
wire sio_c_c ;
wire rw ;
wire done_1z ;
wire sccb_clk_i ;
wire AND2_0_Y_arst ;
wire sccb_clk ;
wire config_sccb_0_siod_o_0 ;
wire [2:0] count_index;
wire [1:1] count_index_14;
wire [21:1] state;
wire [18:4] state_nsss;
wire [0:0] state_i;
wire [4:3] sub_addr_saved;
wire [4:3] sub_addr_saved_5;
wire [1:1] state_RNIDUFJ;
wire [0:0] ip_addr_saved;
wire [0:0] ip_addr_saved_5;
wire [7:7] data_in_saved;
wire [7:7] data_in_saved_5;
wire [3:0] count_delay_Z;
wire [0:0] data_in_saved_dec;
wire [0:0] state_nsss_i_i_a4_0_1;
wire [3:3] un30_i_a4_0;
wire [0:0] state_nsss_i_i_a4_2;
wire [1:1] un30_i_a4_4;
wire [1:1] un30_i_a4_3;
wire [4:3] un30_i_a4_2;
wire [0:0] state_nsss_i_i_a4_3;
wire [0:0] state_nsss_i_i_a4_4;
wire [0:0] count_index_14_i_2;
wire VCC ;
wire siod_o_en_8 ;
wire GND ;
wire sioc_en_Z ;
wire sioc_en7_Z ;
wire N_237_i ;
wire N_234_i ;
wire N_228_i ;
wire N_202_i ;
wire N_205_i ;
wire N_208_i ;
wire N_210_i ;
wire N_212_i ;
wire N_214_i ;
wire N_216_i ;
wire N_219_i ;
wire N_221_i ;
wire N_224_i ;
wire N_226_i ;
wire N_230_i ;
wire N_193_i ;
wire N_195_i ;
wire N_197_i ;
wire N_200_i ;
wire rw_saved_Z ;
wire rw_saved_5_Z ;
wire N_273_i ;
wire done_0 ;
wire count_delay_2 ;
wire count_delay_1 ;
wire count_delay_0 ;
wire count_delay ;
wire g0_4_0 ;
wire g0_5_0 ;
wire N_270 ;
wire N_246 ;
wire g0_3 ;
wire N_268_1_0 ;
wire N_310 ;
wire N_271 ;
wire un33lto4_i ;
wire sioc_en7_1 ;
wire N_269 ;
wire siod_o_en_3_7_1_1_Z ;
wire siod_o_en_3 ;
wire N_293 ;
wire N_238 ;
wire siod_o_en_4_m_1 ;
wire siod_o_en77_Z ;
wire N_305 ;
wire N_240_i ;
wire N_247 ;
wire N_241 ;
wire count_delay_0_sqmuxa_2_Z ;
wire un1_siod_o_en54_i_0_a4_1 ;
wire N_248 ;
wire N_284 ;
wire count_delay_0_sqmuxa_5_Z ;
wire count_delay_0_sqmuxa_4_Z ;
wire un1_siod_o_en78_0_a4_1_Z ;
wire siod_o_en_4_m ;
wire un1_siod_o_en54_i ;
wire N_239 ;
wire N_254 ;
wire N_243 ;
wire siod_o_en_5 ;
wire N_302 ;
wire N_295_i ;
wire N_299 ;
wire N_303 ;
wire count_delay_0_sqmuxa_9_Z ;
wire N_300 ;
wire siod_o_en_8_iv_2_Z ;
wire count_delay_0_sqmuxa_Z ;
wire un1_count_delay_0_sqmuxa_Z ;
wire N_372 ;
wire CO1 ;
wire CO2 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
// @10:78
  SLE siod_o_en (
	.Q(config_sccb_0_siod_o_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(siod_o_en_8),
	.EN(VCC),
	.LAT(GND),
	.SD(VCC),
	.SLn(AND2_0_Y_arst)
);
// @10:64
  SLE sioc_en (
	.Q(sioc_en_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk_i),
	.D(sioc_en7_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:78
  SLE \count_index[2]  (
	.Q(count_index[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_237_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_index[0]  (
	.Q(count_index[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_234_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_index[1]  (
	.Q(count_index[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(count_index_14[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[21]  (
	.Q(state[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_228_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[6]  (
	.Q(state[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_202_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[7]  (
	.Q(state[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(state_nsss[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[8]  (
	.Q(state[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_205_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[9]  (
	.Q(state[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(state_nsss[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[10]  (
	.Q(state[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_208_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[11]  (
	.Q(state[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_210_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[12]  (
	.Q(state[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_212_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[13]  (
	.Q(state[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_214_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[14]  (
	.Q(state[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_216_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[15]  (
	.Q(state[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(state_nsss[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[16]  (
	.Q(state[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_219_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[17]  (
	.Q(state[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[18]  (
	.Q(state[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(state_nsss[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[19]  (
	.Q(state[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_224_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[20]  (
	.Q(state[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_226_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state_i[0]  (
	.Q(state_i[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_230_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_193_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[2]  (
	.Q(state[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_195_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[3]  (
	.Q(state[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_197_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[4]  (
	.Q(state[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(state_nsss[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \state[5]  (
	.Q(state[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(N_200_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \sub_addr_saved[4]  (
	.Q(sub_addr_saved[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(sub_addr_saved_5[4]),
	.EN(state_RNIDUFJ[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:78
  SLE \sub_addr_saved[3]  (
	.Q(sub_addr_saved[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(sub_addr_saved_5[3]),
	.EN(state_RNIDUFJ[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:78
  SLE rw_saved (
	.Q(rw_saved_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(rw_saved_5_Z),
	.EN(state_RNIDUFJ[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:78
  SLE \ip_addr_saved[0]  (
	.Q(ip_addr_saved[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(ip_addr_saved_5[0]),
	.EN(state_RNIDUFJ[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
// @10:78
  SLE \data_in_saved[7]  (
	.Q(data_in_saved[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(data_in_saved_5[7]),
	.EN(state_RNIDUFJ[1]),
	.LAT(GND),
	.SD(GND),
	.SLn(AND2_0_Y_arst)
);
  CFG2 \state_RNIDUFJ[1]  (
	.A(N_273_i),
	.B(AND2_0_Y_arst),
	.Y(state_RNIDUFJ[1])
);
defparam \state_RNIDUFJ[1] .INIT=4'hB;
// @10:78
  SLE done (
	.Q(done_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(done_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_delay[0]  (
	.Q(count_delay_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(count_delay_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_delay[1]  (
	.Q(count_delay_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(count_delay_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_delay[2]  (
	.Q(count_delay_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(count_delay_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  SLE \count_delay[3]  (
	.Q(count_delay_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sccb_clk),
	.D(count_delay),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:78
  CFG4 \state_RNIJACS3[5]  (
	.A(state[5]),
	.B(state[7]),
	.C(g0_4_0),
	.D(g0_5_0),
	.Y(N_270)
);
defparam \state_RNIJACS3[5] .INIT=16'h1000;
// @10:135
  CFG3 data_in_saved_dec_0_0_a2 (
	.A(count_index[2]),
	.B(count_index[0]),
	.C(count_index[1]),
	.Y(data_in_saved_dec[0])
);
defparam data_in_saved_dec_0_0_a2.INIT=8'h01;
// @10:79
  CFG2 \state_RNIQL9J[5]  (
	.A(state[7]),
	.B(state[5]),
	.Y(N_246)
);
defparam \state_RNIQL9J[5] .INIT=4'hE;
  CFG4 \state_RNIP6HK1[12]  (
	.A(state[20]),
	.B(state[4]),
	.C(state[13]),
	.D(state[12]),
	.Y(g0_5_0)
);
defparam \state_RNIP6HK1[12] .INIT=16'h0001;
  CFG4 \state_RNI0EHK1[14]  (
	.A(state[21]),
	.B(state[6]),
	.C(state[15]),
	.D(state[14]),
	.Y(g0_4_0)
);
defparam \state_RNI0EHK1[14] .INIT=16'h0001;
// @10:78
  CFG4 \state_RNICH4R2[15]  (
	.A(state[15]),
	.B(state[11]),
	.C(g0_3),
	.D(N_246),
	.Y(N_268_1_0)
);
defparam \state_RNICH4R2[15] .INIT=16'h0010;
  CFG4 \state_RNISG8B1[1]  (
	.A(state[1]),
	.B(state[21]),
	.C(state[9]),
	.D(state[3]),
	.Y(g0_3)
);
defparam \state_RNISG8B1[1] .INIT=16'h0001;
// @10:78
  CFG3 \state_RNIM8761[9]  (
	.A(state[11]),
	.B(state[9]),
	.C(state[15]),
	.Y(N_310)
);
defparam \state_RNIM8761[9] .INIT=8'h01;
// @10:68
  CFG4 sioc_en7 (
	.A(N_271),
	.B(N_270),
	.C(un33lto4_i),
	.D(sioc_en7_1),
	.Y(sioc_en7_Z)
);
defparam sioc_en7.INIT=16'hB868;
// @10:68
  CFG3 sioc_en7_1_0 (
	.A(N_270),
	.B(N_269),
	.C(N_268_1_0),
	.Y(sioc_en7_1)
);
defparam sioc_en7_1_0.INIT=8'h13;
// @10:135
  CFG4 siod_o_en_3_7 (
	.A(count_index[2]),
	.B(sub_addr_saved[4]),
	.C(siod_o_en_3_7_1_1_Z),
	.D(count_index[0]),
	.Y(siod_o_en_3)
);
defparam siod_o_en_3_7.INIT=16'h0580;
// @10:135
  CFG4 siod_o_en_3_7_1_1 (
	.A(sub_addr_saved[3]),
	.B(ip_addr_saved[0]),
	.C(count_index[1]),
	.D(count_index[0]),
	.Y(siod_o_en_3_7_1_1_Z)
);
defparam siod_o_en_3_7_1_1.INIT=16'h530F;
// @10:78
  CFG4 \state_i_RNO[0]  (
	.A(N_310),
	.B(state_nsss_i_i_a4_0_1[0]),
	.C(N_293),
	.D(N_238),
	.Y(N_230_i)
);
defparam \state_i_RNO[0] .INIT=16'h0007;
// @10:78
  CFG2 \un30_i_a4_0[3]  (
	.A(state[10]),
	.B(state[12]),
	.Y(un30_i_a4_0[3])
);
defparam \un30_i_a4_0[3] .INIT=4'h1;
// @10:79
  CFG2 siod_o_en_8_iv_RNO_0 (
	.A(count_index[2]),
	.B(state[8]),
	.Y(siod_o_en_4_m_1)
);
defparam siod_o_en_8_iv_RNO_0.INIT=4'h8;
// @10:142
  CFG2 state_29_sqmuxa_i_o4 (
	.A(AND2_0_Y_arst),
	.B(siod_o_en77_Z),
	.Y(N_238)
);
defparam state_29_sqmuxa_i_o4.INIT=4'h7;
// @10:79
  CFG2 \count_index_14_i_a2[2]  (
	.A(count_index[0]),
	.B(count_index[1]),
	.Y(N_305)
);
defparam \count_index_14_i_a2[2] .INIT=4'h1;
// @10:95
  CFG2 siod_o_en_2_sqmuxa_i_o2 (
	.A(state[14]),
	.B(state[3]),
	.Y(N_240_i)
);
defparam siod_o_en_2_sqmuxa_i_o2.INIT=4'hE;
// @10:79
  CFG2 rw_saved_5 (
	.A(siod_o_en77_Z),
	.B(rw),
	.Y(rw_saved_5_Z)
);
defparam rw_saved_5.INIT=4'h8;
// @10:79
  CFG2 \ip_addr_saved_5[0]  (
	.A(siod_o_en77_Z),
	.B(ip_addr_0),
	.Y(ip_addr_saved_5[0])
);
defparam \ip_addr_saved_5[0] .INIT=4'h8;
// @10:79
  CFG2 \sub_addr_saved_5[3]  (
	.A(siod_o_en77_Z),
	.B(sub_addr[3]),
	.Y(sub_addr_saved_5[3])
);
defparam \sub_addr_saved_5[3] .INIT=4'h8;
// @10:79
  CFG2 \sub_addr_saved_5[4]  (
	.A(siod_o_en77_Z),
	.B(sub_addr[4]),
	.Y(sub_addr_saved_5[4])
);
defparam \sub_addr_saved_5[4] .INIT=4'h8;
// @10:79
  CFG2 \count_index_14_i_o4[0]  (
	.A(state[13]),
	.B(state[2]),
	.Y(N_247)
);
defparam \count_index_14_i_o4[0] .INIT=4'hE;
// @10:95
  CFG2 un1_siod_o_en50_0_o2 (
	.A(state[6]),
	.B(state[8]),
	.Y(N_241)
);
defparam un1_siod_o_en50_0_o2.INIT=4'hE;
// @10:79
  CFG2 \data_in_saved_5[7]  (
	.A(siod_o_en77_Z),
	.B(data_in_0),
	.Y(data_in_saved_5[7])
);
defparam \data_in_saved_5[7] .INIT=4'h8;
// @10:60
  CFG2 \un5_sioc[0]  (
	.A(sioc_en_Z),
	.B(sccb_clk),
	.Y(sio_c_c)
);
defparam \un5_sioc[0] .INIT=4'h7;
// @10:94
  CFG2 siod_o_en77 (
	.A(done_1z),
	.B(start),
	.Y(siod_o_en77_Z)
);
defparam siod_o_en77.INIT=4'h4;
// @10:78
  CFG3 done_r (
	.A(state[21]),
	.B(siod_o_en77_Z),
	.C(AND2_0_Y_arst),
	.Y(done_0)
);
defparam done_r.INIT=8'h80;
// @10:95
  CFG4 count_delay_0_sqmuxa_2 (
	.A(state[20]),
	.B(state[4]),
	.C(state[9]),
	.D(state[11]),
	.Y(count_delay_0_sqmuxa_2_Z)
);
defparam count_delay_0_sqmuxa_2.INIT=16'h0001;
// @10:78
  CFG4 \state_nsss_i_i_a4_2[0]  (
	.A(state[20]),
	.B(state[4]),
	.C(state[19]),
	.D(state[10]),
	.Y(state_nsss_i_i_a4_2[0])
);
defparam \state_nsss_i_i_a4_2[0] .INIT=16'h0001;
// @10:78
  CFG4 \un30_i_a4_4[1]  (
	.A(state[19]),
	.B(state[10]),
	.C(state[7]),
	.D(state[6]),
	.Y(un30_i_a4_4[1])
);
defparam \un30_i_a4_4[1] .INIT=16'h0001;
// @10:78
  CFG4 \un30_i_a4_3[1]  (
	.A(state[15]),
	.B(state[11]),
	.C(state[2]),
	.D(state[18]),
	.Y(un30_i_a4_3[1])
);
defparam \un30_i_a4_3[1] .INIT=16'h0001;
// @10:78
  CFG4 \un30_i_a4_2[4]  (
	.A(state[19]),
	.B(state[18]),
	.C(state[20]),
	.D(state[21]),
	.Y(un30_i_a4_2[4])
);
defparam \un30_i_a4_2[4] .INIT=16'h0001;
// @10:78
  CFG4 \state_nsss_i_i_a4_0_1[0]  (
	.A(state[21]),
	.B(state[13]),
	.C(state[20]),
	.D(state[4]),
	.Y(state_nsss_i_i_a4_0_1[0])
);
defparam \state_nsss_i_i_a4_0_1[0] .INIT=16'h0002;
// @10:79
  CFG4 un1_count_delay_0_sqmuxa_RNO_0 (
	.A(state_i[0]),
	.B(state[16]),
	.C(state[12]),
	.D(state[11]),
	.Y(un1_siod_o_en54_i_0_a4_1)
);
defparam un1_count_delay_0_sqmuxa_RNO_0.INIT=16'h0002;
// @10:79
  CFG2 \count_index_14_i_o2_0[0]  (
	.A(N_246),
	.B(state[16]),
	.Y(N_248)
);
defparam \count_index_14_i_o2_0[0] .INIT=4'hE;
// @10:78
  CFG3 \state_srsts_0_i_a4[8]  (
	.A(state[7]),
	.B(rw_saved_Z),
	.C(state[8]),
	.Y(N_284)
);
defparam \state_srsts_0_i_a4[8] .INIT=8'h0D;
// @10:95
  CFG4 count_delay_0_sqmuxa_5 (
	.A(N_246),
	.B(state[21]),
	.C(siod_o_en77_Z),
	.D(N_241),
	.Y(count_delay_0_sqmuxa_5_Z)
);
defparam count_delay_0_sqmuxa_5.INIT=16'h0010;
// @10:95
  CFG4 count_delay_0_sqmuxa_4 (
	.A(state[17]),
	.B(state[13]),
	.C(state[10]),
	.D(count_delay_0_sqmuxa_2_Z),
	.Y(count_delay_0_sqmuxa_4_Z)
);
defparam count_delay_0_sqmuxa_4.INIT=16'h0100;
// @10:78
  CFG4 \state_nsss_i_i_a4_3[0]  (
	.A(state[1]),
	.B(state[18]),
	.C(state_nsss_i_i_a4_2[0]),
	.D(state[12]),
	.Y(state_nsss_i_i_a4_3[0])
);
defparam \state_nsss_i_i_a4_3[0] .INIT=16'h0010;
// @10:78
  CFG4 \un30_i_a4_2[3]  (
	.A(state[8]),
	.B(state[14]),
	.C(un30_i_a4_0[3]),
	.D(state[13]),
	.Y(un30_i_a4_2[3])
);
defparam \un30_i_a4_2[3] .INIT=16'h0010;
// @10:94
  CFG4 un1_siod_o_en78_0_a4_1 (
	.A(state[19]),
	.B(state[10]),
	.C(state[4]),
	.D(N_247),
	.Y(un1_siod_o_en78_0_a4_1_Z)
);
defparam un1_siod_o_en78_0_a4_1.INIT=16'h0001;
// @10:78
  CFG3 \un30_i_a4[4]  (
	.A(state[16]),
	.B(state[17]),
	.C(un30_i_a4_2[4]),
	.Y(un33lto4_i)
);
defparam \un30_i_a4[4] .INIT=8'h10;
// @10:79
  CFG4 siod_o_en_8_iv_RNO (
	.A(count_index[0]),
	.B(siod_o_en_4_m_1),
	.C(data_in_saved[7]),
	.D(count_index[1]),
	.Y(siod_o_en_4_m)
);
defparam siod_o_en_8_iv_RNO.INIT=16'h8000;
// @10:79
  CFG3 un1_count_delay_0_sqmuxa_RNO (
	.A(state[4]),
	.B(un1_siod_o_en54_i_0_a4_1),
	.C(state[20]),
	.Y(un1_siod_o_en54_i)
);
defparam un1_count_delay_0_sqmuxa_RNO.INIT=8'h04;
// @10:78
  CFG4 \state_srsts_0_i_o4[1]  (
	.A(count_delay_Z[3]),
	.B(count_delay_Z[2]),
	.C(count_delay_Z[1]),
	.D(count_delay_Z[0]),
	.Y(N_239)
);
defparam \state_srsts_0_i_o4[1] .INIT=16'h5557;
// @10:79
  CFG2 \count_index_14_o2[1]  (
	.A(N_248),
	.B(N_247),
	.Y(N_254)
);
defparam \count_index_14_o2[1] .INIT=4'hE;
// @10:79
  CFG3 \count_index_14_i_o2[0]  (
	.A(state[17]),
	.B(N_241),
	.C(N_240_i),
	.Y(N_243)
);
defparam \count_index_14_i_o2[0] .INIT=8'hFE;
// @10:78
  CFG2 \state_RNIP5JH[1]  (
	.A(N_238),
	.B(state[1]),
	.Y(N_273_i)
);
defparam \state_RNIP5JH[1] .INIT=4'hE;
// @10:78
  CFG2 \state_RNO[5]  (
	.A(N_238),
	.B(state[4]),
	.Y(N_200_i)
);
defparam \state_RNO[5] .INIT=4'h4;
// @10:78
  CFG2 \state_RNO[2]  (
	.A(N_238),
	.B(state[1]),
	.Y(N_195_i)
);
defparam \state_RNO[2] .INIT=4'h4;
// @10:78
  CFG2 \state_RNO[20]  (
	.A(N_238),
	.B(state[19]),
	.Y(N_226_i)
);
defparam \state_RNO[20] .INIT=4'h4;
// @10:78
  CFG3 \state_RNO[19]  (
	.A(state[18]),
	.B(state[9]),
	.C(N_238),
	.Y(N_224_i)
);
defparam \state_RNO[19] .INIT=8'h0E;
// @10:78
  CFG2 \state_RNO[16]  (
	.A(N_238),
	.B(state[15]),
	.Y(N_219_i)
);
defparam \state_RNO[16] .INIT=4'h4;
// @10:78
  CFG2 \state_RNO[11]  (
	.A(N_238),
	.B(state[10]),
	.Y(N_210_i)
);
defparam \state_RNO[11] .INIT=4'h4;
// @10:78
  CFG3 \state_RNO[10]  (
	.A(state[7]),
	.B(N_238),
	.C(rw_saved_Z),
	.Y(N_208_i)
);
defparam \state_RNO[10] .INIT=8'h20;
// @10:78
  CFG2 \state_RNO[21]  (
	.A(N_238),
	.B(state[20]),
	.Y(N_228_i)
);
defparam \state_RNO[21] .INIT=4'h4;
// @10:120
  CFG4 siod_o_en_5_6 (
	.A(ip_addr_saved[0]),
	.B(count_index[2]),
	.C(count_index[1]),
	.D(count_index[0]),
	.Y(siod_o_en_5)
);
defparam siod_o_en_5_6.INIT=16'h0802;
// @10:78
  CFG2 \state_nsss_i_i_a4_4[0]  (
	.A(state_nsss_i_i_a4_3[0]),
	.B(N_310),
	.Y(state_nsss_i_i_a4_4[0])
);
defparam \state_nsss_i_i_a4_4[0] .INIT=4'h8;
// @10:79
  CFG4 \count_index_14_a4_1[1]  (
	.A(count_index[2]),
	.B(N_305),
	.C(N_243),
	.D(N_238),
	.Y(N_302)
);
defparam \count_index_14_a4_1[1] .INIT=16'h0080;
// @10:78
  CFG3 \un30_i_a4[1]  (
	.A(un30_i_a4_4[1]),
	.B(N_240_i),
	.C(un30_i_a4_3[1]),
	.Y(N_269)
);
defparam \un30_i_a4[1] .INIT=8'h20;
// @10:78
  CFG2 \un30_i_a4[3]  (
	.A(N_310),
	.B(un30_i_a4_2[3]),
	.Y(N_271)
);
defparam \un30_i_a4[3] .INIT=4'h8;
// @10:94
  CFG3 un1_siod_o_en78_0_a4 (
	.A(N_240_i),
	.B(un1_siod_o_en78_0_a4_1_Z),
	.C(N_241),
	.Y(N_295_i)
);
defparam un1_siod_o_en78_0_a4.INIT=8'h04;
// @10:79
  CFG3 \count_index_14_i_a4_1[0]  (
	.A(count_index[0]),
	.B(N_248),
	.C(N_243),
	.Y(N_299)
);
defparam \count_index_14_i_a4_1[0] .INIT=8'h01;
// @10:79
  CFG4 \count_index_14_i_2[0]  (
	.A(count_index[2]),
	.B(count_index[1]),
	.C(count_index[0]),
	.D(N_243),
	.Y(count_index_14_i_2[0])
);
defparam \count_index_14_i_2[0] .INIT=16'hF100;
// @10:78
  CFG3 \state_srsts_0_0_a4[4]  (
	.A(state[3]),
	.B(data_in_saved_dec[0]),
	.C(N_238),
	.Y(state_nsss[4])
);
defparam \state_srsts_0_0_a4[4] .INIT=8'h08;
// @10:78
  CFG3 \state_srsts_0_0_a4[7]  (
	.A(state[6]),
	.B(data_in_saved_dec[0]),
	.C(N_238),
	.Y(state_nsss[7])
);
defparam \state_srsts_0_0_a4[7] .INIT=8'h08;
// @10:78
  CFG3 \state_srsts_0_0_a4[9]  (
	.A(state[8]),
	.B(data_in_saved_dec[0]),
	.C(N_238),
	.Y(state_nsss[9])
);
defparam \state_srsts_0_0_a4[9] .INIT=8'h08;
// @10:78
  CFG3 \state_srsts_0_0_a4[15]  (
	.A(state[14]),
	.B(data_in_saved_dec[0]),
	.C(N_238),
	.Y(state_nsss[15])
);
defparam \state_srsts_0_0_a4[15] .INIT=8'h08;
// @10:78
  CFG3 \state_srsts_0_0_a4[18]  (
	.A(state[17]),
	.B(data_in_saved_dec[0]),
	.C(N_238),
	.Y(state_nsss[18])
);
defparam \state_srsts_0_0_a4[18] .INIT=8'h08;
// @10:79
  CFG2 \count_index_14_i_a4[2]  (
	.A(N_243),
	.B(N_305),
	.Y(N_303)
);
defparam \count_index_14_i_a4[2] .INIT=4'h8;
// @10:95
  CFG4 count_delay_0_sqmuxa_9 (
	.A(N_239),
	.B(count_delay_0_sqmuxa_4_Z),
	.C(un33lto4_i),
	.D(count_delay_0_sqmuxa_5_Z),
	.Y(count_delay_0_sqmuxa_9_Z)
);
defparam count_delay_0_sqmuxa_9.INIT=16'h8000;
// @10:79
  CFG4 \count_index_14_a4[1]  (
	.A(count_index[1]),
	.B(count_index[0]),
	.C(N_243),
	.D(N_238),
	.Y(N_300)
);
defparam \count_index_14_a4[1] .INIT=16'h008A;
// @10:78
  CFG4 \state_RNO[3]  (
	.A(state[3]),
	.B(state[2]),
	.C(N_238),
	.D(data_in_saved_dec[0]),
	.Y(N_197_i)
);
defparam \state_RNO[3] .INIT=16'h0C0E;
// @10:78
  CFG4 \state_RNO[17]  (
	.A(state[17]),
	.B(state[16]),
	.C(N_238),
	.D(data_in_saved_dec[0]),
	.Y(N_221_i)
);
defparam \state_RNO[17] .INIT=16'h0C0E;
// @10:78
  CFG4 \state_RNO[14]  (
	.A(state[14]),
	.B(state[13]),
	.C(data_in_saved_dec[0]),
	.D(N_238),
	.Y(N_216_i)
);
defparam \state_RNO[14] .INIT=16'h00CE;
// @10:78
  CFG4 \state_RNO[8]  (
	.A(state[7]),
	.B(N_284),
	.C(data_in_saved_dec[0]),
	.D(N_238),
	.Y(N_205_i)
);
defparam \state_RNO[8] .INIT=16'h0023;
// @10:78
  CFG4 \state_RNO[6]  (
	.A(state[6]),
	.B(state[5]),
	.C(N_238),
	.D(data_in_saved_dec[0]),
	.Y(N_202_i)
);
defparam \state_RNO[6] .INIT=16'h0C0E;
// @10:79
  CFG4 siod_o_en_8_iv_2 (
	.A(siod_o_en_5),
	.B(state[6]),
	.C(siod_o_en_3),
	.D(N_240_i),
	.Y(siod_o_en_8_iv_2_Z)
);
defparam siod_o_en_8_iv_2.INIT=16'hEAC0;
// @10:79
  CFG4 \count_index_14[1]  (
	.A(N_254),
	.B(N_238),
	.C(N_302),
	.D(N_300),
	.Y(count_index_14[1])
);
defparam \count_index_14[1] .INIT=16'hFFF2;
// @10:95
  CFG3 count_delay_0_sqmuxa (
	.A(N_268_1_0),
	.B(count_delay_0_sqmuxa_9_Z),
	.C(N_269),
	.Y(count_delay_0_sqmuxa_Z)
);
defparam count_delay_0_sqmuxa.INIT=8'h80;
// @10:78
  CFG4 \state_nsss_i_i_a4[0]  (
	.A(N_243),
	.B(N_254),
	.C(N_239),
	.D(state_nsss_i_i_a4_4[0]),
	.Y(N_293)
);
defparam \state_nsss_i_i_a4[0] .INIT=16'h1000;
// @10:78
  CFG3 \state_RNO[1]  (
	.A(state_i[0]),
	.B(N_239),
	.C(N_238),
	.Y(N_193_i)
);
defparam \state_RNO[1] .INIT=8'h01;
// @10:78
  CFG3 \state_RNO[13]  (
	.A(state[12]),
	.B(N_239),
	.C(N_238),
	.Y(N_214_i)
);
defparam \state_RNO[13] .INIT=8'h02;
// @10:78
  CFG4 \state_RNO[12]  (
	.A(state[12]),
	.B(state[11]),
	.C(N_239),
	.D(N_238),
	.Y(N_212_i)
);
defparam \state_RNO[12] .INIT=16'h00EC;
// @10:79
  CFG4 siod_o_en_8_iv (
	.A(siod_o_en_8_iv_2_Z),
	.B(N_295_i),
	.C(siod_o_en_4_m),
	.D(siod_o_en77_Z),
	.Y(siod_o_en_8)
);
defparam siod_o_en_8_iv.INIT=16'hFEFF;
// @10:79
  CFG4 un1_count_delay_0_sqmuxa (
	.A(un33lto4_i),
	.B(count_delay_0_sqmuxa_Z),
	.C(un1_siod_o_en54_i),
	.D(siod_o_en77_Z),
	.Y(un1_count_delay_0_sqmuxa_Z)
);
defparam un1_count_delay_0_sqmuxa.INIT=16'hFDFF;
// @10:78
  CFG4 \count_index_RNO[0]  (
	.A(N_238),
	.B(N_247),
	.C(count_index_14_i_2[0]),
	.D(N_299),
	.Y(N_234_i)
);
defparam \count_index_RNO[0] .INIT=16'h0001;
// @10:78
  CFG4 \count_index_RNO[2]  (
	.A(count_index[2]),
	.B(N_254),
	.C(N_303),
	.D(N_238),
	.Y(N_237_i)
);
defparam \count_index_RNO[2] .INIT=16'h000E;
// @10:100
  CFG3 \un1_count_delay_1.SUM[1]  (
	.A(count_delay_Z[0]),
	.B(count_delay_0_sqmuxa_Z),
	.C(count_delay_Z[1]),
	.Y(N_372)
);
defparam \un1_count_delay_1.SUM[1] .INIT=8'h78;
// @10:100
  CFG3 \un1_count_delay_1.CO1  (
	.A(count_delay_Z[0]),
	.B(count_delay_0_sqmuxa_Z),
	.C(count_delay_Z[1]),
	.Y(CO1)
);
defparam \un1_count_delay_1.CO1 .INIT=8'h80;
// @10:78
  CFG4 \count_delay_r[0]  (
	.A(AND2_0_Y_arst),
	.B(count_delay_Z[0]),
	.C(count_delay_0_sqmuxa_Z),
	.D(un1_count_delay_0_sqmuxa_Z),
	.Y(count_delay_2)
);
defparam \count_delay_r[0] .INIT=16'h2800;
// @10:100
  CFG4 \un1_count_delay_1.CO2  (
	.A(count_delay_Z[0]),
	.B(count_delay_0_sqmuxa_Z),
	.C(count_delay_Z[2]),
	.D(count_delay_Z[1]),
	.Y(CO2)
);
defparam \un1_count_delay_1.CO2 .INIT=16'h8000;
// @10:78
  CFG3 \count_delay_r[1]  (
	.A(AND2_0_Y_arst),
	.B(N_372),
	.C(un1_count_delay_0_sqmuxa_Z),
	.Y(count_delay_1)
);
defparam \count_delay_r[1] .INIT=8'h80;
// @10:78
  CFG4 \count_delay_r[2]  (
	.A(count_delay_Z[2]),
	.B(AND2_0_Y_arst),
	.C(un1_count_delay_0_sqmuxa_Z),
	.D(CO1),
	.Y(count_delay_0)
);
defparam \count_delay_r[2] .INIT=16'h4080;
// @10:78
  CFG4 \count_delay_r[3]  (
	.A(count_delay_Z[3]),
	.B(AND2_0_Y_arst),
	.C(un1_count_delay_0_sqmuxa_Z),
	.D(CO2),
	.Y(count_delay)
);
defparam \count_delay_r[3] .INIT=16'h4080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreSCCB */

module config_sccb (
  config_sccb_0_siod_o_0,
  sio_c_c,
  xclk_c,
  AND2_0_Y_arst
)
;
output config_sccb_0_siod_o_0 ;
output sio_c_c ;
input xclk_c ;
input AND2_0_Y_arst ;
wire config_sccb_0_siod_o_0 ;
wire sio_c_c ;
wire xclk_c ;
wire AND2_0_Y_arst ;
wire [1:0] state;
wire [1:1] state_i;
wire [4:3] sub_addr;
wire [0:0] state_ns;
wire [0:0] ip_addr;
wire [7:7] data_in;
wire VCC ;
wire ip_addr_0_sqmuxa ;
wire GND ;
wire N_51_i_i ;
wire mid_pulse ;
wire start_Z ;
wire N_22_i ;
wire rw_Z ;
wire un1_PRESETN_Z ;
wire sub_addr_0_sqmuxa ;
wire done ;
wire N_5 ;
wire N_4 ;
wire N_3 ;
wire N_2 ;
wire sccb_clk_i ;
wire sccb_clk ;
  CFG1 \sub_addr_RNO[4]  (
	.A(state[1]),
	.Y(state_i[1])
);
defparam \sub_addr_RNO[4] .INIT=2'h1;
// @12:61
  SLE \sub_addr[4]  (
	.Q(sub_addr[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state_i[1]),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[1]  (
	.Q(state[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(N_51_i_i),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \state[0]  (
	.Q(state[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state_ns[0]),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE start (
	.Q(start_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(N_22_i),
	.EN(mid_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \ip_addr[0]  (
	.Q(ip_addr[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(VCC),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE rw (
	.Q(rw_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(xclk_c),
	.D(state[1]),
	.EN(un1_PRESETN_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \data_in[7]  (
	.Q(data_in[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(VCC),
	.EN(sub_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:61
  SLE \sub_addr[3]  (
	.Q(sub_addr[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(xclk_c),
	.D(state[1]),
	.EN(ip_addr_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:32
  CFG3 sub_addr_0_sqmuxa_0_a2 (
	.A(mid_pulse),
	.B(state[0]),
	.C(state[1]),
	.Y(sub_addr_0_sqmuxa)
);
defparam sub_addr_0_sqmuxa_0_a2.INIT=8'h02;
// @12:70
  CFG2 ip_addr_0_sqmuxa_0_a2 (
	.A(state[0]),
	.B(mid_pulse),
	.Y(ip_addr_0_sqmuxa)
);
defparam ip_addr_0_sqmuxa_0_a2.INIT=4'h4;
// @12:61
  CFG2 \state_ns_0_o2[0]  (
	.A(state[0]),
	.B(done),
	.Y(state_ns[0])
);
defparam \state_ns_0_o2[0] .INIT=4'h7;
// @12:62
  CFG3 un1_PRESETN (
	.A(state[0]),
	.B(AND2_0_Y_arst),
	.C(mid_pulse),
	.Y(un1_PRESETN_Z)
);
defparam un1_PRESETN.INIT=8'h40;
// @12:61
  CFG3 start_RNO (
	.A(done),
	.B(state[0]),
	.C(state[1]),
	.Y(N_22_i)
);
defparam start_RNO.INIT=8'h4C;
// @12:61
  CFG2 \state_RNO[1]  (
	.A(state_ns[0]),
	.B(state[1]),
	.Y(N_51_i_i)
);
defparam \state_RNO[1] .INIT=4'h9;
// @12:25
  clock_divider_10000000s_300000s_15s_7s sccb_clk_0 (
	.mid_pulse_1z(mid_pulse),
	.xclk_c(xclk_c),
	.sccb_clk_i(sccb_clk_i),
	.sccb_clk_1z(sccb_clk)
);
// @12:32
  CoreSCCB coresccb_0 (
	.data_in_0(data_in[7]),
	.sub_addr(sub_addr[4:3]),
	.ip_addr_0(ip_addr[0]),
	.start(start_Z),
	.sio_c_c(sio_c_c),
	.rw(rw_Z),
	.done_1z(done),
	.sccb_clk_i(sccb_clk_i),
	.AND2_0_Y_arst(AND2_0_Y_arst),
	.sccb_clk(sccb_clk),
	.config_sccb_0_siod_o_0(config_sccb_0_siod_o_0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* config_sccb */

module sccb_design (
  DEVRST_N,
  led1,
  led2,
  sio_c,
  xclk,
  sio_d
)
;
input DEVRST_N ;
output led1 ;
output led2 ;
output sio_c ;
output xclk ;
inout sio_d /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire led1 ;
wire led2 ;
wire sio_c ;
wire xclk ;
wire sio_d ;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire BIBUF_0_Y ;
wire config_sccb_0_siod_o_0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire VCC ;
wire GND ;
wire AND2_0_Y_arst ;
wire led1_c ;
wire led2_c ;
wire sio_c_c ;
wire xclk_c ;
wire INV_1_Y ;
// @13:88
  BIBUF BIBUF_0 (
	.Y(BIBUF_0_Y),
	.PAD(sio_d),
	.D(GND),
	.E(INV_1_Y)
);
// @13:28
  OUTBUF led1_obuf (
	.PAD(led1),
	.D(led1_c)
);
// @13:29
  OUTBUF led2_obuf (
	.PAD(led2),
	.D(led2_c)
);
// @13:30
  OUTBUF sio_c_obuf (
	.PAD(sio_c),
	.D(sio_c_c)
);
// @13:31
  OUTBUF xclk_obuf (
	.PAD(xclk),
	.D(xclk_c)
);
// @13:141
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @13:128
  LIVE_PROBE_FB LIVE_PROBE_FB_0 (
	.PROBE_A(led1_c),
	.PROBE_B(led2_c)
);
// @13:120
  INV INV_1 (
	.Y(INV_1_Y),
	.A(config_sccb_0_siod_o_0)
);
// @13:79
  AND2 AND2_0 (
	.Y(AND2_0_Y_arst),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @13:111
  FCCC_C0 FCCC_C0_0 (
	.xclk_c(xclk_c),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @13:135
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  config_sccb config_sccb_0 (
	.config_sccb_0_siod_o_0(config_sccb_0_siod_o_0),
	.sio_c_c(sio_c_c),
	.xclk_c(xclk_c),
	.AND2_0_Y_arst(AND2_0_Y_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sccb_design */

