// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_matrix_multiply_alt26_HH_
#define _dut_matrix_multiply_alt26_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_mac_muladd_10ns_11ns_10ns_20_1.h"
#include "dut_mac_muladd_8ns_11ns_10ns_18_1.h"
#include "dut_mac_muladd_10ns_9ns_8ns_18_1.h"
#include "dut_matrix_multiply_alt26_sum_mult.h"

namespace ap_rtl {

struct dut_matrix_multiply_alt26 : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<18> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<18> > B_address0;
    sc_out< sc_logic > B_ce0;
    sc_in< sc_lv<32> > B_q0;
    sc_out< sc_lv<20> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dut_matrix_multiply_alt26(sc_module_name name);
    SC_HAS_PROCESS(dut_matrix_multiply_alt26);

    ~dut_matrix_multiply_alt26();

    sc_trace_file* mVcdFile;

    dut_matrix_multiply_alt26_sum_mult* sum_mult_U;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U5;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U6;
    dut_mac_muladd_10ns_11ns_10ns_20_1<1,1,10,11,10,20>* dut_mac_muladd_10ns_11ns_10ns_20_1_U7;
    dut_mac_muladd_8ns_11ns_10ns_18_1<1,1,8,11,10,18>* dut_mac_muladd_8ns_11ns_10ns_18_1_U8;
    dut_mac_muladd_10ns_9ns_8ns_18_1<1,1,10,9,8,18>* dut_mac_muladd_10ns_9ns_8ns_18_1_U9;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_20;
    sc_signal< sc_lv<27> > indvar_flatten3_reg_119;
    sc_signal< sc_lv<8> > Col_assign_2_reg_130;
    sc_signal< sc_lv<20> > indvar_flatten_reg_141;
    sc_signal< sc_lv<10> > Row_assign_reg_152;
    sc_signal< sc_lv<10> > Col_assign_reg_163;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_184_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_388;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_61;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten3_reg_388_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten3_reg_388_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten3_reg_388_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten3_reg_388_pp0_iter4;
    sc_signal< sc_lv<27> > indvar_flatten_next3_fu_190_p2;
    sc_signal< sc_lv<1> > tmp_mid2_fu_228_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_397;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_reg_397_pp0_iter10;
    sc_signal< sc_lv<1> > tmp_mid2_26_fu_248_p3;
    sc_signal< sc_lv<1> > tmp_mid2_26_reg_401;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_mid2_26_reg_401_pp0_iter10;
    sc_signal< sc_lv<8> > tmp_i_i_mid2_v_fu_256_p3;
    sc_signal< sc_lv<8> > tmp_i_i_mid2_v_reg_405;
    sc_signal< sc_lv<10> > Col_assign_mid2_fu_294_p3;
    sc_signal< sc_lv<10> > Col_assign_mid2_reg_412;
    sc_signal< sc_lv<10> > ap_reg_ppstg_Col_assign_mid2_reg_412_pp0_iter1;
    sc_signal< sc_lv<10> > tmp_133_mid2_fu_302_p3;
    sc_signal< sc_lv<10> > tmp_133_mid2_reg_418;
    sc_signal< sc_lv<10> > ap_reg_ppstg_tmp_133_mid2_reg_418_pp0_iter1;
    sc_signal< sc_lv<10> > c_fu_310_p2;
    sc_signal< sc_lv<20> > indvar_flatten_next_fu_322_p3;
    sc_signal< sc_lv<20> > C_addr_reg_450;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter3;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter4;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter5;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter6;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter7;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter8;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter9;
    sc_signal< sc_lv<20> > ap_reg_ppstg_C_addr_reg_450_pp0_iter10;
    sc_signal< sc_lv<20> > sum_mult_addr_reg_455;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter3;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter4;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter5;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter6;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter7;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter8;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter9;
    sc_signal< sc_lv<20> > ap_reg_ppstg_sum_mult_addr_reg_455_pp0_iter10;
    sc_signal< sc_lv<32> > grp_fu_178_p2;
    sc_signal< sc_lv<32> > mult_reg_466;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_466_pp0_iter6;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_466_pp0_iter7;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_466_pp0_iter8;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_466_pp0_iter9;
    sc_signal< sc_lv<32> > ap_reg_ppstg_mult_reg_466_pp0_iter10;
    sc_signal< sc_lv<32> > sum_mult_q0;
    sc_signal< sc_lv<32> > sum_mult_load_reg_472;
    sc_signal< sc_lv<32> > grp_fu_174_p2;
    sc_signal< sc_lv<32> > tmp_135_reg_477;
    sc_signal< sc_lv<20> > sum_mult_address0;
    sc_signal< sc_logic > sum_mult_ce0;
    sc_signal< sc_logic > sum_mult_ce1;
    sc_signal< sc_logic > sum_mult_we1;
    sc_signal< sc_lv<32> > sum_mult_d1;
    sc_signal< sc_lv<8> > Col_assign_2_phi_fu_134_p4;
    sc_signal< sc_lv<10> > Row_assign_phi_fu_156_p4;
    sc_signal< sc_lv<64> > tmp_177_cast_fu_339_p1;
    sc_signal< sc_lv<64> > tmp_179_cast_fu_346_p1;
    sc_signal< sc_lv<64> > tmp_180_cast_fu_356_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_202_p2;
    sc_signal< sc_lv<8> > k_fu_196_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_216_p2;
    sc_signal< sc_lv<1> > tmp2_fu_222_p2;
    sc_signal< sc_lv<1> > tmp_mid1_25_fu_236_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_242_p2;
    sc_signal< sc_lv<1> > exitcond_fu_270_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_264_p2;
    sc_signal< sc_lv<10> > Row_assign_mid_fu_208_p3;
    sc_signal< sc_lv<1> > exitcond_mid_fu_276_p2;
    sc_signal< sc_lv<1> > tmp_159_fu_288_p2;
    sc_signal< sc_lv<10> > r_fu_282_p2;
    sc_signal< sc_lv<20> > indvar_flatten_op_fu_316_p2;
    sc_signal< sc_lv<18> > grp_fu_379_p3;
    sc_signal< sc_lv<18> > grp_fu_370_p3;
    sc_signal< sc_lv<20> > grp_fu_361_p3;
    sc_signal< sc_lv<10> > grp_fu_361_p0;
    sc_signal< sc_lv<11> > grp_fu_361_p1;
    sc_signal< sc_lv<10> > grp_fu_361_p2;
    sc_signal< sc_lv<8> > grp_fu_370_p0;
    sc_signal< sc_lv<11> > grp_fu_370_p1;
    sc_signal< sc_lv<10> > grp_fu_370_p2;
    sc_signal< sc_lv<10> > grp_fu_379_p0;
    sc_signal< sc_lv<9> > grp_fu_379_p1;
    sc_signal< sc_lv<8> > grp_fu_379_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_2;
    sc_signal< bool > ap_sig_415;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_lv<20> > grp_fu_361_p00;
    sc_signal< sc_lv<20> > grp_fu_361_p20;
    sc_signal< sc_lv<18> > grp_fu_370_p00;
    sc_signal< sc_lv<18> > grp_fu_370_p20;
    sc_signal< sc_lv<18> > grp_fu_379_p00;
    sc_signal< sc_lv<18> > grp_fu_379_p20;
    sc_signal< bool > ap_sig_250;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st15_fsm_2;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<27> ap_const_lv27_753C800;
    static const sc_lv<27> ap_const_lv27_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<20> ap_const_lv20_96100;
    static const sc_lv<8> ap_const_lv8_C7;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<20> ap_const_lv20_310;
    static const sc_lv<18> ap_const_lv18_310;
    static const sc_lv<18> ap_const_lv18_C8;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_ce0();
    void thread_B_address0();
    void thread_B_ce0();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_Col_assign_2_phi_fu_134_p4();
    void thread_Col_assign_mid2_fu_294_p3();
    void thread_Row_assign_mid_fu_208_p3();
    void thread_Row_assign_phi_fu_156_p4();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_20();
    void thread_ap_sig_250();
    void thread_ap_sig_415();
    void thread_ap_sig_61();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st15_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_c_fu_310_p2();
    void thread_exitcond_flatten3_fu_184_p2();
    void thread_exitcond_flatten_fu_202_p2();
    void thread_exitcond_fu_270_p2();
    void thread_exitcond_mid_fu_276_p2();
    void thread_grp_fu_361_p0();
    void thread_grp_fu_361_p00();
    void thread_grp_fu_361_p1();
    void thread_grp_fu_361_p2();
    void thread_grp_fu_361_p20();
    void thread_grp_fu_370_p0();
    void thread_grp_fu_370_p00();
    void thread_grp_fu_370_p1();
    void thread_grp_fu_370_p2();
    void thread_grp_fu_370_p20();
    void thread_grp_fu_379_p0();
    void thread_grp_fu_379_p00();
    void thread_grp_fu_379_p1();
    void thread_grp_fu_379_p2();
    void thread_grp_fu_379_p20();
    void thread_indvar_flatten_next3_fu_190_p2();
    void thread_indvar_flatten_next_fu_322_p3();
    void thread_indvar_flatten_op_fu_316_p2();
    void thread_k_fu_196_p2();
    void thread_not_exitcond_flatten_fu_264_p2();
    void thread_r_fu_282_p2();
    void thread_sum_mult_address0();
    void thread_sum_mult_ce0();
    void thread_sum_mult_ce1();
    void thread_sum_mult_d1();
    void thread_sum_mult_we1();
    void thread_tmp2_fu_222_p2();
    void thread_tmp_133_mid2_fu_302_p3();
    void thread_tmp_159_fu_288_p2();
    void thread_tmp_177_cast_fu_339_p1();
    void thread_tmp_179_cast_fu_346_p1();
    void thread_tmp_180_cast_fu_356_p1();
    void thread_tmp_1_fu_242_p2();
    void thread_tmp_i_i_mid2_v_fu_256_p3();
    void thread_tmp_mid1_25_fu_236_p2();
    void thread_tmp_mid1_fu_216_p2();
    void thread_tmp_mid2_26_fu_248_p3();
    void thread_tmp_mid2_fu_228_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
