<stg><name>ALU</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="2" to="4">
<condition id="58">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="60">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="2">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %inA) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %inB) nounwind, !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %op) nounwind, !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ALU_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %op_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %op) nounwind

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %result = phi i32 [ undef, %0 ], [ %result_1, %8 ]

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %i = phi i10 [ 0, %0 ], [ %i_1, %8 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond = icmp eq i10 %i, -24

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %i_1 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %9, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
:2  switch i32 %op_read, label %8 [
    i32 0, label %3
    i32 1, label %4
    i32 2, label %5
    i32 3, label %6
    i32 4, label %7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_8 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inA_addr_4 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="inA_addr_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_4 = load i32* %inA_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inA_load_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inB_addr_4 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="inB_addr_4"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_4 = load i32* %inB_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inB_load_4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_6 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inA_addr_3 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="inA_addr_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_3 = load i32* %inA_addr_3, align 4

]]></Node>
<StgValue><ssdm name="inA_load_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inB_addr_3 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="inB_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_3 = load i32* %inB_addr_3, align 4

]]></Node>
<StgValue><ssdm name="inB_load_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_4 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inA_addr_2 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="inA_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_2 = load i32* %inA_addr_2, align 4

]]></Node>
<StgValue><ssdm name="inA_load_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inB_addr_2 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="inB_addr_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_2 = load i32* %inB_addr_2, align 4

]]></Node>
<StgValue><ssdm name="inB_load_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_2 = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inA_addr_1 = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="inA_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_1 = load i32* %inA_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inA_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inB_addr_1 = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="inB_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_1 = load i32* %inB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inB_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inA_addr = getelementptr [1000 x i32]* %inA, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="inA_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load = load i32* %inA_addr, align 4

]]></Node>
<StgValue><ssdm name="inA_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %inB_addr = getelementptr [1000 x i32]* %inB, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="inB_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load = load i32* %inB_addr, align 4

]]></Node>
<StgValue><ssdm name="inB_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_4 = load i32* %inA_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inA_load_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_4 = load i32* %inB_addr_4, align 4

]]></Node>
<StgValue><ssdm name="inB_load_4"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %result_6 = xor i32 %inB_load_4, %inA_load_4

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_3 = load i32* %inA_addr_3, align 4

]]></Node>
<StgValue><ssdm name="inA_load_3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_3 = load i32* %inB_addr_3, align 4

]]></Node>
<StgValue><ssdm name="inB_load_3"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %result_5 = or i32 %inB_load_3, %inA_load_3

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_2 = load i32* %inA_addr_2, align 4

]]></Node>
<StgValue><ssdm name="inA_load_2"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_2 = load i32* %inB_addr_2, align 4

]]></Node>
<StgValue><ssdm name="inB_load_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %result_4 = and i32 %inB_load_2, %inA_load_2

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load_1 = load i32* %inA_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inA_load_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load_1 = load i32* %inB_addr_1, align 4

]]></Node>
<StgValue><ssdm name="inB_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %result_3 = sub nsw i32 %inA_load_1, %inB_load_1

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
:2  %inA_load = load i32* %inA_addr, align 4

]]></Node>
<StgValue><ssdm name="inA_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
:4  %inB_load = load i32* %inB_addr, align 4

]]></Node>
<StgValue><ssdm name="inB_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %result_2 = add nsw i32 %inA_load, %inB_load

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %result_1 = phi i32 [ %result_6, %7 ], [ %result_5, %6 ], [ %result_4, %5 ], [ %result_3, %4 ], [ %result_2, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %result

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="inA" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inA"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="inB" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="op" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="88" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="87" toId="5">
</dataflow>
<dataflow id="89" from="inA" to="StgValue_5" fromId="84" toId="5">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="StgValue_6" fromId="87" toId="6">
</dataflow>
<dataflow id="91" from="inB" to="StgValue_6" fromId="85" toId="6">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="87" toId="7">
</dataflow>
<dataflow id="93" from="op" to="StgValue_7" fromId="86" toId="7">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="87" toId="8">
</dataflow>
<dataflow id="96" from="StgValue_95" to="StgValue_8" fromId="95" toId="8">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecTopModule" to="StgValue_9" fromId="97" toId="9">
</dataflow>
<dataflow id="100" from="ALU_str" to="StgValue_9" fromId="99" toId="9">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i32" to="op_read" fromId="101" toId="10">
</dataflow>
<dataflow id="103" from="op" to="op_read" fromId="86" toId="10">
</dataflow>
<dataflow id="105" from="StgValue_104" to="result" fromId="104" toId="12">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="StgValue_11" to="result" fromId="11" toId="12">
</dataflow>
<dataflow id="107" from="result_1" to="result" fromId="66" toId="12">
<BackEdge/>
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="StgValue_68" to="result" fromId="68" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="110" from="StgValue_109" to="i" fromId="109" toId="13">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="StgValue_11" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="112" from="i_1" to="i" fromId="16" toId="13">
<BackEdge/>
<condition id="68">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_68" to="i" fromId="68" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="114" from="i" to="exitcond" fromId="13" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_115" to="exitcond" fromId="115" toId="14">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="117" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_119" to="empty" fromId="119" toId="15">
</dataflow>
<dataflow id="123" from="i" to="i_1" fromId="13" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="i_1" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="exitcond" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="127" from="op_read" to="StgValue_18" fromId="10" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_95" to="StgValue_18" fromId="95" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_129" to="StgValue_18" fromId="129" toId="18">
</dataflow>
<dataflow id="132" from="StgValue_131" to="StgValue_18" fromId="131" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="StgValue_18" fromId="133" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_135" to="StgValue_18" fromId="135" toId="18">
</dataflow>
<dataflow id="137" from="i" to="tmp_8" fromId="13" toId="19">
</dataflow>
<dataflow id="138" from="inA" to="inA_addr_4" fromId="84" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_139" to="inA_addr_4" fromId="139" toId="20">
</dataflow>
<dataflow id="141" from="tmp_8" to="inA_addr_4" fromId="19" toId="20">
</dataflow>
<dataflow id="142" from="inA_addr_4" to="inA_load_4" fromId="20" toId="21">
</dataflow>
<dataflow id="143" from="inB" to="inB_addr_4" fromId="85" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_139" to="inB_addr_4" fromId="139" toId="22">
</dataflow>
<dataflow id="145" from="tmp_8" to="inB_addr_4" fromId="19" toId="22">
</dataflow>
<dataflow id="146" from="inB_addr_4" to="inB_load_4" fromId="22" toId="23">
</dataflow>
<dataflow id="147" from="i" to="tmp_6" fromId="13" toId="24">
</dataflow>
<dataflow id="148" from="inA" to="inA_addr_3" fromId="84" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_139" to="inA_addr_3" fromId="139" toId="25">
</dataflow>
<dataflow id="150" from="tmp_6" to="inA_addr_3" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="inA_addr_3" to="inA_load_3" fromId="25" toId="26">
</dataflow>
<dataflow id="152" from="inB" to="inB_addr_3" fromId="85" toId="27">
</dataflow>
<dataflow id="153" from="StgValue_139" to="inB_addr_3" fromId="139" toId="27">
</dataflow>
<dataflow id="154" from="tmp_6" to="inB_addr_3" fromId="24" toId="27">
</dataflow>
<dataflow id="155" from="inB_addr_3" to="inB_load_3" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="i" to="tmp_4" fromId="13" toId="29">
</dataflow>
<dataflow id="157" from="inA" to="inA_addr_2" fromId="84" toId="30">
</dataflow>
<dataflow id="158" from="StgValue_139" to="inA_addr_2" fromId="139" toId="30">
</dataflow>
<dataflow id="159" from="tmp_4" to="inA_addr_2" fromId="29" toId="30">
</dataflow>
<dataflow id="160" from="inA_addr_2" to="inA_load_2" fromId="30" toId="31">
</dataflow>
<dataflow id="161" from="inB" to="inB_addr_2" fromId="85" toId="32">
</dataflow>
<dataflow id="162" from="StgValue_139" to="inB_addr_2" fromId="139" toId="32">
</dataflow>
<dataflow id="163" from="tmp_4" to="inB_addr_2" fromId="29" toId="32">
</dataflow>
<dataflow id="164" from="inB_addr_2" to="inB_load_2" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="i" to="tmp_2" fromId="13" toId="34">
</dataflow>
<dataflow id="166" from="inA" to="inA_addr_1" fromId="84" toId="35">
</dataflow>
<dataflow id="167" from="StgValue_139" to="inA_addr_1" fromId="139" toId="35">
</dataflow>
<dataflow id="168" from="tmp_2" to="inA_addr_1" fromId="34" toId="35">
</dataflow>
<dataflow id="169" from="inA_addr_1" to="inA_load_1" fromId="35" toId="36">
</dataflow>
<dataflow id="170" from="inB" to="inB_addr_1" fromId="85" toId="37">
</dataflow>
<dataflow id="171" from="StgValue_139" to="inB_addr_1" fromId="139" toId="37">
</dataflow>
<dataflow id="172" from="tmp_2" to="inB_addr_1" fromId="34" toId="37">
</dataflow>
<dataflow id="173" from="inB_addr_1" to="inB_load_1" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="i" to="tmp" fromId="13" toId="39">
</dataflow>
<dataflow id="175" from="inA" to="inA_addr" fromId="84" toId="40">
</dataflow>
<dataflow id="176" from="StgValue_139" to="inA_addr" fromId="139" toId="40">
</dataflow>
<dataflow id="177" from="tmp" to="inA_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="inA_addr" to="inA_load" fromId="40" toId="41">
</dataflow>
<dataflow id="179" from="inB" to="inB_addr" fromId="85" toId="42">
</dataflow>
<dataflow id="180" from="StgValue_139" to="inB_addr" fromId="139" toId="42">
</dataflow>
<dataflow id="181" from="tmp" to="inB_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="182" from="inB_addr" to="inB_load" fromId="42" toId="43">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="183" toId="44">
</dataflow>
<dataflow id="186" from="p_str" to="tmp_1" fromId="185" toId="44">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecPipeline" to="StgValue_45" fromId="187" toId="45">
</dataflow>
<dataflow id="189" from="StgValue_129" to="StgValue_45" fromId="129" toId="45">
</dataflow>
<dataflow id="190" from="StgValue_129" to="StgValue_45" fromId="129" toId="45">
</dataflow>
<dataflow id="191" from="StgValue_129" to="StgValue_45" fromId="129" toId="45">
</dataflow>
<dataflow id="192" from="StgValue_95" to="StgValue_45" fromId="95" toId="45">
</dataflow>
<dataflow id="194" from="p_str1" to="StgValue_45" fromId="193" toId="45">
</dataflow>
<dataflow id="195" from="inA_addr_4" to="inA_load_4" fromId="20" toId="46">
</dataflow>
<dataflow id="196" from="inB_addr_4" to="inB_load_4" fromId="22" toId="47">
</dataflow>
<dataflow id="197" from="inB_load_4" to="result_6" fromId="47" toId="48">
</dataflow>
<dataflow id="198" from="inA_load_4" to="result_6" fromId="46" toId="48">
</dataflow>
<dataflow id="199" from="inA_addr_3" to="inA_load_3" fromId="25" toId="50">
</dataflow>
<dataflow id="200" from="inB_addr_3" to="inB_load_3" fromId="27" toId="51">
</dataflow>
<dataflow id="201" from="inB_load_3" to="result_5" fromId="51" toId="52">
</dataflow>
<dataflow id="202" from="inA_load_3" to="result_5" fromId="50" toId="52">
</dataflow>
<dataflow id="203" from="inA_addr_2" to="inA_load_2" fromId="30" toId="54">
</dataflow>
<dataflow id="204" from="inB_addr_2" to="inB_load_2" fromId="32" toId="55">
</dataflow>
<dataflow id="205" from="inB_load_2" to="result_4" fromId="55" toId="56">
</dataflow>
<dataflow id="206" from="inA_load_2" to="result_4" fromId="54" toId="56">
</dataflow>
<dataflow id="207" from="inA_addr_1" to="inA_load_1" fromId="35" toId="58">
</dataflow>
<dataflow id="208" from="inB_addr_1" to="inB_load_1" fromId="37" toId="59">
</dataflow>
<dataflow id="209" from="inA_load_1" to="result_3" fromId="58" toId="60">
</dataflow>
<dataflow id="210" from="inB_load_1" to="result_3" fromId="59" toId="60">
</dataflow>
<dataflow id="211" from="inA_addr" to="inA_load" fromId="40" toId="62">
</dataflow>
<dataflow id="212" from="inB_addr" to="inB_load" fromId="42" toId="63">
</dataflow>
<dataflow id="213" from="inA_load" to="result_2" fromId="62" toId="64">
</dataflow>
<dataflow id="214" from="inB_load" to="result_2" fromId="63" toId="64">
</dataflow>
<dataflow id="215" from="result_6" to="result_1" fromId="48" toId="66">
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="4"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="216" from="StgValue_49" to="result_1" fromId="49" toId="66">
</dataflow>
<dataflow id="217" from="result_5" to="result_1" fromId="52" toId="66">
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="3"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="StgValue_53" to="result_1" fromId="53" toId="66">
</dataflow>
<dataflow id="219" from="result_4" to="result_1" fromId="56" toId="66">
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="2"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="StgValue_57" to="result_1" fromId="57" toId="66">
</dataflow>
<dataflow id="221" from="result_3" to="result_1" fromId="60" toId="66">
<condition id="72">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="222" from="StgValue_61" to="result_1" fromId="61" toId="66">
</dataflow>
<dataflow id="223" from="result_2" to="result_1" fromId="64" toId="66">
<condition id="73">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="op_read" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="224" from="StgValue_65" to="result_1" fromId="65" toId="66">
</dataflow>
<dataflow id="225" from="StgValue_95" to="result_1" fromId="95" toId="66">
<condition id="74">
<or_exp><and_exp><literal name="op_read" val="!4"/>
<literal name="op_read" val="!3"/>
<literal name="op_read" val="!2"/>
<literal name="op_read" val="!1"/>
<literal name="op_read" val="!0"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="StgValue_18" to="result_1" fromId="18" toId="66">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="227" toId="67">
</dataflow>
<dataflow id="229" from="p_str" to="empty_2" fromId="185" toId="67">
</dataflow>
<dataflow id="230" from="tmp_1" to="empty_2" fromId="44" toId="67">
</dataflow>
<dataflow id="231" from="result" to="StgValue_69" fromId="12" toId="69">
</dataflow>
<dataflow id="232" from="exitcond" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="233" from="op_read" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="234" from="exitcond" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="235" from="op_read" to="StgValue_3" fromId="10" toId="3">
</dataflow>
</dataflows>


</stg>
