INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:30:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 buffer16/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer17/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.826ns (12.798%)  route 5.628ns (87.202%))
  Logic Levels:           12  (LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2325, unset)         0.508     0.508    buffer16/clk
    SLICE_X7Y116         FDRE                                         r  buffer16/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer16/outs_reg[1]/Q
                         net (fo=4, routed)           0.418     1.142    buffer17/control/Memory_reg[0][4][1]
    SLICE_X5Y115         LUT3 (Prop_lut3_I2_O)        0.051     1.193 r  buffer17/control/Memory[0][1]_i_1__7/O
                         net (fo=10, routed)          0.469     1.661    buffer17/control/dataReg_reg[1]
    SLICE_X4Y116         LUT6 (Prop_lut6_I1_O)        0.129     1.790 r  buffer17/control/Memory[3][0]_i_2__0/O
                         net (fo=37, routed)          0.692     2.482    buffer59/fifo/Memory_reg[0][0]_3
    SLICE_X17Y109        LUT6 (Prop_lut6_I3_O)        0.043     2.525 r  buffer59/fifo/transmitValue_i_2__71/O
                         net (fo=9, routed)           0.320     2.845    buffer31/control/fullReg_i_2__50
    SLICE_X21Y106        LUT6 (Prop_lut6_I4_O)        0.043     2.888 r  buffer31/control/fullReg_i_6__5/O
                         net (fo=9, routed)           0.638     3.526    control_merge5/tehb/control/transmitValue_reg_2
    SLICE_X24Y93         LUT5 (Prop_lut5_I2_O)        0.043     3.569 f  control_merge5/tehb/control/transmitValue_i_5__13/O
                         net (fo=2, routed)           0.714     4.283    control_merge5/tehb/control/transmitValue_i_5__13_n_0
    SLICE_X20Y106        LUT6 (Prop_lut6_I3_O)        0.043     4.326 r  control_merge5/tehb/control/transmitValue_i_2__62/O
                         net (fo=4, routed)           0.438     4.763    buffer59/fifo/transmitValue_reg_1
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.043     4.806 f  buffer59/fifo/Empty_i_2__28/O
                         net (fo=5, routed)           0.307     5.113    fork25/control/generateBlocks[3].regblock/outputValid_i_2__1_1
    SLICE_X13Y110        LUT6 (Prop_lut6_I3_O)        0.043     5.156 r  fork25/control/generateBlocks[3].regblock/outputValid_i_3/O
                         net (fo=2, routed)           0.475     5.631    fork24/control/generateBlocks[0].regblock/outs_reg[5]
    SLICE_X9Y111         LUT6 (Prop_lut6_I3_O)        0.043     5.674 r  fork24/control/generateBlocks[0].regblock/transmitValue_i_11__0/O
                         net (fo=1, routed)           0.223     5.898    fork23/control/generateBlocks[3].regblock/transmitValue_reg_3
    SLICE_X8Y111         LUT6 (Prop_lut6_I3_O)        0.043     5.941 r  fork23/control/generateBlocks[3].regblock/transmitValue_i_4__0/O
                         net (fo=10, routed)          0.362     6.303    fork22/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X6Y114         LUT3 (Prop_lut3_I0_O)        0.043     6.346 r  fork22/control/generateBlocks[1].regblock/fullReg_i_2__1/O
                         net (fo=6, routed)           0.301     6.647    fork11/control/generateBlocks[2].regblock/dataReg_reg[4]_0
    SLICE_X5Y116         LUT6 (Prop_lut6_I4_O)        0.043     6.690 r  fork11/control/generateBlocks[2].regblock/dataReg[4]_i_1/O
                         net (fo=5, routed)           0.273     6.962    buffer17/dataReg_reg[4]_1[0]
    SLICE_X4Y116         FDRE                                         r  buffer17/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2325, unset)         0.483     8.183    buffer17/clk
    SLICE_X4Y116         FDRE                                         r  buffer17/dataReg_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X4Y116         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer17/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.991    




