 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 21 22:14:34 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 32.77%

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0307    0.2011     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.7936      0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5826 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.7936              0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.7936           0.0000     0.5826 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0307   0.0000 &   0.5826 f
  data arrival time                                                                    0.5826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                         0.0236     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.5826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1278


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1862   0.0000    0.4021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0318    0.2034     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.3105      0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.6055 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.3105              0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.3105           0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0318   0.0000 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                         0.0233     0.4604
  data required time                                                                   0.4604
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4604
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1452


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1864   0.0000    0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0306    0.2024     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.7692      0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.6064 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.7692              0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.7692           0.0000     0.6064 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0306   0.0000 &   0.6064 f
  data arrival time                                                                    0.6064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                             0.0000     0.4371
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4371 r
  library hold time                                                         0.0236     0.4607
  data required time                                                                   0.4607
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4607
  data arrival time                                                                   -0.6064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1457


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1864   0.0000    0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0312    0.2030     0.6069 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.0655      0.0000     0.6069 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.6069 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.0655              0.0000     0.6069 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.6069 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.0655           0.0000     0.6069 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0312   0.0000 &   0.6069 f
  data arrival time                                                                    0.6069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                         0.0235     0.4605
  data required time                                                                   0.4605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4605
  data arrival time                                                                   -0.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1464


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1864   0.0000    0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0313    0.2030     0.6070 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.0918      0.0000     0.6070 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.6070 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.0918              0.0000     0.6070 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.6070 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.0918           0.0000     0.6070 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0313   0.0000 &   0.6070 f
  data arrival time                                                                    0.6070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                         0.0235     0.4605
  data required time                                                                   0.4605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4605
  data arrival time                                                                   -0.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1465


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.0672   0.0000    0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0371    0.1933     0.5356 f
  core/be/be_calculator/comp_stage_reg/data_o[97] (net)     1   5.4762      0.0000     0.5356 f
  core/be/be_calculator/comp_stage_reg/data_o[97] (bsg_dff_width_p320_0)    0.0000     0.5356 f
  core/be/be_calculator/comp_stage_r_1__33_ (net)       5.4762              0.0000     0.5356 f
  core/be/be_calculator/comp_stage_mux/data0_i[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5356 f
  core/be/be_calculator/comp_stage_mux/data0_i[161] (net)   5.4762          0.0000     0.5356 f
  core/be/be_calculator/comp_stage_mux/U35/INP (NBUFFX2)          0.0371    0.0001 &   0.5357 f
  core/be/be_calculator/comp_stage_mux/U35/Z (NBUFFX2)            0.0343    0.0567     0.5924 f
  core/be/be_calculator/comp_stage_mux/data_o[161] (net)     3  12.8285     0.0000     0.5924 f
  core/be/be_calculator/comp_stage_mux/data_o[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5924 f
  core/be/be_calculator/comp_stage_n[97] (net)         12.8285              0.0000     0.5924 f
  core/be/be_calculator/comp_stage_reg/data_i[161] (bsg_dff_width_p320_0)   0.0000     0.5924 f
  core/be/be_calculator/comp_stage_reg/data_i[161] (net)  12.8285           0.0000     0.5924 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/D (DFFX1)   0.0343  -0.0002 &   0.5922 f
  data arrival time                                                                    0.5922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                            -0.0057     0.4258
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4258 r
  library hold time                                                         0.0197     0.4455
  data required time                                                                   0.4455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4455
  data arrival time                                                                   -0.5922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1467


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0340    0.1845     0.5659 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.9660      0.0000     0.5659 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5659 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.9660              0.0000     0.5659 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5659 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.9660           0.0000     0.5659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0340   0.0000 &   0.5660 r
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                        -0.0272     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1620


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1710   0.0000   0.3841 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0307   0.2012   0.5853 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.8198   0.0000   0.5853 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5853 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.8198      0.0000     0.5853 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5853 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.8198   0.0000   0.5853 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0307   0.0000 &   0.5854 f
  data arrival time                                                                    0.5854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0189     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.5854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1635


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/CLK (DFFX1)   0.0642   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/Q (DFFX1)   0.0287   0.1860   0.5351 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__58_ (net)     1   1.8773   0.0000   0.5351 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/IN1 (AND2X1)   0.0287    0.0000 &   0.5351 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/Q (AND2X1)     0.0267    0.0496     0.5847 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n234 (net)     1   2.6660    0.0000     0.5847 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/D (DFFX1)   0.0267   0.0000 &   0.5847 f
  data arrival time                                                                    0.5847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                         0.0192     0.4189
  data required time                                                                   0.4189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4189
  data arrival time                                                                   -0.5847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1657


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1897   0.0000   0.3871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0320   0.2038   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.3859   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.3859      0.0000     0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.3859   0.0000   0.5909 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0320   0.0000 &   0.5909 f
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  clock reconvergence pessimism                                            -0.0021     0.4050
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4050 r
  library hold time                                                         0.0186     0.4236
  data required time                                                                   0.4236
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4236
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1674


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0483   0.2146   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1  10.4894   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)  10.4894       0.0000     0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)  10.4894   0.0000   0.5984 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0483  -0.0103 &   0.5881 f
  data arrival time                                                                    0.5881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0037     0.4019
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.4019 r
  library hold time                                                         0.0149     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.5881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1713


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0310    0.2014     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.9330      0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5815 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.9330              0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.9330           0.0000     0.5815 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0310   0.0000 &   0.5815 f
  data arrival time                                                                    0.5815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0021     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3905 r
  library hold time                                                         0.0185     0.4090
  data required time                                                                   0.4090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4090
  data arrival time                                                                   -0.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1725


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1647   0.0000    0.3770 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0919    0.2415 @   0.6185 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2  30.2018      0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.6185 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)  30.2018          0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)  30.2018           0.0000     0.6185 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0920  -0.0006 @   0.6179 f
  data arrival time                                                                    0.6179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  clock reconvergence pessimism                                            -0.0053     0.4335
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.4335 r
  library hold time                                                         0.0107     0.4442
  data required time                                                                   0.4442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4442
  data arrival time                                                                   -0.6179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1737


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0818   0.2379   0.6393 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2  25.3493   0.0000   0.6393 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6393 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)  25.3493            0.0000     0.6393 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.6393 f
  core/be/be_checker/dispatch_pkt_o[24] (net)          25.3493              0.0000     0.6393 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.6393 f
  core/be/dispatch_pkt[24] (net)                       25.3493              0.0000     0.6393 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.6393 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)       25.3493              0.0000     0.6393 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.6393 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)  25.3493           0.0000     0.6393 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0818  -0.0104 &   0.6288 f
  data arrival time                                                                    0.6288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0021     0.4398
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.4398 r
  library hold time                                                         0.0136     0.4534
  data required time                                                                   0.4534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4534
  data arrival time                                                                   -0.6288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1755


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0493   0.2153   0.5991 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1  10.9228   0.0000   0.5991 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5991 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)  10.9228       0.0000     0.5991 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5991 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)  10.9228   0.0000   0.5991 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0493  -0.0063 &   0.5928 f
  data arrival time                                                                    0.5928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.4018 r
  library hold time                                                         0.0147     0.4165
  data required time                                                                   0.4165
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4165
  data arrival time                                                                   -0.5928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1764


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1707   0.0000   0.3824 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0489   0.2150   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1  10.7469   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)  10.7469       0.0000     0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)  10.7469   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0489  -0.0049 &   0.5925 f
  data arrival time                                                                    0.5925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0037     0.4011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                         0.0147     0.4159
  data required time                                                                   0.4159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4159
  data arrival time                                                                   -0.5925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1766


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1710   0.0000   0.3836 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0497   0.2155   0.5992 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1  11.0902   0.0000   0.5992 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5992 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)  11.0902       0.0000     0.5992 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5992 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)  11.0902   0.0000   0.5992 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0497  -0.0039 &   0.5953 f
  data arrival time                                                                    0.5953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                         0.0146     0.4166
  data required time                                                                   0.4166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4166
  data arrival time                                                                   -0.5953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0461   0.2131   0.5969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   9.5113   0.0000   0.5969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5969 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   9.5113       0.0000     0.5969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   9.5113   0.0000   0.5969 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0461  -0.0011 &   0.5959 f
  data arrival time                                                                    0.5959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  clock reconvergence pessimism                                            -0.0037     0.4015
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.4015 r
  library hold time                                                         0.0154     0.4169
  data required time                                                                   0.4169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4169
  data arrival time                                                                   -0.5959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2165   0.0000   0.4252 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0310   0.2053     0.6306 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.9878     0.0000     0.6306 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.6306 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.9878          0.0000     0.6306 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.6306 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.9878           0.0000     0.6306 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0310   0.0000 &   0.6306 f
  data arrival time                                                                    0.6306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  clock reconvergence pessimism                                            -0.0021     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4283 r
  library hold time                                                         0.0233     0.4516
  data required time                                                                   0.4516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4516
  data arrival time                                                                   -0.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1862   0.0000    0.4021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0354    0.1867     0.5888 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   3.4829      0.0000     0.5888 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5888 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   3.4829              0.0000     0.5888 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5888 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   3.4829           0.0000     0.5888 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0354   0.0000 &   0.5889 r
  data arrival time                                                                    0.5889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                        -0.0275     0.4095
  data required time                                                                   0.4095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4095
  data arrival time                                                                   -0.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1646   0.0000   0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0292   0.1994     0.5749 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.1592     0.0000     0.5749 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5749 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.1592   0.0000     0.5749 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5749 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.1592           0.0000     0.5749 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0292   0.0000 &   0.5749 f
  data arrival time                                                                    0.5749

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0172     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.5749
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/Q (DFFX1)   0.0370   0.1927   0.5418 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__53_ (net)     1   5.4499   0.0000   0.5418 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/IN1 (AND2X1)   0.0370   -0.0019 &   0.5399 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/Q (AND2X1)     0.0391    0.0601     0.6000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n214 (net)     1   6.8705    0.0000     0.6000 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/D (DFFX1)   0.0391  -0.0044 &   0.5956 f
  data arrival time                                                                    0.5956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                         0.0164     0.4161
  data required time                                                                   0.4161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4161
  data arrival time                                                                   -0.5956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0288    0.2075     0.6355 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.1007      0.0000     0.6355 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.6355 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.1007    0.0000     0.6355 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.6355 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.1007           0.0000     0.6355 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0288   0.0000 &   0.6355 f
  data arrival time                                                                    0.6355

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0053     0.4318
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4318 r
  library hold time                                                         0.0240     0.4558
  data required time                                                                   0.4558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4558
  data arrival time                                                                   -0.6355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1710   0.0000   0.3837 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0290   0.1998   0.5835 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.0790   0.0000   0.5835 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5835 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.0790       0.0000     0.5835 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5835 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.0790   0.0000   0.5835 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0290   0.0000 &   0.5835 f
  data arrival time                                                                    0.5835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0037     0.3861
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3861 r
  library hold time                                                         0.0177     0.4038
  data required time                                                                   0.4038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4038
  data arrival time                                                                   -0.5835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1864   0.0000    0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0339    0.1857     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.9416      0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5897 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.9416              0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.9416           0.0000     0.5897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0339   0.0000 &   0.5897 r
  data arrival time                                                                    0.5897

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                             0.0000     0.4371
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.4371 r
  library hold time                                                        -0.0271     0.4099
  data required time                                                                   0.4099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4099
  data arrival time                                                                   -0.5897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/CLK (DFFX1)   0.0641   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/Q (DFFX1)   0.0379   0.1935   0.5425 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__61_ (net)     1   5.8279   0.0000   0.5425 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/IN1 (AND2X1)   0.0379   -0.0047 &   0.5378 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/Q (AND2X1)     0.0395    0.0605     0.5983 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n246 (net)     1   6.9724    0.0000     0.5983 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/D (DFFX1)   0.0395   0.0002 &   0.5985 f
  data arrival time                                                                    0.5985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                            -0.0021     0.4023
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                         0.0163     0.4186
  data required time                                                                   0.4186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4186
  data arrival time                                                                   -0.5985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1710   0.0000   0.3837 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0289   0.1997   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.0300   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.0300       0.0000     0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.0300   0.0000   0.5834 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0289   0.0000 &   0.5834 f
  data arrival time                                                                    0.5834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  clock reconvergence pessimism                                            -0.0037     0.3857
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3857 r
  library hold time                                                         0.0177     0.4034
  data required time                                                                   0.4034
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4034
  data arrival time                                                                   -0.5834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1711   0.0000    0.3798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0290    0.1998     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.0765      0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5796 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.0765              0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.0765           0.0000     0.5796 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0290   0.0000 &   0.5796 f
  data arrival time                                                                    0.5796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3872     0.3872
  clock reconvergence pessimism                                            -0.0053     0.3818
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3818 r
  library hold time                                                         0.0176     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2703   0.0000    0.4277 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0288    0.2075     0.6351 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.0905      0.0000     0.6351 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.6351 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.0905    0.0000     0.6351 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.6351 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.0905            0.0000     0.6351 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0288    0.0000 &   0.6352 f
  data arrival time                                                                    0.6352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0053     0.4310
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4310 r
  library hold time                                                         0.0240     0.4550
  data required time                                                                   0.4550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4550
  data arrival time                                                                   -0.6352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/Q (DFFX1)   0.0396   0.1948   0.5438 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__52_ (net)     1   6.5500   0.0000   0.5438 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/IN1 (AND2X1)   0.0396   -0.0045 &   0.5393 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/Q (AND2X1)     0.0448    0.0642     0.6035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n210 (net)     1   8.7914    0.0000     0.6035 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/D (DFFX1)   0.0448  -0.0060 &   0.5975 f
  data arrival time                                                                    0.5975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                            -0.0021     0.4023
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                         0.0151     0.4173
  data required time                                                                   0.4173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4173
  data arrival time                                                                   -0.5975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1709   0.0000   0.3845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0290   0.1998   0.5843 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.0614   0.0000   0.5843 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5843 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.0614      0.0000     0.5843 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5843 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.0614   0.0000   0.5843 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0290   0.0000 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  clock reconvergence pessimism                                            -0.0037     0.3865
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3865 r
  library hold time                                                         0.0177     0.4042
  data required time                                                                   0.4042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4042
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0289   0.2018   0.6024 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.0858   0.0000   0.6024 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.6024 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.0858      0.0000     0.6024 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.6024 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.0858   0.0000   0.6024 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0289   0.0000 &   0.6024 f
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0193     0.4222
  data required time                                                                   0.4222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4222
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1944   0.0000   0.4000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0289   0.2017   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.0661   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.0661      0.0000     0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.0661   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0289   0.0000 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4022
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                         0.0193     0.4215
  data required time                                                                   0.4215
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4215
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.2693   0.0000    0.4273 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0293    0.2078     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.3044      0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.6352 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.3044    0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.3044            0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0293    0.0000 &   0.6352 f
  data arrival time                                                                    0.6352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0053     0.4310
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4310 r
  library hold time                                                         0.0239     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0292   0.2020   0.6026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.1926   0.0000   0.6026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.6026 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.1926      0.0000     0.6026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.6026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.1926   0.0000   0.6026 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0292   0.0000 &   0.6026 f
  data arrival time                                                                    0.6026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                         0.0193     0.4222
  data required time                                                                   0.4222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4222
  data arrival time                                                                   -0.6026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.2165   0.0000   0.4262 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0299   0.2045     0.6307 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.5419     0.0000     0.6307 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6307 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.5419          0.0000     0.6307 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6307 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.5419           0.0000     0.6307 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0299  -0.0009 &   0.6298 f
  data arrival time                                                                    0.6298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  clock reconvergence pessimism                                            -0.0057     0.4288
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4288 r
  library hold time                                                         0.0206     0.4494
  data required time                                                                   0.4494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4494
  data arrival time                                                                   -0.6298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1864   0.0000    0.4032 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0294    0.2015     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.2651      0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.6047 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.2651              0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.2651           0.0000     0.6047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0294   0.0000 &   0.6047 f
  data arrival time                                                                    0.6047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0102     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                         0.0187     0.4242
  data required time                                                                   0.4242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4242
  data arrival time                                                                   -0.6047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1707   0.0000   0.3824 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0480   0.2144   0.5967 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1  10.3371   0.0000   0.5967 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5967 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)  10.3371      0.0000     0.5967 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5967 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)  10.3371   0.0000   0.5967 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0480  -0.0010 &   0.5957 f
  data arrival time                                                                    0.5957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                            -0.0037     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.4002 r
  library hold time                                                         0.0150     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.5957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1897   0.0000    0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0296    0.2019     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.3586      0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5886 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.3586              0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.3586           0.0000     0.5886 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0296   0.0000 &   0.5886 f
  data arrival time                                                                    0.5886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  clock reconvergence pessimism                                            -0.0035     0.3893
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3893 r
  library hold time                                                         0.0188     0.4081
  data required time                                                                   0.4081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4081
  data arrival time                                                                   -0.5886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0288    0.2075     0.6366 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.1035        0.0000     0.6366 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6366 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.1035              0.0000     0.6366 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6366 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.1035             0.0000     0.6366 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0288    0.0000 &   0.6367 f
  data arrival time                                                                    0.6367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4321 r
  library hold time                                                         0.0240     0.4561
  data required time                                                                   0.4561
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4561
  data arrival time                                                                   -0.6367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1654   0.0000    0.3765 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0293    0.1995     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.1867      0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5760 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.1867   0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.1867           0.0000     0.5760 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0293   0.0000 &   0.5760 f
  data arrival time                                                                    0.5760

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0172     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.5760
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1864   0.0000    0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0347    0.1863     0.5902 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   3.2379      0.0000     0.5902 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5902 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   3.2379              0.0000     0.5902 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5902 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   3.2379           0.0000     0.5902 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0347   0.0000 &   0.5902 r
  data arrival time                                                                    0.5902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                        -0.0273     0.4097
  data required time                                                                   0.4097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4097
  data arrival time                                                                   -0.5902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0293   0.2021   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.2444   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.2444      0.0000     0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.2444   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0293   0.0000 &   0.6027 f
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0192     0.4221
  data required time                                                                   0.4221
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4221
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0293   0.2021   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.2566   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.2566      0.0000     0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.2566   0.0000   0.6027 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0293   0.0000 &   0.6027 f
  data arrival time                                                                    0.6027

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0192     0.4222
  data required time                                                                   0.4222
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4222
  data arrival time                                                                   -0.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1943   0.0000   0.3996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0293   0.2020   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.2254   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.2254      0.0000     0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.2254   0.0000   0.6017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0293   0.0000 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0037     0.4019
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.4019 r
  library hold time                                                         0.0192     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.2694   0.0000    0.4284 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0290    0.2076     0.6360 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.1793      0.0000     0.6360 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.6360 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.1793    0.0000     0.6360 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.6360 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.1793           0.0000     0.6360 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0290   0.0000 &   0.6360 f
  data arrival time                                                                    0.6360

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                         0.0240     0.4554
  data required time                                                                   0.4554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4554
  data arrival time                                                                   -0.6360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0297    0.2082     0.6361 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.4580      0.0000     0.6361 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.6361 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.4580    0.0000     0.6361 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.6361 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.4580           0.0000     0.6361 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0297   0.0000 &   0.6361 f
  data arrival time                                                                    0.6361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0053     0.4316
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4316 r
  library hold time                                                         0.0238     0.4555
  data required time                                                                   0.4555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4555
  data arrival time                                                                   -0.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1944   0.0000   0.4008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0295   0.2022   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.3265   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.3265      0.0000     0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.3265   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0295   0.0000 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                            -0.0037     0.4032
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.4032 r
  library hold time                                                         0.0192     0.4224
  data required time                                                                   0.4224
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4224
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1647   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0295   0.1997     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.3039     0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.3039   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.3039           0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0295   0.0000 &   0.5770 f
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3792
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3792 r
  library hold time                                                         0.0171     0.3963
  data required time                                                                   0.3963
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3963
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1864   0.0000    0.4040 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0348    0.1863     0.5903 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   3.2642      0.0000     0.5903 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5903 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   3.2642              0.0000     0.5903 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5903 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   3.2642           0.0000     0.5903 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0348   0.0000 &   0.5903 r
  data arrival time                                                                    0.5903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                             0.0000     0.4370
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.4370 r
  library hold time                                                        -0.0273     0.4097
  data required time                                                                   0.4097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4097
  data arrival time                                                                   -0.5903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0466   0.2134   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   9.7163   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   9.7163      0.0000     0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   9.7163   0.0000   0.5973 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0466   0.0003 &   0.5976 f
  data arrival time                                                                    0.5976

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  clock reconvergence pessimism                                            -0.0037     0.4016
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.4016 r
  library hold time                                                         0.0153     0.4169
  data required time                                                                   0.4169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4169
  data arrival time                                                                   -0.5976
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1647   0.0000   0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0296   0.1998     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.3427     0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5769 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.3427   0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.3427           0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0296   0.0000 &   0.5770 f
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                         0.0171     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0296    0.2003     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.3410      0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5804 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.3410              0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.3410           0.0000     0.5804 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0296   0.0000 &   0.5804 f
  data arrival time                                                                    0.5804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                         0.0175     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1647   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0296   0.1998     0.5761 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.3538     0.0000     0.5761 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5761 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.3538   0.0000     0.5761 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5761 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.3538           0.0000     0.5761 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0296   0.0000 &   0.5761 f
  data arrival time                                                                    0.5761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0171     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.5761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1864   0.0000    0.4035 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0298    0.2018     0.6053 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.4519      0.0000     0.6053 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.6053 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.4519              0.0000     0.6053 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.6053 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.4519           0.0000     0.6053 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0298   0.0000 &   0.6053 f
  data arrival time                                                                    0.6053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                         0.0186     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.6053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/CLK (DFFX1)   0.0641   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/Q (DFFX1)   0.0403   0.1954   0.5445 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__56_ (net)     1   6.8665   0.0000   0.5445 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/IN1 (AND2X1)   0.0403   -0.0046 &   0.5399 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/Q (AND2X1)     0.0386    0.0603     0.6002 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n226 (net)     1   6.6359    0.0000     0.6002 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/D (DFFX1)   0.0386  -0.0032 &   0.5970 f
  data arrival time                                                                    0.5970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                         0.0165     0.4162
  data required time                                                                   0.4162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4162
  data arrival time                                                                   -0.5970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0292    0.2077     0.6369 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.2514        0.0000     0.6369 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.6369 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.2514              0.0000     0.6369 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.6369 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.2514             0.0000     0.6369 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0292    0.0000 &   0.6369 f
  data arrival time                                                                    0.6369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4321 r
  library hold time                                                         0.0240     0.4561
  data required time                                                                   0.4561
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4561
  data arrival time                                                                   -0.6369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1709   0.0000   0.3845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0297   0.2003   0.5848 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.3655   0.0000   0.5848 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5848 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.3655      0.0000     0.5848 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5848 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.3655   0.0000   0.5848 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0297   0.0000 &   0.5848 f
  data arrival time                                                                    0.5848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  clock reconvergence pessimism                                            -0.0037     0.3864
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3864 r
  library hold time                                                         0.0175     0.4039
  data required time                                                                   0.4039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4039
  data arrival time                                                                   -0.5848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.2694   0.0000   0.4284 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0293   0.2078     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.2877     0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.6362 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.2877    0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.2877           0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0293   0.0000 &   0.6362 f
  data arrival time                                                                    0.6362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                         0.0239     0.4553
  data required time                                                                   0.4553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4553
  data arrival time                                                                   -0.6362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.2708   0.0000   0.4266 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0293   0.2079     0.6344 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.2830     0.0000     0.6344 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.6344 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.2830   0.0000     0.6344 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.6344 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.2830           0.0000     0.6344 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0293   0.0000 &   0.6344 f
  data arrival time                                                                    0.6344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  clock reconvergence pessimism                                            -0.0053     0.4296
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.4296 r
  library hold time                                                         0.0240     0.4535
  data required time                                                                   0.4535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4535
  data arrival time                                                                   -0.6344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1709   0.0000   0.3843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0296   0.2003   0.5846 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.3468   0.0000   0.5846 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5846 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.3468      0.0000     0.5846 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5846 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.3468   0.0000   0.5846 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0296   0.0000 &   0.5846 f
  data arrival time                                                                    0.5846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0037     0.3861
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3861 r
  library hold time                                                         0.0175     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1647   0.0000    0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0299    0.2000     0.5763 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.4512      0.0000     0.5763 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5763 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.4512    0.0000     0.5763 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5763 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.4512           0.0000     0.5763 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0299   0.0000 &   0.5763 f
  data arrival time                                                                    0.5763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0170     0.3953
  data required time                                                                   0.3953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3953
  data arrival time                                                                   -0.5763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1704   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0298    0.2004     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.4107      0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5801 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.4107              0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.4107           0.0000     0.5801 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0298   0.0000 &   0.5801 f
  data arrival time                                                                    0.5801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0174     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.5801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0295   0.2023   0.6028 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.3410   0.0000   0.6028 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.6028 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.3410      0.0000     0.6028 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.6028 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.3410   0.0000   0.6028 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0295   0.0000 &   0.6028 f
  data arrival time                                                                    0.6028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4064     0.4064
  clock reconvergence pessimism                                            -0.0037     0.4027
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.4027 r
  library hold time                                                         0.0192     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1897   0.0000    0.3866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0298    0.2021     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.4516      0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5887 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.4516             0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.4516           0.0000     0.5887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0298   0.0000 &   0.5887 f
  data arrival time                                                                    0.5887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                         0.0188     0.4077
  data required time                                                                   0.4077
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4077
  data arrival time                                                                   -0.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1943   0.0000   0.3995 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0296   0.2023   0.6019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.3806   0.0000   0.6019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.6019 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.3806      0.0000     0.6019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.6019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.3806   0.0000   0.6019 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0296   0.0000 &   0.6019 f
  data arrival time                                                                    0.6019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0037     0.4017
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.4017 r
  library hold time                                                         0.0192     0.4209
  data required time                                                                   0.4209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4209
  data arrival time                                                                   -0.6019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1712   0.0000    0.3807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0299    0.2005     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.4563      0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5812 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.4563              0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.4563           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0299   0.0000 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3826
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3826 r
  library hold time                                                         0.0175     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2694   0.0000     0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0295    0.2080     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.3976       0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.6362 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.3976              0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.3976            0.0000     0.6362 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0295    0.0000 &   0.6362 f
  data arrival time                                                                    0.6362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4312 r
  library hold time                                                         0.0239     0.4551
  data required time                                                                   0.4551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4551
  data arrival time                                                                   -0.6362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1647   0.0000    0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0299    0.2000     0.5755 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.4615      0.0000     0.5755 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5755 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.4615   0.0000     0.5755 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5755 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.4615           0.0000     0.5755 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0299   0.0000 &   0.5755 f
  data arrival time                                                                    0.5755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                         0.0170     0.3944
  data required time                                                                   0.3944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3944
  data arrival time                                                                   -0.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.0672   0.0000    0.3423 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0413    0.1770     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[97] (net)     1   5.5961      0.0000     0.5193 r
  core/be/be_calculator/comp_stage_reg/data_o[97] (bsg_dff_width_p320_0)    0.0000     0.5193 r
  core/be/be_calculator/comp_stage_r_1__33_ (net)       5.5961              0.0000     0.5193 r
  core/be/be_calculator/comp_stage_mux/data0_i[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5193 r
  core/be/be_calculator/comp_stage_mux/data0_i[161] (net)   5.5961          0.0000     0.5193 r
  core/be/be_calculator/comp_stage_mux/U35/INP (NBUFFX2)          0.0413    0.0001 &   0.5194 r
  core/be/be_calculator/comp_stage_mux/U35/Z (NBUFFX2)            0.0383    0.0599     0.5793 r
  core/be/be_calculator/comp_stage_mux/data_o[161] (net)     3  13.1381     0.0000     0.5793 r
  core/be/be_calculator/comp_stage_mux/data_o[161] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.5793 r
  core/be/be_calculator/comp_stage_n[97] (net)         13.1381              0.0000     0.5793 r
  core/be/be_calculator/comp_stage_reg/data_i[161] (bsg_dff_width_p320_0)   0.0000     0.5793 r
  core/be/be_calculator/comp_stage_reg/data_i[161] (net)  13.1381           0.0000     0.5793 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/D (DFFX1)   0.0383   0.0003 &   0.5796 r
  data arrival time                                                                    0.5796

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4315     0.4315
  clock reconvergence pessimism                                            -0.0057     0.4258
  core/be/be_calculator/comp_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.4258 r
  library hold time                                                        -0.0273     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2694   0.0000   0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0297   0.2081     0.6363 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.4635     0.0000     0.6363 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.6363 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.4635    0.0000     0.6363 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.6363 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.4635           0.0000     0.6363 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0297   0.0000 &   0.6363 f
  data arrival time                                                                    0.6363

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                         0.0239     0.4551
  data required time                                                                   0.4551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4551
  data arrival time                                                                   -0.6363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1864   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0300    0.2020     0.6057 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.5480      0.0000     0.6057 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.6057 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.5480              0.0000     0.6057 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.6057 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.5480           0.0000     0.6057 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0300   0.0000 &   0.6057 f
  data arrival time                                                                    0.6057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                         0.0185     0.4245
  data required time                                                                   0.4245
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4245
  data arrival time                                                                   -0.6057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0308   0.2015     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.8404     0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.8404   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.8404           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0308  -0.0009 &   0.5803 f
  data arrival time                                                                    0.5803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3816 r
  library hold time                                                         0.0175     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.5803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0299   0.2025   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.4889   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.4889      0.0000     0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.4889   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0299   0.0000 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4065     0.4065
  clock reconvergence pessimism                                            -0.0037     0.4028
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.4028 r
  library hold time                                                         0.0191     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2694   0.0000    0.4287 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0296    0.2081     0.6368 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.4355      0.0000     0.6368 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.6368 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.4355              0.0000     0.6368 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.6368 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.4355           0.0000     0.6368 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0296   0.0000 &   0.6368 f
  data arrival time                                                                    0.6368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0053     0.4317
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4317 r
  library hold time                                                         0.0238     0.4556
  data required time                                                                   0.4556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4556
  data arrival time                                                                   -0.6368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3868     0.3868
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1897   0.0000    0.3868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0307    0.2028     0.5896 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.8302      0.0000     0.5896 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5896 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.8302              0.0000     0.5896 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5896 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.8302            0.0000     0.5896 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0307   -0.0004 &   0.5892 f
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3929     0.3929
  clock reconvergence pessimism                                            -0.0035     0.3894
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3894 r
  library hold time                                                         0.0186     0.4079
  data required time                                                                   0.4079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4079
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1864   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0302    0.2021     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.6157      0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.6059 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.6157              0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.6157           0.0000     0.6059 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0302   0.0000 &   0.6059 f
  data arrival time                                                                    0.6059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                            -0.0102     0.4062
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4062 r
  library hold time                                                         0.0185     0.4246
  data required time                                                                   0.4246
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4246
  data arrival time                                                                   -0.6059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1647   0.0000   0.3771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0301   0.2002     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.5424     0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5773 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.5424   0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.5424           0.0000     0.5773 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0301   0.0000 &   0.5773 f
  data arrival time                                                                    0.5773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                         0.0170     0.3960
  data required time                                                                   0.3960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3960
  data arrival time                                                                   -0.5773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1647   0.0000    0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0297    0.1998     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.3562      0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5767 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.3562   0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.3562           0.0000     0.5767 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0297   0.0000 &   0.5767 f
  data arrival time                                                                    0.5767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0171     0.3954
  data required time                                                                   0.3954
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3954
  data arrival time                                                                   -0.5767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1897   0.0000     0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0303    0.2025     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.6584       0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5892 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.6584             0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.6584            0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0303    0.0000 &   0.5892 f
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  clock reconvergence pessimism                                            -0.0035     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3892 r
  library hold time                                                         0.0187     0.4079
  data required time                                                                   0.4079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4079
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1897   0.0000    0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0306    0.2027     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.7787      0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5894 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.7787              0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.7787           0.0000     0.5894 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0306  -0.0005 &   0.5889 f
  data arrival time                                                                    0.5889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                         0.0186     0.4075
  data required time                                                                   0.4075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4075
  data arrival time                                                                   -0.5889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0302   0.2011     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.6057     0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.6057    0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.6057           0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0302   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  clock reconvergence pessimism                                            -0.0053     0.3818
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3818 r
  library hold time                                                         0.0176     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1943   0.0000   0.3997 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0302   0.2028   0.6025 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.6275   0.0000   0.6025 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.6025 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.6275      0.0000     0.6025 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.6025 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.6275   0.0000   0.6025 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0302   0.0000 &   0.6025 f
  data arrival time                                                                    0.6025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                         0.0190     0.4210
  data required time                                                                   0.4210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4210
  data arrival time                                                                   -0.6025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1897   0.0000    0.3865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0305    0.2027     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.7669      0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5892 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.7669              0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.7669           0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0305   0.0000 &   0.5892 f
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3891 r
  library hold time                                                         0.0186     0.4077
  data required time                                                                   0.4077
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4077
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1944   0.0000   0.4002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0304   0.2029   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.6988   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.6988      0.0000     0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.6988   0.0000   0.6031 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0304   0.0000 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  clock reconvergence pessimism                                            -0.0037     0.4026
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.4026 r
  library hold time                                                         0.0190     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1862   0.0000    0.4021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0304    0.2022     0.6044 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.6813      0.0000     0.6044 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.6044 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.6813              0.0000     0.6044 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.6044 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.6813           0.0000     0.6044 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0304   0.0000 &   0.6044 f
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                            -0.0102     0.4044
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.4044 r
  library hold time                                                         0.0184     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3799     0.3799
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1704   0.0000    0.3799 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0306    0.2010     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.7609      0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5809 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.7609              0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.7609           0.0000     0.5809 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0306   0.0000 &   0.5810 f
  data arrival time                                                                    0.5810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                         0.0173     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1897   0.0000    0.3865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0307    0.2028     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.8175      0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5892 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.8175              0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.8175           0.0000     0.5892 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0307   0.0000 &   0.5893 f
  data arrival time                                                                    0.5893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3891 r
  library hold time                                                         0.0186     0.4077
  data required time                                                                   0.4077
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4077
  data arrival time                                                                   -0.5893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0300    0.2085     0.6365 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.6201      0.0000     0.6365 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.6365 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.6201    0.0000     0.6365 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.6365 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.6201           0.0000     0.6365 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0300   0.0000 &   0.6365 f
  data arrival time                                                                    0.6365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4311 r
  library hold time                                                         0.0237     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0305    0.2010     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.7258      0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5811 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.7258              0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.7258           0.0000     0.5811 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0305   0.0000 &   0.5811 f
  data arrival time                                                                    0.5811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                         0.0173     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3793     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1744   0.0000    0.3793 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0307    0.2014     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.7971      0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5808 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.7971   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.7971           0.0000     0.5808 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0307   0.0000 &   0.5808 f
  data arrival time                                                                    0.5808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3815 r
  library hold time                                                         0.0175     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.5808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4022     0.4022
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1862   0.0000    0.4022 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0305    0.2024     0.6045 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.7608      0.0000     0.6045 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.6045 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.7608              0.0000     0.6045 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.6045 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.7608           0.0000     0.6045 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0305   0.0000 &   0.6045 f
  data arrival time                                                                    0.6045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                            -0.0102     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4045 r
  library hold time                                                         0.0184     0.4228
  data required time                                                                   0.4228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4228
  data arrival time                                                                   -0.6045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0305   0.2030   0.6036 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.7490   0.0000   0.6036 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.6036 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.7490      0.0000     0.6036 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.6036 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.7490   0.0000   0.6036 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0305   0.0000 &   0.6036 f
  data arrival time                                                                    0.6036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0190     0.4219
  data required time                                                                   0.4219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4219
  data arrival time                                                                   -0.6036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4293     0.4293
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2694    0.0000     0.4293 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0300    0.2084     0.6377 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.6172        0.0000     0.6377 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6377 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.6172              0.0000     0.6377 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6377 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.6172              0.0000     0.6377 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0300    0.0000 &   0.6377 f
  data arrival time                                                                    0.6377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  clock reconvergence pessimism                                            -0.0053     0.4322
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4322 r
  library hold time                                                         0.0237     0.4560
  data required time                                                                   0.4560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4560
  data arrival time                                                                   -0.6377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1647   0.0000    0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0306    0.2006     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.7762      0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5769 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.7762    0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.7762           0.0000     0.5769 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0306   0.0000 &   0.5770 f
  data arrival time                                                                    0.5770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0168     0.3952
  data required time                                                                   0.3952
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3952
  data arrival time                                                                   -0.5770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.2701   0.0000    0.4279 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0303    0.2086     0.6366 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.7185      0.0000     0.6366 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.6366 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.7185    0.0000     0.6366 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.6366 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.7185            0.0000     0.6366 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0303    0.0000 &   0.6366 f
  data arrival time                                                                    0.6366

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4311 r
  library hold time                                                         0.0237     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.6366
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1864   0.0000    0.4035 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0308    0.2026     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.8701      0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.6061 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.8701              0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.8701           0.0000     0.6061 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0308   0.0000 &   0.6061 f
  data arrival time                                                                    0.6061

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                         0.0183     0.4243
  data required time                                                                   0.4243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4243
  data arrival time                                                                   -0.6061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1647   0.0000    0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0307    0.2006     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.7952      0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5779 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.7952   0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.7952           0.0000     0.5779 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0307   0.0000 &   0.5779 f
  data arrival time                                                                    0.5779

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3793 r
  library hold time                                                         0.0168     0.3961
  data required time                                                                   0.3961
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3961
  data arrival time                                                                   -0.5779
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0307    0.2011     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.7925      0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5812 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.7925              0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.7925           0.0000     0.5812 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0307   0.0000 &   0.5812 f
  data arrival time                                                                    0.5812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                         0.0172     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.5812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2165   0.0000   0.4253 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0305   0.2049     0.6302 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.7634     0.0000     0.6302 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.6302 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.7634          0.0000     0.6302 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.6302 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.7634           0.0000     0.6302 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0305   0.0000 &   0.6302 f
  data arrival time                                                                    0.6302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4335     0.4335
  clock reconvergence pessimism                                            -0.0057     0.4278
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4278 r
  library hold time                                                         0.0205     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.6302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2702   0.0000    0.4286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0312    0.2094     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.1123      0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.6380 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.1123    0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.1123            0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0312   -0.0008 &   0.6372 f
  data arrival time                                                                    0.6372

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0053     0.4318
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4318 r
  library hold time                                                         0.0235     0.4553
  data required time                                                                   0.4553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4553
  data arrival time                                                                   -0.6372
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.2707   0.0000    0.4265 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0302    0.2086     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.7005      0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6352 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.7005   0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.7005           0.0000     0.6352 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0302   0.0000 &   0.6352 f
  data arrival time                                                                    0.6352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  clock reconvergence pessimism                                            -0.0053     0.4296
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4296 r
  library hold time                                                         0.0237     0.4533
  data required time                                                                   0.4533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4533
  data arrival time                                                                   -0.6352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.2701   0.0000    0.4288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0300    0.2085     0.6373 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.6224      0.0000     0.6373 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.6373 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.6224    0.0000     0.6373 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.6373 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.6224           0.0000     0.6373 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0300   0.0000 &   0.6373 f
  data arrival time                                                                    0.6373

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0053     0.4316
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.4316 r
  library hold time                                                         0.0238     0.4554
  data required time                                                                   0.4554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4554
  data arrival time                                                                   -0.6373
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1944   0.0000   0.4002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0312   0.2036   0.6038 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.0568   0.0000   0.6038 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.6038 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.0568      0.0000     0.6038 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.6038 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.0568   0.0000   0.6038 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0312  -0.0008 &   0.6030 f
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0037     0.4023
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                         0.0188     0.4211
  data required time                                                                   0.4211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4211
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.2694   0.0000    0.4283 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0303    0.2087     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   2.7553      0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.6370 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   2.7553    0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   2.7553           0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0303   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0053     0.4313
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.4313 r
  library hold time                                                         0.0237     0.4550
  data required time                                                                   0.4550
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4550
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1943   0.0000   0.3996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0307   0.2032   0.6029 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.8601   0.0000   0.6029 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.6029 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.8601      0.0000     0.6029 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.6029 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.8601   0.0000   0.6029 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0307   0.0000 &   0.6029 f
  data arrival time                                                                    0.6029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                         0.0189     0.4209
  data required time                                                                   0.4209
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4209
  data arrival time                                                                   -0.6029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0316   0.2039   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.2232   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.2232      0.0000     0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.2232   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0316  -0.0008 &   0.6037 f
  data arrival time                                                                    0.6037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                         0.0187     0.4216
  data required time                                                                   0.4216
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4216
  data arrival time                                                                   -0.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.2694   0.0000    0.4282 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0304    0.2088     0.6369 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.7901      0.0000     0.6369 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.6369 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.7901              0.0000     0.6369 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.6369 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.7901           0.0000     0.6369 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0304   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                         0.0237     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0314   0.2021     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.1386     0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5817 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.1386   0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.1386           0.0000     0.5817 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0314   0.0000 &   0.5817 f
  data arrival time                                                                    0.5817

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                         0.0174     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5817
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1647   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0308   0.2007     0.5780 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   2.8466     0.0000     0.5780 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5780 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   2.8466   0.0000     0.5780 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5780 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   2.8466           0.0000     0.5780 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0308   0.0000 &   0.5780 f
  data arrival time                                                                    0.5780

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                         0.0168     0.3959
  data required time                                                                   0.3959
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3959
  data arrival time                                                                   -0.5780
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1647   0.0000    0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0309    0.2009     0.5781 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.9133      0.0000     0.5781 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5781 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.9133   0.0000     0.5781 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5781 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.9133           0.0000     0.5781 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0309   0.0000 &   0.5782 f
  data arrival time                                                                    0.5782

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3793 r
  library hold time                                                         0.0168     0.3960
  data required time                                                                   0.3960
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3960
  data arrival time                                                                   -0.5782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0305    0.2088     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.8053        0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.6380 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.8053              0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.8053              0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0305    0.0000 &   0.6380 f
  data arrival time                                                                    0.6380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  clock reconvergence pessimism                                            -0.0053     0.4322
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.4322 r
  library hold time                                                         0.0236     0.4559
  data required time                                                                   0.4559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4559
  data arrival time                                                                   -0.6380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1705   0.0000    0.3807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0310    0.2014     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.9320      0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5821 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.9320              0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.9320           0.0000     0.5821 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0310   0.0000 &   0.5821 f
  data arrival time                                                                    0.5821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3827
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3827 r
  library hold time                                                         0.0172     0.4000
  data required time                                                                   0.4000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4000
  data arrival time                                                                   -0.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0310   0.2034   0.6040 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.9574   0.0000   0.6040 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.6040 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.9574      0.0000     0.6040 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.6040 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.9574   0.0000   0.6040 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0310   0.0000 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                         0.0189     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1711   0.0000    0.3805 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0305    0.2011     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.7358      0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5816 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.7358              0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.7358           0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0305   0.0000 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                         0.0173     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2704   0.0000    0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0306    0.2089     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.8456      0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.6370 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.8456    0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.8456           0.0000     0.6370 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0306   0.0000 &   0.6370 f
  data arrival time                                                                    0.6370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                         0.0236     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2165   0.0000    0.4252 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0308    0.2052     0.6305 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.9299      0.0000     0.6305 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.6305 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.9299          0.0000     0.6305 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.6305 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.9299           0.0000     0.6305 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0308   0.0000 &   0.6305 f
  data arrival time                                                                    0.6305

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4336     0.4336
  clock reconvergence pessimism                                            -0.0057     0.4278
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4278 r
  library hold time                                                         0.0204     0.4483
  data required time                                                                   0.4483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4483
  data arrival time                                                                   -0.6305
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0309   0.2034   0.6039 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.9339   0.0000   0.6039 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.6039 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.9339      0.0000     0.6039 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.6039 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.9339   0.0000   0.6039 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0309  -0.0006 &   0.6033 f
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4022
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                         0.0189     0.4210
  data required time                                                                   0.4210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4210
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0311    0.2015     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.9807      0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5828 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.9807              0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.9807           0.0000     0.5828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0311   0.0000 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3834
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3834 r
  library hold time                                                         0.0171     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0312    0.2015     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   3.0203      0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5829 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   3.0203              0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   3.0203           0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0312   0.0000 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3835
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3835 r
  library hold time                                                         0.0171     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1864   0.0000    0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0311    0.2029     0.6062 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.0188      0.0000     0.6062 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.6062 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.0188              0.0000     0.6062 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.6062 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.0188           0.0000     0.6062 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0311   0.0000 &   0.6062 f
  data arrival time                                                                    0.6062

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0102     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                         0.0183     0.4239
  data required time                                                                   0.4239
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4239
  data arrival time                                                                   -0.6062
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1944   0.0000   0.3998 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0310   0.2034   0.6033 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.9712   0.0000   0.6033 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.6033 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.9712      0.0000     0.6033 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.6033 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.9712   0.0000   0.6033 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0310   0.0000 &   0.6033 f
  data arrival time                                                                    0.6033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4021
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.4021 r
  library hold time                                                         0.0188     0.4210
  data required time                                                                   0.4210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4210
  data arrival time                                                                   -0.6033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0312    0.2016     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.0299      0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5830 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.0299              0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.0299           0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0312   0.0000 &   0.5830 f
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3835
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3835 r
  library hold time                                                         0.0171     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1646   0.0000   0.3754 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0313   0.2011     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.0558     0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5765 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.0558   0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.0558           0.0000     0.5765 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0313   0.0000 &   0.5765 f
  data arrival time                                                                    0.5765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                         0.0167     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1705   0.0000    0.3815 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0312    0.2016     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   3.0416      0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5831 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   3.0416              0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   3.0416           0.0000     0.5831 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0312   0.0000 &   0.5832 f
  data arrival time                                                                    0.5832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0053     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3836 r
  library hold time                                                         0.0171     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.5832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/Q (DFFX1)   0.0407   0.1957   0.5448 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__62_ (net)     1   7.0406   0.0000   0.5448 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/IN1 (AND2X1)   0.0407   -0.0050 &   0.5398 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/Q (AND2X1)     0.0395    0.0611     0.6009 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n250 (net)     1   6.9455    0.0000     0.6009 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/D (DFFX1)   0.0395   0.0002 &   0.6011 f
  data arrival time                                                                    0.6011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                            -0.0021     0.4022
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                         0.0163     0.4185
  data required time                                                                   0.4185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4185
  data arrival time                                                                   -0.6011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.2694   0.0000   0.4283 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0309   0.2091     0.6374 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   2.9801     0.0000     0.6374 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.6374 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   2.9801    0.0000     0.6374 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.6374 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   2.9801           0.0000     0.6374 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0309   0.0000 &   0.6374 f
  data arrival time                                                                    0.6374

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0053     0.4313
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.4313 r
  library hold time                                                         0.0236     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6374
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1744   0.0000    0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0313    0.2020     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.0755      0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5816 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.0755   0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.0755           0.0000     0.5816 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0313   0.0000 &   0.5816 f
  data arrival time                                                                    0.5816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0174     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2704   0.0000     0.4291 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0300    0.2085     0.6375 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.6099       0.0000     0.6375 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.6375 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.6099              0.0000     0.6375 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.6375 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.6099             0.0000     0.6375 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0300    0.0000 &   0.6375 f
  data arrival time                                                                    0.6375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.4312 r
  library hold time                                                         0.0237     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1944   0.0000   0.4007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0313   0.2037   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.1150   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.1150      0.0000     0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.1150   0.0000   0.6044 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0313   0.0000 &   0.6045 f
  data arrival time                                                                    0.6045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                         0.0188     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1647   0.0000   0.3764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0316   0.2014     0.5778 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.2087     0.0000     0.5778 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5778 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.2087    0.0000     0.5778 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5778 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.2087           0.0000     0.5778 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0316  -0.0009 &   0.5768 f
  data arrival time                                                                    0.5768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                         0.0166     0.3941
  data required time                                                                   0.3941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3941
  data arrival time                                                                   -0.5768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2704   0.0000     0.4291 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0302    0.2086     0.6376 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.6757       0.0000     0.6376 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.6376 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.6757              0.0000     0.6376 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.6376 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.6757             0.0000     0.6376 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0302    0.0000 &   0.6377 f
  data arrival time                                                                    0.6377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.4312 r
  library hold time                                                         0.0237     0.4549
  data required time                                                                   0.4549
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4549
  data arrival time                                                                   -0.6377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1647   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0321    0.2018     0.5791 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.4288      0.0000     0.5791 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5791 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.4288   0.0000     0.5791 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5791 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.4288           0.0000     0.5791 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0321  -0.0007 &   0.5784 f
  data arrival time                                                                    0.5784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                         0.0165     0.3956
  data required time                                                                   0.3956
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3956
  data arrival time                                                                   -0.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0316    0.2019     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.2056      0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5820 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.2056              0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.2056           0.0000     0.5820 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0316   0.0000 &   0.5820 f
  data arrival time                                                                    0.5820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                         0.0170     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.5820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1647   0.0000   0.3764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0309   0.2008     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.8934     0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5772 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.8934    0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.8934           0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0309   0.0000 &   0.5772 f
  data arrival time                                                                    0.5772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                         0.0168     0.3943
  data required time                                                                   0.3943
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3943
  data arrival time                                                                   -0.5772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1712   0.0000    0.3806 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0321    0.2023     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.4175      0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5830 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.4175              0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.4175           0.0000     0.5830 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0321   0.0000 &   0.5830 f
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0053     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                         0.0169     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0312    0.2094     0.6386 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   3.1344        0.0000     0.6386 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.6386 f
  core/be/be_calculator/exc_stage_r[4] (net)            3.1344              0.0000     0.6386 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.6386 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   3.1344              0.0000     0.6386 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0312    0.0000 &   0.6386 f
  data arrival time                                                                    0.6386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.4321 r
  library hold time                                                         0.0235     0.4556
  data required time                                                                   0.4556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4556
  data arrival time                                                                   -0.6386
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1652   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0310   0.2009     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   2.9233     0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5772 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   2.9233   0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   2.9233           0.0000     0.5772 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0310   0.0000 &   0.5772 f
  data arrival time                                                                    0.5772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                         0.0168     0.3942
  data required time                                                                   0.3942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3942
  data arrival time                                                                   -0.5772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0324   0.2028     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.5306     0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.5306   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.5306           0.0000     0.5825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0324   0.0000 &   0.5825 f
  data arrival time                                                                    0.5825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  clock reconvergence pessimism                                            -0.0053     0.3823
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3823 r
  library hold time                                                         0.0172     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1646   0.0000    0.3752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0321    0.2018     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.4255      0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5770 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.4255   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.4255           0.0000     0.5770 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0321   0.0000 &   0.5771 f
  data arrival time                                                                    0.5771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                         0.0165     0.3939
  data required time                                                                   0.3939
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3939
  data arrival time                                                                   -0.5771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1744   0.0000   0.3795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0324   0.2029     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.5567     0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5824 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.5567   0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.5567           0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0324   0.0000 &   0.5824 f
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                         0.0172     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1647   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0319    0.2016     0.5788 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   3.3075      0.0000     0.5788 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5788 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   3.3075   0.0000     0.5788 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5788 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   3.3075           0.0000     0.5788 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0319   0.0000 &   0.5789 f
  data arrival time                                                                    0.5789

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                         0.0166     0.3957
  data required time                                                                   0.3957
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3957
  data arrival time                                                                   -0.5789
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2704    0.0000     0.4291 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0315    0.2096     0.6387 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.2417        0.0000     0.6387 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.6387 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.2417              0.0000     0.6387 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.6387 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.2417             0.0000     0.6387 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0315    0.0000 &   0.6388 f
  data arrival time                                                                    0.6388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.4321 r
  library hold time                                                         0.0234     0.4556
  data required time                                                                   0.4556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4556
  data arrival time                                                                   -0.6388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1864   0.0000    0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0321    0.2037     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   3.4531      0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.6076 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   3.4531              0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   3.4531           0.0000     0.6076 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0321   0.0000 &   0.6076 f
  data arrival time                                                                    0.6076

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0102     0.4063
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.4063 r
  library hold time                                                         0.0180     0.4244
  data required time                                                                   0.4244
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4244
  data arrival time                                                                   -0.6076
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1705   0.0000    0.3813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0318    0.2020     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.2707      0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5833 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.2707              0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.2707           0.0000     0.5833 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0318   0.0000 &   0.5834 f
  data arrival time                                                                    0.5834

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0053     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                         0.0170     0.4001
  data required time                                                                   0.4001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4001
  data arrival time                                                                   -0.5834
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4290     0.4290
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2704   0.0000     0.4290 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0306    0.2090     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.8867       0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.6380 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.8867              0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.8867             0.0000     0.6380 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0306    0.0000 &   0.6380 f
  data arrival time                                                                    0.6380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.4312 r
  library hold time                                                         0.0236     0.4548
  data required time                                                                   0.4548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4548
  data arrival time                                                                   -0.6380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1704   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0327    0.2027     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.6562      0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5824 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.6562              0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.6562           0.0000     0.5824 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0327  -0.0006 &   0.5819 f
  data arrival time                                                                    0.5819

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0168     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.5819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.2705   0.0000    0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0321    0.2102     0.6383 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.5253      0.0000     0.6383 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.6383 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.5253    0.0000     0.6383 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.6383 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.5253           0.0000     0.6383 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0321  -0.0005 &   0.6377 f
  data arrival time                                                                    0.6377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.4311 r
  library hold time                                                         0.0233     0.4544
  data required time                                                                   0.4544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4544
  data arrival time                                                                   -0.6377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4282     0.4282
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.2694   0.0000   0.4282 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0318   0.2099     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   3.3732     0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.6380 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    3.3732              0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   3.3732           0.0000     0.6380 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0318   0.0000 &   0.6381 f
  data arrival time                                                                    0.6381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0053     0.4313
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.4313 r
  library hold time                                                         0.0233     0.4547
  data required time                                                                   0.4547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4547
  data arrival time                                                                   -0.6381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.2701   0.0000    0.4292 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0319    0.2100     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   3.4205      0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.6392 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   3.4205              0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   3.4205           0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0319   0.0000 &   0.6392 f
  data arrival time                                                                    0.6392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  clock reconvergence pessimism                                            -0.0053     0.4322
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.4322 r
  library hold time                                                         0.0233     0.4556
  data required time                                                                   0.4556
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4556
  data arrival time                                                                   -0.6392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0329   0.2032     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.7511     0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.7511   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.7511           0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0329  -0.0005 &   0.5824 f
  data arrival time                                                                    0.5824

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0170     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1944   0.0000   0.4010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0323   0.2045   0.6055 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.5426   0.0000   0.6055 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.6055 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.5426      0.0000     0.6055 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.6055 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.5426   0.0000   0.6055 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0323   0.0000 &   0.6055 f
  data arrival time                                                                    0.6055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                            -0.0037     0.4033
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                         0.0185     0.4218
  data required time                                                                   0.4218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4218
  data arrival time                                                                   -0.6055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/CLK (DFFX1)   0.0642   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/Q (DFFX1)   0.0379   0.1935   0.5425 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__55_ (net)     1   5.8307   0.0000   0.5425 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/IN1 (AND2X1)   0.0379   -0.0035 &   0.5391 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/Q (AND2X1)     0.0407    0.0614     0.6004 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n222 (net)     1   7.4013    0.0000     0.6004 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/D (DFFX1)   0.0407  -0.0010 &   0.5995 f
  data arrival time                                                                    0.5995

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                         0.0160     0.4157
  data required time                                                                   0.4157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4157
  data arrival time                                                                   -0.5995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.2694   0.0000   0.4284 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0329   0.2108     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   3.8766     0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.6392 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   3.8766    0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   3.8766           0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0329  -0.0009 &   0.6383 f
  data arrival time                                                                    0.6383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                         0.0231     0.4545
  data required time                                                                   0.4545
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4545
  data arrival time                                                                   -0.6383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.2694   0.0000    0.4283 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0322    0.2102     0.6385 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   3.5465      0.0000     0.6385 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.6385 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   3.5465    0.0000     0.6385 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.6385 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   3.5465           0.0000     0.6385 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0322   0.0000 &   0.6385 f
  data arrival time                                                                    0.6385

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                         0.0233     0.4547
  data required time                                                                   0.4547
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4547
  data arrival time                                                                   -0.6385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0326    0.2030     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.6201      0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5827 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.6201   0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.6201           0.0000     0.5827 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0326   0.0000 &   0.5827 f
  data arrival time                                                                    0.5827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0171     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.5827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3868     0.3868
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1897   0.0000    0.3868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0328    0.2045     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.7517      0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5913 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.7517              0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.7517           0.0000     0.5913 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0328   0.0000 &   0.5913 f
  data arrival time                                                                    0.5913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3890
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3890 r
  library hold time                                                         0.0181     0.4071
  data required time                                                                   0.4071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4071
  data arrival time                                                                   -0.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0328   0.2032     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.7417     0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.7417   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.7417           0.0000     0.5829 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0328   0.0000 &   0.5830 f
  data arrival time                                                                    0.5830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3816 r
  library hold time                                                         0.0170     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.5830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0338    0.2040     0.5837 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   4.1712      0.0000     0.5837 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5837 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   4.1712   0.0000     0.5837 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5837 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   4.1712           0.0000     0.5837 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0338  -0.0009 &   0.5829 f
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0168     0.3985
  data required time                                                                   0.3985
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3985
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2701   0.0000    0.4286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0326    0.2105     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   3.7186      0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.6392 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   3.7186    0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   3.7186            0.0000     0.6392 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0326    0.0000 &   0.6392 f
  data arrival time                                                                    0.6392

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.4311 r
  library hold time                                                         0.0232     0.4543
  data required time                                                                   0.4543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4543
  data arrival time                                                                   -0.6392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1705   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0335    0.2034     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   4.0223      0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5843 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   4.0223              0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   4.0223           0.0000     0.5843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0335   0.0001 &   0.5843 f
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3827
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3827 r
  library hold time                                                         0.0166     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0373    0.2069     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   5.6669      0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5865 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   5.6669   0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   5.6669           0.0000     0.5865 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0373  -0.0035 &   0.5831 f
  data arrival time                                                                    0.5831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0160     0.3977
  data required time                                                                   0.3977
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3977
  data arrival time                                                                   -0.5831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3911     0.3911
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1819   0.0000   0.3911 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0350   0.2056   0.5968 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   4.6731   0.0000   0.5968 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5968 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   4.6731            0.0000     0.5968 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5968 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           4.6731              0.0000     0.5968 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5968 f
  core/be/dispatch_pkt[35] (net)                        4.6731              0.0000     0.5968 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5968 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        4.6731              0.0000     0.5968 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5968 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   4.6731           0.0000     0.5968 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0350  -0.0008 &   0.5960 f
  data arrival time                                                                    0.5960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0037     0.3931
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                         0.0170     0.4101
  data required time                                                                   0.4101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4101
  data arrival time                                                                   -0.5960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0367   0.1739     0.5146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.9358     0.0000     0.5146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5146 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.9358              0.0000     0.5146 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5146 r
  core/be/wb_pkt[59] (net)                              3.9358              0.0000     0.5146 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0367    0.0000 &   0.5146 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0473    0.0775 @   0.5922 r
  core/be/n104 (net)                            5      34.0318              0.0000     0.5922 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5922 r
  core/be/be_checker/wb_pkt_i[59] (net)                34.0318              0.0000     0.5922 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5922 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      34.0318              0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  34.0318     0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  34.0318   0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0343  -0.0042 @   0.5880 r d 
  data arrival time                                                                    0.5880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0376    0.2071     0.5868 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   5.7906      0.0000     0.5868 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5868 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   5.7906   0.0000     0.5868 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5868 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   5.7906           0.0000     0.5868 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0376  -0.0007 &   0.5862 f
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0159     0.3976
  data required time                                                                   0.3976
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3976
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3466     0.3466
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0639   0.0000   0.3466 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0398   0.1950   0.5416 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   6.6626   0.0000   0.5416 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5416 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   6.6626            0.0000     0.5416 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5416 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           6.6626              0.0000     0.5416 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5416 f
  core/be/dispatch_pkt[53] (net)                        6.6626              0.0000     0.5416 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5416 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        6.6626              0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   6.6626           0.0000     0.5416 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0398  -0.0013 &   0.5403 f
  data arrival time                                                                    0.5403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0057     0.3480
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3480 r
  library hold time                                                         0.0034     0.3515
  data required time                                                                   0.3515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3515
  data arrival time                                                                   -0.5403
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0367   0.1739     0.5146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.9358     0.0000     0.5146 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5146 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.9358              0.0000     0.5146 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5146 r
  core/be/wb_pkt[59] (net)                              3.9358              0.0000     0.5146 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0367    0.0000 &   0.5146 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0473    0.0775 @   0.5922 r
  core/be/n104 (net)                            5      34.0318              0.0000     0.5922 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.5922 r
  core/be/be_checker/wb_pkt_i[59] (net)                34.0318              0.0000     0.5922 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.5922 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      34.0318              0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.5922 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  34.0318     0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  34.0318   0.0000     0.5922 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0343  -0.0047 @   0.5875 r d 
  data arrival time                                                                    0.5875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0639   0.0000   0.3477 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0438   0.1979   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   8.3938   0.0000   0.5456 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   8.3938            0.0000     0.5456 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           8.3938              0.0000     0.5456 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5456 f
  core/be/dispatch_pkt[51] (net)                        8.3938              0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5456 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        8.3938              0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   8.3938           0.0000     0.5456 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0438  -0.0039 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                            -0.0057     0.3487
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3487 r
  library hold time                                                         0.0029     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0367   0.1739     0.5145 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.9323     0.0000     0.5145 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5145 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.9323              0.0000     0.5145 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5145 r
  core/be/wb_pkt[62] (net)                              3.9323              0.0000     0.5145 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0367    0.0000 &   0.5145 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0461    0.0771 @   0.5915 r
  core/be/n80 (net)                             5      31.7872              0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[62] (net)                31.7872              0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      31.7872              0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  31.7872     0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  31.7872   0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0334  -0.0005 @   0.5910 r d 
  data arrival time                                                                    0.5910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0641   0.0000   0.3486 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0420   0.1967   0.5453 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   7.5873   0.0000   0.5453 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5453 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   7.5873            0.0000     0.5453 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5453 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           7.5873              0.0000     0.5453 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5453 f
  core/be/dispatch_pkt[58] (net)                        7.5873              0.0000     0.5453 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5453 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        7.5873              0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   7.5873           0.0000     0.5453 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0420  -0.0010 &   0.5443 f
  data arrival time                                                                    0.5443

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  clock reconvergence pessimism                                            -0.0057     0.3498
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3498 r
  library hold time                                                         0.0032     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1710   0.0000   0.3841 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0340   0.1846   0.5687 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.9923   0.0000   0.5687 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5687 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.9923      0.0000     0.5687 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5687 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.9923   0.0000   0.5687 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0340   0.0000 &   0.5688 r
  data arrival time                                                                    0.5688

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0259     0.3771
  data required time                                                                   0.3771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3771
  data arrival time                                                                   -0.5688
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1941   0.0000   0.3978 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0505   0.2181   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1  11.4943   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)  11.4943       0.0000     0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)  11.4943   0.0000   0.6159 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0505  -0.0078 &   0.6081 f
  data arrival time                                                                    0.6081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0037     0.4019
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.4019 r
  library hold time                                                         0.0144     0.4163
  data required time                                                                   0.4163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4163
  data arrival time                                                                   -0.6081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0639   0.0000   0.3477 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0455   0.1991   0.5468 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.1703   0.0000   0.5468 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5468 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.1703            0.0000     0.5468 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5468 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.1703              0.0000     0.5468 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5468 f
  core/be/dispatch_pkt[50] (net)                        9.1703              0.0000     0.5468 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5468 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.1703              0.0000     0.5468 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5468 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.1703           0.0000     0.5468 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0455  -0.0034 &   0.5433 f
  data arrival time                                                                    0.5433

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                         0.0026     0.3512
  data required time                                                                   0.3512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3512
  data arrival time                                                                   -0.5433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0641   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0501   0.2023   0.5503 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2  11.2362   0.0000   0.5503 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5503 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)  11.2362            0.0000     0.5503 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5503 f
  core/be/be_checker/dispatch_pkt_o[54] (net)          11.2362              0.0000     0.5503 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5503 f
  core/be/dispatch_pkt[54] (net)                       11.2362              0.0000     0.5503 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5503 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)       11.2362              0.0000     0.5503 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5503 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)  11.2362           0.0000     0.5503 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0501  -0.0080 &   0.5423 f
  data arrival time                                                                    0.5423

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0057     0.3481
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3481 r
  library hold time                                                         0.0020     0.3501
  data required time                                                                   0.3501
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3501
  data arrival time                                                                   -0.5423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0367   0.1739     0.5145 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.9323     0.0000     0.5145 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5145 r
  core/be/be_calculator/wb_pkt_o[62] (net)              3.9323              0.0000     0.5145 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5145 r
  core/be/wb_pkt[62] (net)                              3.9323              0.0000     0.5145 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0367    0.0000 &   0.5145 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0461    0.0771 @   0.5915 r
  core/be/n80 (net)                             5      31.7872              0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[62] (net)                31.7872              0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      31.7872              0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  31.7872     0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  31.7872   0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0334  -0.0010 @   0.5905 r d 
  data arrival time                                                                    0.5905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1941   0.0000   0.3978 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0427   0.2128   0.6106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   8.0295   0.0000   0.6106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.6106 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   8.0295       0.0000     0.6106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.6106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   8.0295   0.0000   0.6106 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0427  -0.0004 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0037     0.4014
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.4014 r
  library hold time                                                         0.0162     0.4176
  data required time                                                                   0.4176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4176
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0642   0.0000   0.3489 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0421   0.1968   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   7.6591   0.0000   0.5458 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   7.6591            0.0000     0.5458 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           7.6591              0.0000     0.5458 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5458 f
  core/be/dispatch_pkt[48] (net)                        7.6591              0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5458 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        7.6591              0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   7.6591           0.0000     0.5458 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0421   0.0000 &   0.5458 f
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  clock reconvergence pessimism                                            -0.0057     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0031     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0639   0.0000   0.3467 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0423   0.1969   0.5436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   7.7460   0.0000   0.5436 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   7.7460            0.0000     0.5436 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5436 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           7.7460              0.0000     0.5436 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5436 f
  core/be/dispatch_pkt[52] (net)                        7.7460              0.0000     0.5436 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5436 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        7.7460              0.0000     0.5436 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5436 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   7.7460           0.0000     0.5436 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0423   0.0001 &   0.5437 f
  data arrival time                                                                    0.5437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0057     0.3479
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3479 r
  library hold time                                                         0.0031     0.3510
  data required time                                                                   0.3510
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3510
  data arrival time                                                                   -0.5437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0390   0.1755     0.5161 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.7704     0.0000     0.5161 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5161 r
  core/be/be_calculator/wb_pkt_o[58] (net)              4.7704              0.0000     0.5161 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5161 r
  core/be/wb_pkt[58] (net)                              4.7704              0.0000     0.5161 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0390    0.0000 &   0.5162 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0480    0.0787 @   0.5949 r
  core/be/n84 (net)                             5      36.3708              0.0000     0.5949 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5949 r
  core/be/be_checker/wb_pkt_i[58] (net)                36.3708              0.0000     0.5949 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5949 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      36.3708              0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  36.3708     0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  36.3708   0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0348  -0.0024 @   0.5925 r d 
  data arrival time                                                                    0.5925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0642   0.0000   0.3488 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0429   0.1974   0.5462 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   8.0046   0.0000   0.5462 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5462 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   8.0046            0.0000     0.5462 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5462 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           8.0046              0.0000     0.5462 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5462 f
  core/be/dispatch_pkt[56] (net)                        8.0046              0.0000     0.5462 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5462 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        8.0046              0.0000     0.5462 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5462 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   8.0046           0.0000     0.5462 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0429   0.0000 &   0.5462 f
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  clock reconvergence pessimism                                            -0.0057     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                         0.0030     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0691   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0527   0.1842     0.5266 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   9.8024     0.0000     0.5266 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5266 r
  core/be/be_calculator/wb_pkt_o[51] (net)              9.8024              0.0000     0.5266 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5266 r
  core/be/wb_pkt[51] (net)                              9.8024              0.0000     0.5266 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0527   -0.0093 &   0.5173 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0460    0.0819 @   0.5991 r
  core/be/n79 (net)                             5      33.7592              0.0000     0.5991 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5991 r
  core/be/be_checker/wb_pkt_i[51] (net)                33.7592              0.0000     0.5991 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5991 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      33.7592              0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5991 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  33.7592     0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  33.7592   0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0332  -0.0059 @   0.5932 r d 
  data arrival time                                                                    0.5932

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5932
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0642   0.0000   0.3489 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0458   0.1993   0.5482 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   9.2949   0.0000   0.5482 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5482 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   9.2949            0.0000     0.5482 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5482 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           9.2949              0.0000     0.5482 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5482 f
  core/be/dispatch_pkt[61] (net)                        9.2949              0.0000     0.5482 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5482 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        9.2949              0.0000     0.5482 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5482 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   9.2949           0.0000     0.5482 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0458  -0.0027 &   0.5455 f
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  clock reconvergence pessimism                                            -0.0057     0.3493
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3493 r
  library hold time                                                         0.0026     0.3519
  data required time                                                                   0.3519
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3519
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0390   0.1755     0.5161 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.7704     0.0000     0.5161 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5161 r
  core/be/be_calculator/wb_pkt_o[58] (net)              4.7704              0.0000     0.5161 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5161 r
  core/be/wb_pkt[58] (net)                              4.7704              0.0000     0.5161 r
  core/be/icc_place51/INP (NBUFFX8)                               0.0390    0.0000 &   0.5162 r
  core/be/icc_place51/Z (NBUFFX8)                                 0.0480    0.0787 @   0.5949 r
  core/be/n84 (net)                             5      36.3708              0.0000     0.5949 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.5949 r
  core/be/be_checker/wb_pkt_i[58] (net)                36.3708              0.0000     0.5949 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.5949 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      36.3708              0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.5949 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  36.3708     0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  36.3708   0.0000     0.5949 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0349  -0.0030 @   0.5920 r d 
  data arrival time                                                                    0.5920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0370   0.1741     0.5147 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.0473     0.0000     0.5147 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5147 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.0473              0.0000     0.5147 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5147 r
  core/be/wb_pkt[60] (net)                              4.0473              0.0000     0.5147 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0370    0.0000 &   0.5148 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0454    0.0767 @   0.5915 r
  core/be/n73 (net)                             5      29.9361              0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[60] (net)                29.9361              0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.9361              0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.9361     0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.9361   0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0328   0.0018 @   0.5933 r d 
  data arrival time                                                                    0.5933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.0691   0.0000   0.3440 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0385   0.1754     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[224] (net)     1   4.5835     0.0000     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[224] (bsg_dff_width_p320_0)   0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[32] (net)              4.5835              0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[32] (bp_be_calculator_top_02_0)            0.0000     0.5194 r
  core/be/wb_pkt[32] (net)                              4.5835              0.0000     0.5194 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0385   -0.0006 &   0.5187 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0485    0.0784 @   0.5972 r
  core/be/n113 (net)                            5      36.2299              0.0000     0.5972 r
  core/be/be_checker/wb_pkt_i[32] (bp_be_checker_top_02_0)                  0.0000     0.5972 r
  core/be/be_checker/wb_pkt_i[32] (net)                36.2299              0.0000     0.5972 r
  core/be/be_checker/scheduler/wb_pkt_i[32] (bp_be_scheduler_02_0)          0.0000     0.5972 r
  core/be/be_checker/scheduler/wb_pkt_i[32] (net)      36.2299              0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (bp_be_regfile_02_0)   0.0000   0.5972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (net)  36.2299     0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (net)  36.2299   0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[32] (saed90_64x32_2P)   0.0352  -0.0039 @   0.5933 r d 
  data arrival time                                                                    0.5933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0361   0.1735     0.5142 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.6978     0.0000     0.5142 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5142 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.6978              0.0000     0.5142 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5142 r
  core/be/wb_pkt[55] (net)                              3.6978              0.0000     0.5142 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0361    0.0000 &   0.5142 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0476    0.0770 @   0.5912 r
  core/be/n77 (net)                             5      33.1110              0.0000     0.5912 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5912 r
  core/be/be_checker/wb_pkt_i[55] (net)                33.1110              0.0000     0.5912 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5912 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      33.1110              0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5912 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  33.1110     0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  33.1110   0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0345   0.0023 @   0.5935 r d 
  data arrival time                                                                    0.5935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0641   0.0000   0.3483 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0424   0.1970   0.5454 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   7.7920   0.0000   0.5454 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5454 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   7.7920            0.0000     0.5454 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5454 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           7.7920              0.0000     0.5454 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5454 f
  core/be/dispatch_pkt[57] (net)                        7.7920              0.0000     0.5454 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5454 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        7.7920              0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   7.7920           0.0000     0.5454 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0424   0.0001 &   0.5454 f
  data arrival time                                                                    0.5454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0057     0.3485
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3485 r
  library hold time                                                         0.0031     0.3516
  data required time                                                                   0.3516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3516
  data arrival time                                                                   -0.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0493   0.2018   0.5501 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  10.8843   0.0000   0.5501 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5501 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  10.8843            0.0000     0.5501 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5501 f
  core/be/be_checker/dispatch_pkt_o[47] (net)          10.8843              0.0000     0.5501 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5501 f
  core/be/dispatch_pkt[47] (net)                       10.8843              0.0000     0.5501 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5501 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)       10.8843              0.0000     0.5501 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5501 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)  10.8843           0.0000     0.5501 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0493  -0.0052 &   0.5450 f
  data arrival time                                                                    0.5450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                            -0.0057     0.3488
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3488 r
  library hold time                                                         0.0021     0.3508
  data required time                                                                   0.3508
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3508
  data arrival time                                                                   -0.5450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0641   0.0000   0.3483 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0466   0.1999   0.5483 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   9.6678   0.0000   0.5483 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5483 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   9.6678            0.0000     0.5483 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5483 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           9.6678              0.0000     0.5483 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5483 f
  core/be/dispatch_pkt[60] (net)                        9.6678              0.0000     0.5483 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5483 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        9.6678              0.0000     0.5483 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5483 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   9.6678           0.0000     0.5483 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0466  -0.0029 &   0.5454 f
  data arrival time                                                                    0.5454

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                         0.0025     0.3511
  data required time                                                                   0.3511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3511
  data arrival time                                                                   -0.5454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1942


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0691   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0527   0.1842     0.5266 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   9.8024     0.0000     0.5266 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5266 r
  core/be/be_calculator/wb_pkt_o[51] (net)              9.8024              0.0000     0.5266 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5266 r
  core/be/wb_pkt[51] (net)                              9.8024              0.0000     0.5266 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0527   -0.0093 &   0.5173 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0460    0.0819 @   0.5991 r
  core/be/n79 (net)                             5      33.7592              0.0000     0.5991 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.5991 r
  core/be/be_checker/wb_pkt_i[51] (net)                33.7592              0.0000     0.5991 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.5991 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      33.7592              0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.5991 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  33.7592     0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  33.7592   0.0000     0.5991 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0332  -0.0065 @   0.5927 r d 
  data arrival time                                                                    0.5927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0453   0.1990   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   9.0928   0.0000   0.5475 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   9.0928            0.0000     0.5475 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           9.0928              0.0000     0.5475 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5475 f
  core/be/dispatch_pkt[59] (net)                        9.0928              0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5475 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        9.0928              0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   9.0928           0.0000     0.5475 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0453  -0.0013 &   0.5462 f
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0057     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                         0.0027     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0370   0.1741     0.5147 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   4.0473     0.0000     0.5147 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5147 r
  core/be/be_calculator/wb_pkt_o[60] (net)              4.0473              0.0000     0.5147 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5147 r
  core/be/wb_pkt[60] (net)                              4.0473              0.0000     0.5147 r
  core/be/icc_place40/INP (NBUFFX8)                               0.0370    0.0000 &   0.5148 r
  core/be/icc_place40/Z (NBUFFX8)                                 0.0454    0.0767 @   0.5915 r
  core/be/n73 (net)                             5      29.9361              0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.5915 r
  core/be/be_checker/wb_pkt_i[60] (net)                29.9361              0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.5915 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.9361              0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.9361     0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.9361   0.0000     0.5915 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0328   0.0013 @   0.5928 r d 
  data arrival time                                                                    0.5928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0361   0.1735     0.5142 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.6978     0.0000     0.5142 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5142 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.6978              0.0000     0.5142 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5142 r
  core/be/wb_pkt[55] (net)                              3.6978              0.0000     0.5142 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0361    0.0000 &   0.5142 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0476    0.0770 @   0.5912 r
  core/be/n77 (net)                             5      33.1110              0.0000     0.5912 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.5912 r
  core/be/be_checker/wb_pkt_i[55] (net)                33.1110              0.0000     0.5912 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.5912 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      33.1110              0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.5912 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  33.1110     0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  33.1110   0.0000     0.5912 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0346   0.0018 @   0.5930 r d 
  data arrival time                                                                    0.5930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3933     0.3933
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/CLK (DFFX1)   0.1822   0.0000   0.3933 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/Q (DFFX1)   0.0331   0.2041   0.5974 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__8_ (net)     1   3.8651   0.0000   0.5974 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U161/IN1 (AND2X1)   0.0331  -0.0009 &   0.5966 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U161/Q (AND2X1)    0.0411    0.0607     0.6573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n34 (net)     1   7.6076     0.0000     0.6573 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_/D (DFFX1)   0.0411  -0.0008 &   0.6564 f
  data arrival time                                                                    0.6564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4415     0.4415
  clock reconvergence pessimism                                            -0.0021     0.4394
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_/CLK (DFFX1)   0.0000   0.4394 r
  library hold time                                                         0.0219     0.4613
  data required time                                                                   0.4613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4613
  data arrival time                                                                   -0.6564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0641   0.0000   0.3481 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0461   0.1996   0.5477 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   9.4496   0.0000   0.5477 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5477 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   9.4496            0.0000     0.5477 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5477 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           9.4496              0.0000     0.5477 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5477 f
  core/be/dispatch_pkt[62] (net)                        9.4496              0.0000     0.5477 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5477 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        9.4496              0.0000     0.5477 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5477 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   9.4496           0.0000     0.5477 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0461  -0.0007 &   0.5469 f
  data arrival time                                                                    0.5469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  clock reconvergence pessimism                                            -0.0057     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                         0.0026     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.0641   0.0000   0.3479 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0440   0.1981   0.5461 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   8.5125   0.0000   0.5461 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5461 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   8.5125            0.0000     0.5461 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5461 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           8.5125              0.0000     0.5461 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5461 f
  core/be/dispatch_pkt[55] (net)                        8.5125              0.0000     0.5461 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5461 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        8.5125              0.0000     0.5461 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5461 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   8.5125           0.0000     0.5461 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0440   0.0000 &   0.5461 f
  data arrival time                                                                    0.5461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0057     0.3479
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3479 r
  library hold time                                                         0.0028     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.0691   0.0000   0.3440 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0385   0.1754     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[224] (net)     1   4.5835     0.0000     0.5194 r
  core/be/be_calculator/comp_stage_reg/data_o[224] (bsg_dff_width_p320_0)   0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[32] (net)              4.5835              0.0000     0.5194 r
  core/be/be_calculator/wb_pkt_o[32] (bp_be_calculator_top_02_0)            0.0000     0.5194 r
  core/be/wb_pkt[32] (net)                              4.5835              0.0000     0.5194 r
  core/be/icc_place80/INP (NBUFFX8)                               0.0385   -0.0006 &   0.5187 r
  core/be/icc_place80/Z (NBUFFX8)                                 0.0485    0.0784 @   0.5972 r
  core/be/n113 (net)                            5      36.2299              0.0000     0.5972 r
  core/be/be_checker/wb_pkt_i[32] (bp_be_checker_top_02_0)                  0.0000     0.5972 r
  core/be/be_checker/wb_pkt_i[32] (net)                36.2299              0.0000     0.5972 r
  core/be/be_checker/scheduler/wb_pkt_i[32] (bp_be_scheduler_02_0)          0.0000     0.5972 r
  core/be/be_checker/scheduler/wb_pkt_i[32] (net)      36.2299              0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (bp_be_regfile_02_0)   0.0000   0.5972 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (net)  36.2299     0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (net)  36.2299   0.0000     0.5972 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[32] (saed90_64x32_2P)   0.0353  -0.0034 @   0.5938 r d 
  data arrival time                                                                    0.5938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0461   0.1996   0.5479 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   9.4518   0.0000   0.5479 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5479 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   9.4518            0.0000     0.5479 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5479 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           9.4518              0.0000     0.5479 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5479 f
  core/be/dispatch_pkt[49] (net)                        9.4518              0.0000     0.5479 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5479 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        9.4518              0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   9.4518           0.0000     0.5479 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0461  -0.0013 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                         0.0026     0.3512
  data required time                                                                   0.3512
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3512
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0691   0.0000   0.3426 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0535   0.1846     0.5272 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1  10.1271     0.0000     0.5272 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5272 r
  core/be/be_calculator/wb_pkt_o[45] (net)             10.1271              0.0000     0.5272 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5272 r
  core/be/wb_pkt[45] (net)                             10.1271              0.0000     0.5272 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0535   -0.0099 &   0.5173 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0459    0.0820 @   0.5993 r
  core/be/n95 (net)                             5      33.4244              0.0000     0.5993 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5993 r
  core/be/be_checker/wb_pkt_i[45] (net)                33.4244              0.0000     0.5993 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5993 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.4244              0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5993 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.4244     0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.4244   0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0332  -0.0042 @   0.5952 r d 
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0691   0.0000   0.3425 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0551   0.1855     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1  10.7298     0.0000     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5280 r
  core/be/be_calculator/wb_pkt_o[49] (net)             10.7298              0.0000     0.5280 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5280 r
  core/be/wb_pkt[49] (net)                             10.7298              0.0000     0.5280 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0551   -0.0076 &   0.5204 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0469    0.0829 @   0.6033 r
  core/be/n108 (net)                            5      35.5537              0.0000     0.6033 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6033 r
  core/be/be_checker/wb_pkt_i[49] (net)                35.5537              0.0000     0.6033 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6033 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      35.5537              0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6033 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  35.5537     0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  35.5537   0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0339  -0.0081 @   0.5952 r d 
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1897   0.0000   0.3871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0356   0.1871   0.5742 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.5583   0.0000   0.5742 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.5742 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.5583      0.0000     0.5742 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.5742 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.5583   0.0000   0.5742 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0356   0.0000 &   0.5742 r
  data arrival time                                                                    0.5742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  clock reconvergence pessimism                                            -0.0021     0.4050
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.4050 r
  library hold time                                                        -0.0263     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.5742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0487   0.1816     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   8.2824     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[54] (net)              8.2824              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[54] (net)                              8.2824              0.0000     0.5222 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0487   -0.0051 &   0.5171 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0486    0.0815 @   0.5986 r
  core/be/n71 (net)                             5      36.9425              0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[54] (net)                36.9425              0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.9425              0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.9425     0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.9425   0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0486  -0.0028 @   0.5958 r d 
  data arrival time                                                                    0.5958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1647   0.0000   0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0538   0.2178     0.5946 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2  12.9359     0.0000     0.5946 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5946 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)  12.9359             0.0000     0.5946 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5946 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)  12.9359           0.0000     0.5946 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0538  -0.0084 &   0.5863 f
  data arrival time                                                                    0.5863

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  clock reconvergence pessimism                                            -0.0053     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                         0.0114     0.3902
  data required time                                                                   0.3902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3902
  data arrival time                                                                   -0.5863
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/CLK (DFFX1)   0.0642   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__58_/Q (DFFX1)   0.0313   0.1699   0.5189 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__58_ (net)     1   1.9642   0.0000   0.5189 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/IN1 (AND2X1)   0.0313    0.0000 &   0.5189 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U54/Q (AND2X1)     0.0308    0.0523     0.5713 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n234 (net)     1   2.8384    0.0000     0.5713 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/D (DFFX1)   0.0308   0.0000 &   0.5713 r
  data arrival time                                                                    0.5713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__58_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                        -0.0249     0.3749
  data required time                                                                   0.3749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3749
  data arrival time                                                                   -0.5713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0487   0.1816     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   8.2824     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[54] (net)              8.2824              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[54] (net)                              8.2824              0.0000     0.5222 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0487   -0.0051 &   0.5171 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0486    0.0815 @   0.5986 r
  core/be/n71 (net)                             5      36.9425              0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.5986 r
  core/be/be_checker/wb_pkt_i[54] (net)                36.9425              0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.5986 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.9425              0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.9425     0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.9425   0.0000     0.5986 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0486  -0.0033 @   0.5952 r d 
  data arrival time                                                                    0.5952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0486   0.1816     0.5221 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   8.2617     0.0000     0.5221 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5221 r
  core/be/be_calculator/wb_pkt_o[56] (net)              8.2617              0.0000     0.5221 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5221 r
  core/be/wb_pkt[56] (net)                              8.2617              0.0000     0.5221 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0486   -0.0040 &   0.5182 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0493    0.0819 @   0.6001 r
  core/be/n78 (net)                             5      38.8693              0.0000     0.6001 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6001 r
  core/be/be_checker/wb_pkt_i[56] (net)                38.8693              0.0000     0.6001 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6001 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.8693              0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6001 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.8693     0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.8693   0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0493  -0.0031 @   0.5970 r d 
  data arrival time                                                                    0.5970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1859   0.0000   0.4001 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0478   0.2155   0.6157 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2  10.2862   0.0000   0.6157 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6157 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)  10.2862            0.0000     0.6157 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.6157 f
  core/be/be_checker/dispatch_pkt_o[44] (net)          10.2862              0.0000     0.6157 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.6157 f
  core/be/dispatch_pkt[44] (net)                       10.2862              0.0000     0.6157 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.6157 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)       10.2862              0.0000     0.6157 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.6157 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)  10.2862           0.0000     0.6157 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0478  -0.0014 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4062     0.4062
  clock reconvergence pessimism                                            -0.0037     0.4024
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.4024 r
  library hold time                                                         0.0144     0.4168
  data required time                                                                   0.4168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4168
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0486   0.1816     0.5221 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   8.2617     0.0000     0.5221 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5221 r
  core/be/be_calculator/wb_pkt_o[56] (net)              8.2617              0.0000     0.5221 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5221 r
  core/be/wb_pkt[56] (net)                              8.2617              0.0000     0.5221 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0486   -0.0040 &   0.5182 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0493    0.0819 @   0.6001 r
  core/be/n78 (net)                             5      38.8693              0.0000     0.6001 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6001 r
  core/be/be_checker/wb_pkt_i[56] (net)                38.8693              0.0000     0.6001 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6001 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.8693              0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6001 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.8693     0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.8693   0.0000     0.6001 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0493  -0.0037 @   0.5964 r d 
  data arrival time                                                                    0.5964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3482     0.3482
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.0641   0.0000   0.3482 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0489   0.2015   0.5497 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2  10.7028   0.0000   0.5497 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5497 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)  10.7028            0.0000     0.5497 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_02_0)    0.0000     0.5497 f
  core/be/be_checker/dispatch_pkt_o[63] (net)          10.7028              0.0000     0.5497 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_02_0)            0.0000     0.5497 f
  core/be/dispatch_pkt[63] (net)                       10.7028              0.0000     0.5497 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_02_0)      0.0000     0.5497 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)       10.7028              0.0000     0.5497 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.5497 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)  10.7028           0.0000     0.5497 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0489  -0.0006 &   0.5491 f
  data arrival time                                                                    0.5491

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0057     0.3485
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3485 r
  library hold time                                                         0.0022     0.3507
  data required time                                                                   0.3507
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3507
  data arrival time                                                                   -0.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3769     0.3769
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1647   0.0000   0.3769 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0507   0.2157     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2  11.5488     0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5926 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)  11.5488             0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)  11.5488           0.0000     0.5926 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0507  -0.0032 &   0.5895 f
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  clock reconvergence pessimism                                            -0.0053     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                         0.0121     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0691   0.0000   0.3426 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0535   0.1846     0.5272 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1  10.1271     0.0000     0.5272 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5272 r
  core/be/be_calculator/wb_pkt_o[45] (net)             10.1271              0.0000     0.5272 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5272 r
  core/be/wb_pkt[45] (net)                             10.1271              0.0000     0.5272 r
  core/be/icc_place62/INP (NBUFFX8)                               0.0535   -0.0099 &   0.5173 r
  core/be/icc_place62/Z (NBUFFX8)                                 0.0459    0.0820 @   0.5993 r
  core/be/n95 (net)                             5      33.4244              0.0000     0.5993 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.5993 r
  core/be/be_checker/wb_pkt_i[45] (net)                33.4244              0.0000     0.5993 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.5993 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.4244              0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.5993 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.4244     0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.4244   0.0000     0.5993 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0331  -0.0024 @   0.5969 r d 
  data arrival time                                                                    0.5969

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5969
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4001     0.4001
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1859   0.0000   0.4001 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0531   0.2191   0.6192 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2  12.6206   0.0000   0.6192 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6192 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)  12.6206            0.0000     0.6192 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.6192 f
  core/be/be_checker/dispatch_pkt_o[41] (net)          12.6206              0.0000     0.6192 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.6192 f
  core/be/dispatch_pkt[41] (net)                       12.6206              0.0000     0.6192 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.6192 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)       12.6206              0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)  12.6206           0.0000     0.6192 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0531  -0.0050 &   0.6142 f
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4061     0.4061
  clock reconvergence pessimism                                            -0.0037     0.4023
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.4023 r
  library hold time                                                         0.0132     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.1647   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0488   0.2144     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)     3  10.6945     0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/commit_pkt_o[19] (net)         10.6945              0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (bsg_dff_width_p415_0)   0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_i[280] (net)  10.6945           0.0000     0.5907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)   0.0488  -0.0018 &   0.5890 f
  data arrival time                                                                    0.5890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                         0.0126     0.3900
  data required time                                                                   0.3900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3900
  data arrival time                                                                   -0.5890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0691   0.0000   0.3428 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0602   0.2099     0.5528 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3  15.7899     0.0000     0.5528 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5528 f
  core/be/be_calculator/wb_pkt_o[46] (net)             15.7899              0.0000     0.5528 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5528 f
  core/be/wb_pkt[46] (net)                             15.7899              0.0000     0.5528 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5528 f
  core/be/be_checker/wb_pkt_i[46] (net)                15.7899              0.0000     0.5528 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5528 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      15.7899              0.0000     0.5528 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5528 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  15.7899     0.0000     0.5528 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (bsg_dff_width_p68_0)   0.0000   0.5528 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[46] (net)  15.7899   0.0000   0.5528 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/D (DFFX1)   0.0602  -0.0066 &   0.5461 f
  data arrival time                                                                    0.5461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3516     0.3516
  clock reconvergence pessimism                                            -0.0057     0.3459
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_46_/CLK (DFFX1)   0.0000   0.3459 r
  library hold time                                                         0.0011     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1991


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0612   0.2106     0.5539 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  16.2381     0.0000     0.5539 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5539 f
  core/be/be_calculator/wb_pkt_o[41] (net)             16.2381              0.0000     0.5539 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5539 f
  core/be/wb_pkt[41] (net)                             16.2381              0.0000     0.5539 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5539 f
  core/be/be_checker/wb_pkt_i[41] (net)                16.2381              0.0000     0.5539 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5539 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      16.2381              0.0000     0.5539 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5539 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  16.2381     0.0000     0.5539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (bsg_dff_width_p68_0)   0.0000   0.5539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[41] (net)  16.2381   0.0000   0.5539 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/D (DFFX1)   0.0612  -0.0079 &   0.5461 f
  data arrival time                                                                    0.5461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  clock reconvergence pessimism                                            -0.0057     0.3458
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_41_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                         0.0009     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.5461
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0329   0.1898     0.5305 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.6607     0.0000     0.5305 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5305 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.6607              0.0000     0.5305 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5305 f
  core/be/wb_pkt[59] (net)                              3.6607              0.0000     0.5305 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0329    0.0000 &   0.5305 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0422    0.0724 @   0.6029 f
  core/be/n104 (net)                            5      33.7222              0.0000     0.6029 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6029 f
  core/be/be_checker/wb_pkt_i[59] (net)                33.7222              0.0000     0.6029 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6029 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      33.7222              0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6029 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  33.7222     0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  33.7222   0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0306  -0.0036 @   0.5993 f d 
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0507   0.1828     0.5234 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.0484     0.0000     0.5234 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5234 r
  core/be/be_calculator/wb_pkt_o[50] (net)              9.0484              0.0000     0.5234 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5234 r
  core/be/wb_pkt[50] (net)                              9.0484              0.0000     0.5234 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0507   -0.0046 &   0.5188 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0486    0.0820 @   0.6008 r
  core/be/n85 (net)                             5      36.8755              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (net)                36.8755              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      36.8755              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  36.8755     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  36.8755   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0486  -0.0015 @   0.5993 r d 
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0478   0.1811     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   7.9469     0.0000     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[61] (net)              7.9469              0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5216 r
  core/be/wb_pkt[61] (net)                              7.9469              0.0000     0.5216 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0478   -0.0050 &   0.5166 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0480    0.0803 @   0.5969 r
  core/be/n82 (net)                             5      34.3691              0.0000     0.5969 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5969 r
  core/be/be_checker/wb_pkt_i[61] (net)                34.3691              0.0000     0.5969 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5969 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.3691              0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5969 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.3691     0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.3691   0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0349   0.0024 @   0.5993 r d 
  data arrival time                                                                    0.5993

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1859   0.0000   0.4000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0530   0.2191   0.6191 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2  12.5925   0.0000   0.6191 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6191 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)  12.5925            0.0000     0.6191 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.6191 f
  core/be/be_checker/dispatch_pkt_o[42] (net)          12.5925              0.0000     0.6191 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.6191 f
  core/be/dispatch_pkt[42] (net)                       12.5925              0.0000     0.6191 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.6191 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)       12.5925              0.0000     0.6191 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.6191 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)  12.5925           0.0000     0.6191 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0530  -0.0044 &   0.6147 f
  data arrival time                                                                    0.6147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0132     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0476   0.1810     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   7.8704     0.0000     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[57] (net)              7.8704              0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5216 r
  core/be/wb_pkt[57] (net)                              7.8704              0.0000     0.5216 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0476   -0.0050 &   0.5165 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0483    0.0810 @   0.5975 r
  core/be/n86 (net)                             5      35.9731              0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[57] (net)                35.9731              0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.9731              0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.9731     0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.9731   0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0483   0.0019 @   0.5994 r d 
  data arrival time                                                                    0.5994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.5994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0547   0.1974   0.5812 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1  10.6618   0.0000   0.5812 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5812 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)  10.6618       0.0000     0.5812 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5812 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)  10.6618   0.0000   0.5812 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0547  -0.0113 &   0.5700 r
  data arrival time                                                                    0.5700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0037     0.4019
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.4019 r
  library hold time                                                        -0.0318     0.3701
  data required time                                                                   0.3701
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3701
  data arrival time                                                                   -0.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0343    0.1848     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.1054      0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5649 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.1054              0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.1054           0.0000     0.5649 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0343   0.0000 &   0.5649 r
  data arrival time                                                                    0.5649

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0021     0.3905
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3905 r
  library hold time                                                        -0.0259     0.3646
  data required time                                                                   0.3646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3646
  data arrival time                                                                   -0.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0329   0.1898     0.5305 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.6607     0.0000     0.5305 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.5305 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.6607              0.0000     0.5305 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.5305 f
  core/be/wb_pkt[59] (net)                              3.6607              0.0000     0.5305 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0329    0.0000 &   0.5305 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0422    0.0724 @   0.6029 f
  core/be/n104 (net)                            5      33.7222              0.0000     0.6029 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.6029 f
  core/be/be_checker/wb_pkt_i[59] (net)                33.7222              0.0000     0.6029 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.6029 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      33.7222              0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.6029 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  33.7222     0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  33.7222   0.0000     0.6029 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0307  -0.0042 @   0.5987 f d 
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0507   0.1828     0.5234 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   9.0484     0.0000     0.5234 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5234 r
  core/be/be_calculator/wb_pkt_o[50] (net)              9.0484              0.0000     0.5234 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5234 r
  core/be/wb_pkt[50] (net)                              9.0484              0.0000     0.5234 r
  core/be/icc_place52/INP (NBUFFX8)                               0.0507   -0.0046 &   0.5188 r
  core/be/icc_place52/Z (NBUFFX8)                                 0.0486    0.0820 @   0.6008 r
  core/be/n85 (net)                             5      36.8755              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[50] (net)                36.8755              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      36.8755              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  36.8755     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  36.8755   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0486  -0.0019 @   0.5988 r d 
  data arrival time                                                                    0.5988

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5988
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1859   0.0000   0.4000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0539   0.2197   0.6196 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2  12.9735   0.0000   0.6196 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6196 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)  12.9735            0.0000     0.6196 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.6196 f
  core/be/be_checker/dispatch_pkt_o[43] (net)          12.9735              0.0000     0.6196 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.6196 f
  core/be/dispatch_pkt[43] (net)                       12.9735              0.0000     0.6196 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.6196 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)       12.9735              0.0000     0.6196 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.6196 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)  12.9735           0.0000     0.6196 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0539  -0.0044 &   0.6152 f
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0130     0.4147
  data required time                                                                   0.4147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4147
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0478   0.1811     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   7.9469     0.0000     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[61] (net)              7.9469              0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5216 r
  core/be/wb_pkt[61] (net)                              7.9469              0.0000     0.5216 r
  core/be/icc_place49/INP (NBUFFX8)                               0.0478   -0.0050 &   0.5166 r
  core/be/icc_place49/Z (NBUFFX8)                                 0.0480    0.0803 @   0.5969 r
  core/be/n82 (net)                             5      34.3691              0.0000     0.5969 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.5969 r
  core/be/be_checker/wb_pkt_i[61] (net)                34.3691              0.0000     0.5969 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.5969 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.3691              0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.5969 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.3691     0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.3691   0.0000     0.5969 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0349   0.0020 @   0.5989 r d 
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0476   0.1810     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   7.8704     0.0000     0.5216 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[57] (net)              7.8704              0.0000     0.5216 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5216 r
  core/be/wb_pkt[57] (net)                              7.8704              0.0000     0.5216 r
  core/be/icc_place53/INP (NBUFFX8)                               0.0476   -0.0050 &   0.5165 r
  core/be/icc_place53/Z (NBUFFX8)                                 0.0483    0.0810 @   0.5975 r
  core/be/n86 (net)                             5      35.9731              0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.5975 r
  core/be/be_checker/wb_pkt_i[57] (net)                35.9731              0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.5975 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.9731              0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.9731     0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.9731   0.0000     0.5975 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0483   0.0014 @   0.5989 r d 
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0486   0.1816     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   8.2427     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[48] (net)              8.2427              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[48] (net)                              8.2427              0.0000     0.5222 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0486   -0.0006 &   0.5215 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0499    0.0819 @   0.6034 r
  core/be/n93 (net)                             5      38.9880              0.0000     0.6034 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6034 r
  core/be/be_checker/wb_pkt_i[48] (net)                38.9880              0.0000     0.6034 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6034 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      38.9880              0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6034 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  38.9880     0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  38.9880   0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0499  -0.0030 @   0.6004 r d 
  data arrival time                                                                    0.6004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3861     0.3861
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1897   0.0000   0.3861 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0481   0.2160     0.6022 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2  10.4040     0.0000     0.6022 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.6022 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)   10.4040              0.0000     0.6022 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.6022 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)  10.4040           0.0000     0.6022 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0481   0.0000 &   0.6022 f
  data arrival time                                                                    0.6022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3903     0.3903
  clock reconvergence pessimism                                            -0.0035     0.3868
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3868 r
  library hold time                                                         0.0146     0.4014
  data required time                                                                   0.4014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4014
  data arrival time                                                                   -0.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_281_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)   0.1646   0.0000   0.3754 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/Q (DFFX1)   0.0505   0.2156     0.5910 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (net)     3  11.4683     0.0000     0.5910 f
  core/be/be_calculator/calc_stage_reg/data_o[198] (bsg_dff_width_p415_0)   0.0000     0.5910 f
  core/be/be_calculator/commit_pkt_o[20] (net)         11.4683              0.0000     0.5910 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (bsg_dff_width_p415_0)   0.0000     0.5910 f
  core/be/be_calculator/calc_stage_reg/data_i[281] (net)  11.4683           0.0000     0.5910 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/D (DFFX1)   0.0505   0.0001 &   0.5911 f
  data arrival time                                                                    0.5911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3833     0.3833
  clock reconvergence pessimism                                            -0.0053     0.3780
  core/be/be_calculator/calc_stage_reg/data_r_reg_281_/CLK (DFFX1)          0.0000     0.3780 r
  library hold time                                                         0.0122     0.3902
  data required time                                                                   0.3902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3902
  data arrival time                                                                   -0.5911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_276_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)   0.1646   0.0000   0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/Q (DFFX1)   0.0509   0.2158     0.5914 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (net)     3  11.6375     0.0000     0.5914 f
  core/be/be_calculator/calc_stage_reg/data_o[193] (bsg_dff_width_p415_0)   0.0000     0.5914 f
  core/be/be_calculator/commit_pkt_o[15] (net)         11.6375              0.0000     0.5914 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (bsg_dff_width_p415_0)   0.0000     0.5914 f
  core/be/be_calculator/calc_stage_reg/data_i[276] (net)  11.6375           0.0000     0.5914 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/D (DFFX1)   0.0509  -0.0006 &   0.5908 f
  data arrival time                                                                    0.5908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_276_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                         0.0121     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.5908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0486   0.1816     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   8.2427     0.0000     0.5222 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[48] (net)              8.2427              0.0000     0.5222 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5222 r
  core/be/wb_pkt[48] (net)                              8.2427              0.0000     0.5222 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0486   -0.0006 &   0.5215 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0499    0.0819 @   0.6034 r
  core/be/n93 (net)                             5      38.9880              0.0000     0.6034 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6034 r
  core/be/be_checker/wb_pkt_i[48] (net)                38.9880              0.0000     0.6034 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6034 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      38.9880              0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6034 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  38.9880     0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  38.9880   0.0000     0.6034 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0499  -0.0036 @   0.5999 r d 
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0691   0.0000   0.3425 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0551   0.1855     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1  10.7298     0.0000     0.5280 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5280 r
  core/be/be_calculator/wb_pkt_o[49] (net)             10.7298              0.0000     0.5280 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5280 r
  core/be/wb_pkt[49] (net)                             10.7298              0.0000     0.5280 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0551   -0.0076 &   0.5204 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0469    0.0829 @   0.6033 r
  core/be/n108 (net)                            5      35.5537              0.0000     0.6033 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6033 r
  core/be/be_checker/wb_pkt_i[49] (net)                35.5537              0.0000     0.6033 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6033 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      35.5537              0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6033 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  35.5537     0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  35.5537   0.0000     0.6033 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0339  -0.0034 @   0.5999 r d 
  data arrival time                                                                    0.5999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.5999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3990     0.3990
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.1859   0.0000   0.3990 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0620   0.2250   0.6239 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2  16.5861   0.0000   0.6239 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6239 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)  16.5861            0.0000     0.6239 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.6239 f
  core/be/be_checker/dispatch_pkt_o[38] (net)          16.5861              0.0000     0.6239 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.6239 f
  core/be/dispatch_pkt[38] (net)                       16.5861              0.0000     0.6239 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.6239 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)       16.5861              0.0000     0.6239 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.6239 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)  16.5861           0.0000     0.6239 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0620  -0.0099 &   0.6140 f
  data arrival time                                                                    0.6140

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4051     0.4051
  clock reconvergence pessimism                                            -0.0037     0.4013
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.4013 r
  library hold time                                                         0.0111     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.6140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0328   0.1898     0.5304 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.6571     0.0000     0.5304 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5304 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.6571              0.0000     0.5304 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5304 f
  core/be/wb_pkt[62] (net)                              3.6571              0.0000     0.5304 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0328    0.0000 &   0.5304 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0410    0.0719 @   0.6023 f
  core/be/n80 (net)                             5      31.4777              0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[62] (net)                31.4777              0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      31.4777              0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  31.4777     0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  31.4777   0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0297  -0.0003 @   0.6020 f d 
  data arrival time                                                                    0.6020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0326   0.2047   0.6053 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   3.6441   0.0000   0.6053 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.6053 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   3.6441      0.0000     0.6053 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.6053 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   3.6441   0.0000   0.6053 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0326   0.0000 &   0.6054 f
  data arrival time                                                                    0.6054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0037     0.3862
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.3862 r
  library hold time                                                         0.0168     0.4030
  data required time                                                                   0.4030
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4030
  data arrival time                                                                   -0.6054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0691   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0779   0.2210     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3  23.6813     0.0000     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[38] (net)             23.6813              0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5649 f
  core/be/wb_pkt[38] (net)                             23.6813              0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[38] (net)                23.6813              0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      23.6813              0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  23.6813     0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[38] (bsg_dff_width_p68_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[38] (net)  23.6813   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_38_/D (DFFX1)   0.0779  -0.0200 &   0.5449 f
  data arrival time                                                                    0.5449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3506     0.3506
  clock reconvergence pessimism                                            -0.0057     0.3449
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3449 r
  library hold time                                                        -0.0027     0.3422
  data required time                                                                   0.3422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3422
  data arrival time                                                                   -0.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0691   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0650   0.2129     0.5565 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  17.9319     0.0000     0.5565 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5565 f
  core/be/be_calculator/wb_pkt_o[42] (net)             17.9319              0.0000     0.5565 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5565 f
  core/be/wb_pkt[42] (net)                             17.9319              0.0000     0.5565 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5565 f
  core/be/be_checker/wb_pkt_i[42] (net)                17.9319              0.0000     0.5565 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5565 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      17.9319              0.0000     0.5565 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5565 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  17.9319     0.0000     0.5565 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (bsg_dff_width_p68_0)   0.0000   0.5565 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[42] (net)  17.9319   0.0000   0.5565 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/D (DFFX1)   0.0650  -0.0077 &   0.5488 f
  data arrival time                                                                    0.5488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  clock reconvergence pessimism                                            -0.0057     0.3458
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_42_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                         0.0003     0.3461
  data required time                                                                   0.3461
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3461
  data arrival time                                                                   -0.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0328   0.1898     0.5304 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     1   3.6571     0.0000     0.5304 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.5304 f
  core/be/be_calculator/wb_pkt_o[62] (net)              3.6571              0.0000     0.5304 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_02_0)            0.0000     0.5304 f
  core/be/wb_pkt[62] (net)                              3.6571              0.0000     0.5304 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0328    0.0000 &   0.5304 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0410    0.0719 @   0.6023 f
  core/be/n80 (net)                             5      31.4777              0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_02_0)                  0.0000     0.6023 f
  core/be/be_checker/wb_pkt_i[62] (net)                31.4777              0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_02_0)          0.0000     0.6023 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      31.4777              0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_02_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  31.4777     0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  31.4777   0.0000     0.6023 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0298  -0.0007 @   0.6015 f d 
  data arrival time                                                                    0.6015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0449   0.1796     0.5245 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   6.8696     0.0000     0.5245 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5245 r
  core/be/be_calculator/wb_pkt_o[34] (net)              6.8696              0.0000     0.5245 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5245 r
  core/be/wb_pkt[34] (net)                              6.8696              0.0000     0.5245 r
  core/be/icc_place79/INP (NBUFFX16)                              0.0449    0.0000 &   0.5245 r
  core/be/icc_place79/Z (NBUFFX16)                                0.0441    0.0762 @   0.6008 r
  core/be/n112 (net)                            5      42.7228              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[34] (net)                42.7228              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      42.7228              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  42.7228     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  42.7228   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0441   0.0022 @   0.6030 r d 
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0348   0.1914     0.5321 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.4953     0.0000     0.5321 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5321 f
  core/be/be_calculator/wb_pkt_o[58] (net)              4.4953              0.0000     0.5321 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5321 f
  core/be/wb_pkt[58] (net)                              4.4953              0.0000     0.5321 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0348    0.0000 &   0.5321 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0429    0.0735 @   0.6056 f
  core/be/n84 (net)                             5      36.0612              0.0000     0.6056 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6056 f
  core/be/be_checker/wb_pkt_i[58] (net)                36.0612              0.0000     0.6056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      36.0612              0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  36.0612     0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  36.0612   0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0311  -0.0019 @   0.6037 f d 
  data arrival time                                                                    0.6037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0449   0.1796     0.5245 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   6.8696     0.0000     0.5245 r
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5245 r
  core/be/be_calculator/wb_pkt_o[34] (net)              6.8696              0.0000     0.5245 r
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5245 r
  core/be/wb_pkt[34] (net)                              6.8696              0.0000     0.5245 r
  core/be/icc_place79/INP (NBUFFX16)                              0.0449    0.0000 &   0.5245 r
  core/be/icc_place79/Z (NBUFFX16)                                0.0441    0.0762 @   0.6008 r
  core/be/n112 (net)                            5      42.7228              0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6008 r
  core/be/be_checker/wb_pkt_i[34] (net)                42.7228              0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6008 r
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      42.7228              0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  42.7228     0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  42.7228   0.0000     0.6008 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0441   0.0017 @   0.6024 r d 
  data arrival time                                                                    0.6024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0691   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0907   0.2042     0.5481 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3  24.2487     0.0000     0.5481 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5481 r
  core/be/be_calculator/wb_pkt_o[38] (net)             24.2487              0.0000     0.5481 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5481 r
  core/be/wb_pkt[38] (net)                             24.2487              0.0000     0.5481 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.5481 r
  core/be/be_checker/wb_pkt_i[38] (net)                24.2487              0.0000     0.5481 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.5481 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      24.2487              0.0000     0.5481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.5481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  24.2487     0.0000     0.5481 r
  core/be/be_checker/scheduler/int_regfile/U241/INP (NBUFFX8)     0.0907   -0.0227 &   0.5254 r
  core/be/be_checker/scheduler/int_regfile/U241/Z (NBUFFX8)       0.0429    0.0881 @   0.6135 r
  core/be/be_checker/scheduler/int_regfile/n130 (net)     2  20.0548        0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  20.0548   0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0309  -0.0097 @   0.6039 r d 
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3980     0.3980
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1943   0.0000   0.3980 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0622   0.2258   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2  16.6803   0.0000   0.6238 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)  16.6803            0.0000     0.6238 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[28] (net)          16.6803              0.0000     0.6238 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.6238 f
  core/be/dispatch_pkt[28] (net)                       16.6803              0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.6238 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)       16.6803              0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)  16.6803           0.0000     0.6238 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0622  -0.0069 &   0.6169 f
  data arrival time                                                                    0.6169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  clock reconvergence pessimism                                            -0.0037     0.4010
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.4010 r
  library hold time                                                         0.0117     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.6169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2042


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0331   0.1900     0.5307 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7722     0.0000     0.5307 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5307 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7722              0.0000     0.5307 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5307 f
  core/be/wb_pkt[60] (net)                              3.7722              0.0000     0.5307 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0331    0.0000 &   0.5307 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0403    0.0715 @   0.6022 f
  core/be/n73 (net)                             5      29.6265              0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[60] (net)                29.6265              0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.6265              0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.6265     0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.6265   0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0292   0.0017 @   0.6039 f d 
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1859   0.0000   0.4000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0547   0.2202   0.6202 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2  13.3457   0.0000   0.6202 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6202 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)  13.3457            0.0000     0.6202 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.6202 f
  core/be/be_checker/dispatch_pkt_o[40] (net)          13.3457              0.0000     0.6202 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.6202 f
  core/be/dispatch_pkt[40] (net)                       13.3457              0.0000     0.6202 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.6202 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)       13.3457              0.0000     0.6202 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.6202 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)  13.3457           0.0000     0.6202 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0547  -0.0014 &   0.6188 f
  data arrival time                                                                    0.6188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0128     0.4145
  data required time                                                                   0.4145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4145
  data arrival time                                                                   -0.6188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0555   0.1855     0.5261 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.8992     0.0000     0.5261 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5261 r
  core/be/be_calculator/wb_pkt_o[53] (net)             10.8992              0.0000     0.5261 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5261 r
  core/be/wb_pkt[53] (net)                             10.8992              0.0000     0.5261 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0555   -0.0018 &   0.5244 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0461    0.0811 @   0.6055 r
  core/be/n88 (net)                             3      29.1948              0.0000     0.6055 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6055 r
  core/be/be_checker/wb_pkt_i[53] (net)                29.1948              0.0000     0.6055 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6055 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      29.1948              0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  29.1948     0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  29.1948   0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0335  -0.0015 @   0.6039 r d 
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0323   0.1894     0.5301 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.4226     0.0000     0.5301 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5301 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.4226              0.0000     0.5301 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5301 f
  core/be/wb_pkt[55] (net)                              3.4226              0.0000     0.5301 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0323    0.0000 &   0.5301 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0418    0.0721 @   0.6022 f
  core/be/n77 (net)                             5      32.8014              0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[55] (net)                32.8014              0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      32.8014              0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  32.8014     0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  32.8014   0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0418   0.0021 @   0.6044 f d 
  data arrival time                                                                    0.6044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0348   0.1914     0.5321 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.4953     0.0000     0.5321 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.5321 f
  core/be/be_calculator/wb_pkt_o[58] (net)              4.4953              0.0000     0.5321 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.5321 f
  core/be/wb_pkt[58] (net)                              4.4953              0.0000     0.5321 f
  core/be/icc_place51/INP (NBUFFX8)                               0.0348    0.0000 &   0.5321 f
  core/be/icc_place51/Z (NBUFFX8)                                 0.0429    0.0735 @   0.6056 f
  core/be/n84 (net)                             5      36.0612              0.0000     0.6056 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.6056 f
  core/be/be_checker/wb_pkt_i[58] (net)                36.0612              0.0000     0.6056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.6056 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      36.0612              0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.6056 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  36.0612     0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  36.0612   0.0000     0.6056 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0312  -0.0025 @   0.6031 f d 
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3800     0.3800
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1704   0.0000   0.3800 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0528   0.2176     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  12.4895     0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5977 f
  core/be/be_calculator/commit_pkt_o[41] (net)         12.4895              0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  12.4895           0.0000     0.5977 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0528   0.0003 &   0.5979 f
  data arrival time                                                                    0.5979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3863     0.3863
  clock reconvergence pessimism                                            -0.0053     0.3810
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3810 r
  library hold time                                                         0.0120     0.3931
  data required time                                                                   0.3931
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3931
  data arrival time                                                                   -0.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3860     0.3860
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1897   0.0000   0.3860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0532   0.2195     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2  12.6911     0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.6055 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)  12.6911            0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)  12.6911           0.0000     0.6055 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0532   0.0001 &   0.6056 f
  data arrival time                                                                    0.6056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  clock reconvergence pessimism                                            -0.0035     0.3873
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.3873 r
  library hold time                                                         0.0134     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.6056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1646   0.0000   0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0322   0.1829     0.5583 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   2.3316     0.0000     0.5583 r
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5583 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   2.3316   0.0000     0.5583 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5583 r
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   2.3316           0.0000     0.5583 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0322   0.0000 &   0.5584 r
  data arrival time                                                                    0.5584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0249     0.3534
  data required time                                                                   0.3534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3534
  data arrival time                                                                   -0.5584
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0331   0.1900     0.5307 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7722     0.0000     0.5307 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.5307 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7722              0.0000     0.5307 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.5307 f
  core/be/wb_pkt[60] (net)                              3.7722              0.0000     0.5307 f
  core/be/icc_place40/INP (NBUFFX8)                               0.0331    0.0000 &   0.5307 f
  core/be/icc_place40/Z (NBUFFX8)                                 0.0403    0.0715 @   0.6022 f
  core/be/n73 (net)                             5      29.6265              0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[60] (net)                29.6265              0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.6265              0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.6265     0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.6265   0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0292   0.0013 @   0.6034 f d 
  data arrival time                                                                    0.6034

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0555   0.1855     0.5261 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.8992     0.0000     0.5261 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5261 r
  core/be/be_calculator/wb_pkt_o[53] (net)             10.8992              0.0000     0.5261 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5261 r
  core/be/wb_pkt[53] (net)                             10.8992              0.0000     0.5261 r
  core/be/icc_place55/INP (NBUFFX8)                               0.0555   -0.0018 &   0.5244 r
  core/be/icc_place55/Z (NBUFFX8)                                 0.0461    0.0811 @   0.6055 r
  core/be/n88 (net)                             3      29.1948              0.0000     0.6055 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6055 r
  core/be/be_checker/wb_pkt_i[53] (net)                29.1948              0.0000     0.6055 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6055 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      29.1948              0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6055 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  29.1948     0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  29.1948   0.0000     0.6055 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0336  -0.0020 @   0.6035 r d 
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.0691   0.0000   0.3440 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0344   0.1914     0.5353 f
  core/be/be_calculator/comp_stage_reg/data_o[224] (net)     1   4.3084     0.0000     0.5353 f
  core/be/be_calculator/comp_stage_reg/data_o[224] (bsg_dff_width_p320_0)   0.0000     0.5353 f
  core/be/be_calculator/wb_pkt_o[32] (net)              4.3084              0.0000     0.5353 f
  core/be/be_calculator/wb_pkt_o[32] (bp_be_calculator_top_02_0)            0.0000     0.5353 f
  core/be/wb_pkt[32] (net)                              4.3084              0.0000     0.5353 f
  core/be/icc_place80/INP (NBUFFX8)                               0.0344   -0.0005 &   0.5348 f
  core/be/icc_place80/Z (NBUFFX8)                                 0.0433    0.0732 @   0.6080 f
  core/be/n113 (net)                            5      35.8072              0.0000     0.6080 f
  core/be/be_checker/wb_pkt_i[32] (bp_be_checker_top_02_0)                  0.0000     0.6080 f
  core/be/be_checker/wb_pkt_i[32] (net)                35.8072              0.0000     0.6080 f
  core/be/be_checker/scheduler/wb_pkt_i[32] (bp_be_scheduler_02_0)          0.0000     0.6080 f
  core/be/be_checker/scheduler/wb_pkt_i[32] (net)      35.8072              0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (bp_be_regfile_02_0)   0.0000   0.6080 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (net)  35.8072     0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (net)  35.8072   0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[32] (saed90_64x32_2P)   0.0315  -0.0032 @   0.6048 f d 
  data arrival time                                                                    0.6048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0691   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0907   0.2042     0.5481 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3  24.2487     0.0000     0.5481 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.5481 r
  core/be/be_calculator/wb_pkt_o[38] (net)             24.2487              0.0000     0.5481 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_02_0)            0.0000     0.5481 r
  core/be/wb_pkt[38] (net)                             24.2487              0.0000     0.5481 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_02_0)                  0.0000     0.5481 r
  core/be/be_checker/wb_pkt_i[38] (net)                24.2487              0.0000     0.5481 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_02_0)          0.0000     0.5481 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      24.2487              0.0000     0.5481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_02_0)   0.0000   0.5481 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  24.2487     0.0000     0.5481 r
  core/be/be_checker/scheduler/int_regfile/U241/INP (NBUFFX8)     0.0907   -0.0227 &   0.5254 r
  core/be/be_checker/scheduler/int_regfile/U241/Z (NBUFFX8)       0.0429    0.0881 @   0.6135 r
  core/be/be_checker/scheduler/int_regfile/n130 (net)     2  20.0548        0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  20.0548   0.0000     0.6135 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0309  -0.0100 @   0.6035 r d 
  data arrival time                                                                    0.6035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1945   0.0000   0.4010 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0645   0.2272   0.6282 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2  17.6967   0.0000   0.6282 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6282 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)  17.6967            0.0000     0.6282 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.6282 f
  core/be/be_checker/dispatch_pkt_o[25] (net)          17.6967              0.0000     0.6282 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.6282 f
  core/be/dispatch_pkt[25] (net)                       17.6967              0.0000     0.6282 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.6282 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)       17.6967              0.0000     0.6282 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.6282 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)  17.6967           0.0000     0.6282 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0645  -0.0087 &   0.6195 f
  data arrival time                                                                    0.6195

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                            -0.0037     0.4031
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.4031 r
  library hold time                                                         0.0112     0.4143
  data required time                                                                   0.4143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4143
  data arrival time                                                                   -0.6195
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0559   0.1981   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1  11.0952   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)  11.0952       0.0000     0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)  11.0952   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0559  -0.0068 &   0.5751 r
  data arrival time                                                                    0.5751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.4018 r
  library hold time                                                        -0.0321     0.3697
  data required time                                                                   0.3697
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3697
  data arrival time                                                                   -0.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0691   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0463   0.2005     0.5429 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   9.5273     0.0000     0.5429 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5429 f
  core/be/be_calculator/wb_pkt_o[51] (net)              9.5273              0.0000     0.5429 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5429 f
  core/be/wb_pkt[51] (net)                              9.5273              0.0000     0.5429 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0463   -0.0086 &   0.5344 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0410    0.0760 @   0.6104 f
  core/be/n79 (net)                             5      33.4496              0.0000     0.6104 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6104 f
  core/be/be_checker/wb_pkt_i[51] (net)                33.4496              0.0000     0.6104 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6104 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      33.4496              0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6104 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  33.4496     0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  33.4496   0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0296  -0.0053 @   0.6051 f d 
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3982     0.3982
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1942   0.0000   0.3982 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0640   0.2269   0.6251 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2  17.4745   0.0000   0.6251 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6251 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)  17.4745            0.0000     0.6251 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.6251 f
  core/be/be_checker/dispatch_pkt_o[30] (net)          17.4745              0.0000     0.6251 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.6251 f
  core/be/dispatch_pkt[30] (net)                       17.4745              0.0000     0.6251 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.6251 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)       17.4745              0.0000     0.6251 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.6251 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)  17.4745           0.0000     0.6251 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0640  -0.0072 &   0.6179 f
  data arrival time                                                                    0.6179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0037     0.4011
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.4011 r
  library hold time                                                         0.0113     0.4124
  data required time                                                                   0.4124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4124
  data arrival time                                                                   -0.6179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3407     0.3407
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0672   0.0000   0.3407 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0323   0.1894     0.5301 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.4226     0.0000     0.5301 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.5301 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.4226              0.0000     0.5301 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.5301 f
  core/be/wb_pkt[55] (net)                              3.4226              0.0000     0.5301 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0323    0.0000 &   0.5301 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0418    0.0721 @   0.6022 f
  core/be/n77 (net)                             5      32.8014              0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.6022 f
  core/be/be_checker/wb_pkt_i[55] (net)                32.8014              0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.6022 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      32.8014              0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  32.8014     0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  32.8014   0.0000     0.6022 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0418   0.0017 @   0.6039 f d 
  data arrival time                                                                    0.6039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3993     0.3993
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1859   0.0000   0.3993 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0603   0.2239   0.6232 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2  15.7969   0.0000   0.6232 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6232 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)  15.7969            0.0000     0.6232 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.6232 f
  core/be/be_checker/dispatch_pkt_o[39] (net)          15.7969              0.0000     0.6232 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.6232 f
  core/be/dispatch_pkt[39] (net)                       15.7969              0.0000     0.6232 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.6232 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)       15.7969              0.0000     0.6232 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.6232 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)  15.7969           0.0000     0.6232 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0603  -0.0044 &   0.6188 f
  data arrival time                                                                    0.6188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0037     0.4017
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.4017 r
  library hold time                                                         0.0115     0.4132
  data required time                                                                   0.4132
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4132
  data arrival time                                                                   -0.6188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_277_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)   0.1646   0.0000   0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/Q (DFFX1)   0.0660   0.2257     0.6012 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (net)     3  18.3545     0.0000     0.6012 f
  core/be/be_calculator/calc_stage_reg/data_o[194] (bsg_dff_width_p415_0)   0.0000     0.6012 f
  core/be/be_calculator/commit_pkt_o[16] (net)         18.3545              0.0000     0.6012 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (bsg_dff_width_p415_0)   0.0000     0.6012 f
  core/be/be_calculator/calc_stage_reg/data_i[277] (net)  18.3545           0.0000     0.6012 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/D (DFFX1)   0.0660  -0.0094 &   0.5918 f
  data arrival time                                                                    0.5918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_277_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                         0.0086     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.5918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1710   0.0000   0.3837 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0320   0.1832   0.5670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.2514   0.0000   0.5670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5670 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.2514       0.0000     0.5670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.2514   0.0000   0.5670 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0320   0.0000 &   0.5670 r
  data arrival time                                                                    0.5670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0037     0.3861
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3861 r
  library hold time                                                        -0.0249     0.3612
  data required time                                                                   0.3612
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3612
  data arrival time                                                                   -0.5670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3999     0.3999
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1859   0.0000   0.3999 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0548   0.2203   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2  13.3842   0.0000   0.6201 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)  13.3842            0.0000     0.6201 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[45] (net)          13.3842              0.0000     0.6201 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.6201 f
  core/be/dispatch_pkt[45] (net)                       13.3842              0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.6201 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)       13.3842              0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)  13.3842           0.0000     0.6201 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0548   0.0002 &   0.6203 f
  data arrival time                                                                    0.6203

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4055     0.4055
  clock reconvergence pessimism                                            -0.0037     0.4018
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.4018 r
  library hold time                                                         0.0128     0.4145
  data required time                                                                   0.4145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4145
  data arrival time                                                                   -0.6203
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1707   0.0000   0.3824 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0554   0.1978   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1  10.9193   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)  10.9193       0.0000     0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)  10.9193   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0554  -0.0050 &   0.5751 r
  data arrival time                                                                    0.5751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4048     0.4048
  clock reconvergence pessimism                                            -0.0037     0.4011
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.4011 r
  library hold time                                                        -0.0319     0.3692
  data required time                                                                   0.3692
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3692
  data arrival time                                                                   -0.5751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0691   0.0000   0.3428 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0528   0.1842     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   9.8650     0.0000     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[44] (net)              9.8650              0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5270 r
  core/be/wb_pkt[44] (net)                              9.8650              0.0000     0.5270 r
  core/be/icc_place69/INP (NBUFFX8)                               0.0528   -0.0045 &   0.5225 r
  core/be/icc_place69/Z (NBUFFX8)                                 0.0472    0.0828 @   0.6053 r
  core/be/n102 (net)                            5      37.3279              0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[44] (net)                37.3279              0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.3279              0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.3279     0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.3279   0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0340   0.0003 @   0.6056 r d 
  data arrival time                                                                    0.6056

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6056
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1710   0.0000   0.3837 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0319   0.1831   0.5669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.2024   0.0000   0.5669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5669 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.2024       0.0000     0.5669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.2024   0.0000   0.5669 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0319   0.0000 &   0.5669 r
  data arrival time                                                                    0.5669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  clock reconvergence pessimism                                            -0.0037     0.3857
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3857 r
  library hold time                                                        -0.0249     0.3609
  data required time                                                                   0.3609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3609
  data arrival time                                                                   -0.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3765     0.3765
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1654   0.0000    0.3765 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0323    0.1830     0.5594 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.3591      0.0000     0.5594 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5594 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.3591   0.0000     0.5594 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5594 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.3591           0.0000     0.5594 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0323   0.0000 &   0.5594 r
  data arrival time                                                                    0.5594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0249     0.3534
  data required time                                                                   0.3534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3534
  data arrival time                                                                   -0.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3798     0.3798
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1711   0.0000    0.3798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0320    0.1832     0.5630 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.2489      0.0000     0.5630 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5630 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.2489              0.0000     0.5630 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5630 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.2489           0.0000     0.5630 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0320   0.0000 &   0.5630 r
  data arrival time                                                                    0.5630

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3872     0.3872
  clock reconvergence pessimism                                            -0.0053     0.3818
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3818 r
  library hold time                                                        -0.0249     0.3570
  data required time                                                                   0.3570
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3570
  data arrival time                                                                   -0.5630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1709   0.0000   0.3845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0319   0.1832   0.5677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.2338   0.0000   0.5677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5677 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.2338      0.0000     0.5677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.2338   0.0000   0.5677 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0319   0.0000 &   0.5678 r
  data arrival time                                                                    0.5678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  clock reconvergence pessimism                                            -0.0037     0.3865
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3865 r
  library hold time                                                        -0.0249     0.3616
  data required time                                                                   0.3616
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3616
  data arrival time                                                                   -0.5678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1647   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0326   0.1831     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.4763     0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.4763   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.4763           0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0326   0.0000 &   0.5604 r
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3792
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3792 r
  library hold time                                                        -0.0250     0.3543
  data required time                                                                   0.3543
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3543
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0691   0.0000   0.3424 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0463   0.2005     0.5429 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   9.5273     0.0000     0.5429 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.5429 f
  core/be/be_calculator/wb_pkt_o[51] (net)              9.5273              0.0000     0.5429 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.5429 f
  core/be/wb_pkt[51] (net)                              9.5273              0.0000     0.5429 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0463   -0.0086 &   0.5344 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0410    0.0760 @   0.6104 f
  core/be/n79 (net)                             5      33.4496              0.0000     0.6104 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.6104 f
  core/be/be_checker/wb_pkt_i[51] (net)                33.4496              0.0000     0.6104 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.6104 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      33.4496              0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.6104 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  33.4496     0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  33.4496   0.0000     0.6104 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0296  -0.0058 @   0.6046 f d 
  data arrival time                                                                    0.6046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1647   0.0000   0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0327   0.1832     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   2.5151     0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   2.5151   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   2.5151           0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0327   0.0000 &   0.5604 r
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                        -0.0250     0.3541
  data required time                                                                   0.3541
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3541
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1647   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0327   0.1832     0.5596 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.5262     0.0000     0.5596 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5596 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.5262   0.0000     0.5596 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5596 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.5262           0.0000     0.5596 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0327   0.0000 &   0.5596 r
  data arrival time                                                                    0.5596

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0250     0.3533
  data required time                                                                   0.3533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3533
  data arrival time                                                                   -0.5596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1862   0.0000   0.4021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.1293   0.2608 @   0.6629 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3  43.8918     0.0000     0.6629 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.6629 f
  core/be/be_calculator/commit_pkt_o[45] (net)         43.8918              0.0000     0.6629 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.6629 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)  43.8918           0.0000     0.6629 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.1293  -0.0149 @   0.6480 f
  data arrival time                                                                    0.6480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4380     0.4380
  clock reconvergence pessimism                                             0.0000     0.4380
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.4380 r
  library hold time                                                         0.0037     0.4417
  data required time                                                                   0.4417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4417
  data arrival time                                                                   -0.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1647   0.0000    0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0330    0.1834     0.5597 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.6236      0.0000     0.5597 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5597 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.6236    0.0000     0.5597 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5597 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.6236           0.0000     0.5597 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0330   0.0000 &   0.5597 r
  data arrival time                                                                    0.5597

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0251     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3755     0.3755
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1647   0.0000    0.3755 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0330    0.1834     0.5589 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.6339      0.0000     0.5589 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5589 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.6339   0.0000     0.5589 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5589 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.6339           0.0000     0.5589 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0330   0.0000 &   0.5589 r
  data arrival time                                                                    0.5589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                        -0.0251     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0327    0.1837     0.5638 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.5134      0.0000     0.5638 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5638 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.5134              0.0000     0.5638 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5638 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.5134           0.0000     0.5638 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0327   0.0000 &   0.5638 r
  data arrival time                                                                    0.5638

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                        -0.0251     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.5638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0691   0.0000   0.3428 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0528   0.1842     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   9.8650     0.0000     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[44] (net)              9.8650              0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_02_0)            0.0000     0.5270 r
  core/be/wb_pkt[44] (net)                              9.8650              0.0000     0.5270 r
  core/be/icc_place69/INP (NBUFFX8)                               0.0528   -0.0045 &   0.5225 r
  core/be/icc_place69/Z (NBUFFX8)                                 0.0472    0.0828 @   0.6053 r
  core/be/n102 (net)                            5      37.3279              0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_02_0)                  0.0000     0.6053 r
  core/be/be_checker/wb_pkt_i[44] (net)                37.3279              0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_02_0)          0.0000     0.6053 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      37.3279              0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_02_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  37.3279     0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  37.3279   0.0000     0.6053 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0342  -0.0002 @   0.6051 r d 
  data arrival time                                                                    0.6051

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1647   0.0000   0.3771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0333   0.1836     0.5607 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.7148     0.0000     0.5607 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.5607 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.7148   0.0000     0.5607 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.5607 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.7148           0.0000     0.5607 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0333   0.0000 &   0.5607 r
  data arrival time                                                                    0.5607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                        -0.0252     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3440     0.3440
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.0691   0.0000   0.3440 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0344   0.1914     0.5353 f
  core/be/be_calculator/comp_stage_reg/data_o[224] (net)     1   4.3084     0.0000     0.5353 f
  core/be/be_calculator/comp_stage_reg/data_o[224] (bsg_dff_width_p320_0)   0.0000     0.5353 f
  core/be/be_calculator/wb_pkt_o[32] (net)              4.3084              0.0000     0.5353 f
  core/be/be_calculator/wb_pkt_o[32] (bp_be_calculator_top_02_0)            0.0000     0.5353 f
  core/be/wb_pkt[32] (net)                              4.3084              0.0000     0.5353 f
  core/be/icc_place80/INP (NBUFFX8)                               0.0344   -0.0005 &   0.5348 f
  core/be/icc_place80/Z (NBUFFX8)                                 0.0433    0.0732 @   0.6080 f
  core/be/n113 (net)                            5      35.8072              0.0000     0.6080 f
  core/be/be_checker/wb_pkt_i[32] (bp_be_checker_top_02_0)                  0.0000     0.6080 f
  core/be/be_checker/wb_pkt_i[32] (net)                35.8072              0.0000     0.6080 f
  core/be/be_checker/scheduler/wb_pkt_i[32] (bp_be_scheduler_02_0)          0.0000     0.6080 f
  core/be/be_checker/scheduler/wb_pkt_i[32] (net)      35.8072              0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (bp_be_regfile_02_0)   0.0000   0.6080 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[32] (net)  35.8072     0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[32] (net)  35.8072   0.0000     0.6080 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[32] (saed90_64x32_2P)   0.0316  -0.0028 @   0.6052 f d 
  data arrival time                                                                    0.6052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0691   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0508   0.1831     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   9.0906     0.0000     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[39] (net)              9.0906              0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5270 r
  core/be/wb_pkt[39] (net)                              9.0906              0.0000     0.5270 r
  core/be/icc_place72/INP (NBUFFX16)                              0.0508    0.0002 &   0.5272 r
  core/be/icc_place72/Z (NBUFFX16)                                0.0454    0.0775 @   0.6047 r
  core/be/n105 (net)                            5      42.4204              0.0000     0.6047 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.6047 r
  core/be/be_checker/wb_pkt_i[39] (net)                42.4204              0.0000     0.6047 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.6047 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      42.4204              0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.6047 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  42.4204     0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  42.4204   0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0454   0.0018 @   0.6065 r d 
  data arrival time                                                                    0.6065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3768     0.3768
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1647   0.0000    0.3768 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0327    0.1832     0.5601 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.5286      0.0000     0.5601 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5601 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.5286   0.0000     0.5601 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5601 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.5286           0.0000     0.5601 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0327   0.0000 &   0.5601 r
  data arrival time                                                                    0.5601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0250     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1897   0.0000    0.3866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0803    0.2366     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2  24.6987      0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.6231 f
  core/be/be_calculator/calc_status_o[25] (net)        24.6987              0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)  24.6987           0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0803  -0.0192 &   0.6040 f
  data arrival time                                                                    0.6040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3890
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3890 r
  library hold time                                                         0.0081     0.3971
  data required time                                                                   0.3971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3971
  data arrival time                                                                   -0.6040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1709   0.0000   0.3845 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0328   0.1838   0.5682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.5379   0.0000   0.5682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5682 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.5379      0.0000     0.5682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.5379   0.0000   0.5682 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0328   0.0000 &   0.5682 r
  data arrival time                                                                    0.5682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3902     0.3902
  clock reconvergence pessimism                                            -0.0037     0.3864
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3864 r
  library hold time                                                        -0.0251     0.3613
  data required time                                                                   0.3613
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3613
  data arrival time                                                                   -0.5682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1704   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0329    0.1838     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.5831      0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5635 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.5831              0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.5831           0.0000     0.5635 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0329   0.0000 &   0.5635 r
  data arrival time                                                                    0.5635

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0252     0.3565
  data required time                                                                   0.3565
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3565
  data arrival time                                                                   -0.5635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1709   0.0000   0.3843 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0327   0.1837   0.5680 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.5192   0.0000   0.5680 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.5680 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.5192      0.0000     0.5680 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.5680 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.5192   0.0000   0.5680 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0327   0.0000 &   0.5680 r
  data arrival time                                                                    0.5680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  clock reconvergence pessimism                                            -0.0037     0.3861
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.3861 r
  library hold time                                                        -0.0251     0.3610
  data required time                                                                   0.3610
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3610
  data arrival time                                                                   -0.5680
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4012     0.4012
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1945   0.0000   0.4012 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0607   0.2249   0.6261 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2  15.9957   0.0000   0.6261 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6261 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)  15.9957            0.0000     0.6261 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.6261 f
  core/be/be_checker/dispatch_pkt_o[14] (net)          15.9957              0.0000     0.6261 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.6261 f
  core/be/dispatch_pkt[14] (net)                       15.9957              0.0000     0.6261 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.6261 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)       15.9957              0.0000     0.6261 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.6261 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)  15.9957           0.0000     0.6261 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0607  -0.0036 &   0.6225 f
  data arrival time                                                                    0.6225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                            -0.0037     0.4033
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.4033 r
  library hold time                                                         0.0121     0.4154
  data required time                                                                   0.4154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4154
  data arrival time                                                                   -0.6225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0643   0.2271   0.6285 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2  17.6081   0.0000   0.6285 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6285 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)  17.6081            0.0000     0.6285 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.6285 f
  core/be/be_checker/dispatch_pkt_o[15] (net)          17.6081              0.0000     0.6285 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.6285 f
  core/be/dispatch_pkt[15] (net)                       17.6081              0.0000     0.6285 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.6285 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)       17.6081              0.0000     0.6285 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.6285 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)  17.6081           0.0000     0.6285 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0643  -0.0068 &   0.6216 f
  data arrival time                                                                    0.6216

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                            -0.0037     0.4032
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.4032 r
  library hold time                                                         0.0113     0.4145
  data required time                                                                   0.4145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4145
  data arrival time                                                                   -0.6216
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1647   0.0000    0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0343    0.1843     0.5615 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.0857      0.0000     0.5615 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5615 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.0857   0.0000     0.5615 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5615 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.0857           0.0000     0.5615 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0343  -0.0006 &   0.5609 r
  data arrival time                                                                    0.5609

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3793 r
  library hold time                                                        -0.0255     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5609
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1712   0.0000    0.3807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0330    0.1839     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.6287      0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5646 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.6287              0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.6287           0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0330   0.0000 &   0.5646 r
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3826
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3826 r
  library hold time                                                        -0.0252     0.3574
  data required time                                                                   0.3574
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3574
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3439     0.3439
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0691   0.0000   0.3439 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0508   0.1831     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   9.0906     0.0000     0.5270 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[39] (net)              9.0906              0.0000     0.5270 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_02_0)            0.0000     0.5270 r
  core/be/wb_pkt[39] (net)                              9.0906              0.0000     0.5270 r
  core/be/icc_place72/INP (NBUFFX16)                              0.0508    0.0002 &   0.5272 r
  core/be/icc_place72/Z (NBUFFX16)                                0.0454    0.0775 @   0.6047 r
  core/be/n105 (net)                            5      42.4204              0.0000     0.6047 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_02_0)                  0.0000     0.6047 r
  core/be/be_checker/wb_pkt_i[39] (net)                42.4204              0.0000     0.6047 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_02_0)          0.0000     0.6047 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      42.4204              0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_02_0)   0.0000   0.6047 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  42.4204     0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  42.4204   0.0000     0.6047 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0454   0.0011 @   0.6058 r d 
  data arrival time                                                                    0.6058

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6058
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1647   0.0000    0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0339    0.1840     0.5603 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.9486      0.0000     0.5603 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.5603 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.9486    0.0000     0.5603 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.5603 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.9486           0.0000     0.5603 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0339   0.0000 &   0.5604 r
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                        -0.0254     0.3529
  data required time                                                                   0.3529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3529
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0691   0.0000   0.3425 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0483   0.2019     0.5444 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1  10.4547     0.0000     0.5444 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5444 f
  core/be/be_calculator/wb_pkt_o[49] (net)             10.4547              0.0000     0.5444 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5444 f
  core/be/wb_pkt[49] (net)                             10.4547              0.0000     0.5444 f
  core/be/icc_place75/INP (NBUFFX8)                               0.0483   -0.0070 &   0.5374 f
  core/be/icc_place75/Z (NBUFFX8)                                 0.0419    0.0770 @   0.6144 f
  core/be/n108 (net)                            5      35.2442              0.0000     0.6144 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6144 f
  core/be/be_checker/wb_pkt_i[49] (net)                35.2442              0.0000     0.6144 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6144 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      35.2442              0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6144 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  35.2442     0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  35.2442   0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0303  -0.0073 @   0.6071 f d 
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3444     0.3444
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0691   0.0000   0.3444 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0515   0.1835     0.5279 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   9.3722     0.0000     0.5279 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5279 r
  core/be/be_calculator/wb_pkt_o[35] (net)              9.3722              0.0000     0.5279 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5279 r
  core/be/wb_pkt[35] (net)                              9.3722              0.0000     0.5279 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0515    0.0003 &   0.5282 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0514    0.0840 @   0.6122 r
  core/be/n114 (net)                            5      44.4050              0.0000     0.6122 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.6122 r
  core/be/be_checker/wb_pkt_i[35] (net)                44.4050              0.0000     0.6122 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.6122 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      44.4050              0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.6122 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  44.4050     0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  44.4050   0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0514  -0.0051 @   0.6071 r d 
  data arrival time                                                                    0.6071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1647   0.0000    0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0340    0.1840     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.9676      0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5613 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.9676   0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.9676           0.0000     0.5613 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0340   0.0000 &   0.5613 r
  data arrival time                                                                    0.5613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3846     0.3846
  clock reconvergence pessimism                                            -0.0053     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3793 r
  library hold time                                                        -0.0254     0.3539
  data required time                                                                   0.3539
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3539
  data arrival time                                                                   -0.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0341   0.1849     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   3.0128     0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   3.0128   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   3.0128           0.0000     0.5646 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0341  -0.0010 &   0.5636 r
  data arrival time                                                                    0.5636

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.3816 r
  library hold time                                                        -0.0256     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0691   0.0000   0.3426 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0470   0.2010     0.5435 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   9.8520     0.0000     0.5435 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5435 f
  core/be/be_calculator/wb_pkt_o[45] (net)              9.8520              0.0000     0.5435 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5435 f
  core/be/wb_pkt[45] (net)                              9.8520              0.0000     0.5435 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0470   -0.0088 &   0.5347 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0408    0.0761 @   0.6108 f
  core/be/n95 (net)                             5      33.0017              0.0000     0.6108 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.6108 f
  core/be/be_checker/wb_pkt_i[45] (net)                33.0017              0.0000     0.6108 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.6108 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.0017              0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.6108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.0017     0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.0017   0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0295  -0.0035 @   0.6073 f d 
  data arrival time                                                                    0.6073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0429   0.1978     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   8.0073     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[54] (net)              8.0073              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[54] (net)                              8.0073              0.0000     0.5384 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0429   -0.0046 &   0.5338 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0436    0.0758 @   0.6096 f
  core/be/n71 (net)                             5      36.6329              0.0000     0.6096 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6096 f
  core/be/be_checker/wb_pkt_i[54] (net)                36.6329              0.0000     0.6096 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6096 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.6329              0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6096 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.6329     0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.6329   0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0436  -0.0023 @   0.6073 f d 
  data arrival time                                                                    0.6073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3799     0.3799
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1704   0.0000    0.3799 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0339    0.1844     0.5643 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.9333      0.0000     0.5643 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5643 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.9333              0.0000     0.5643 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5643 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.9333           0.0000     0.5643 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0339   0.0000 &   0.5644 r
  data arrival time                                                                    0.5644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                        -0.0255     0.3567
  data required time                                                                   0.3567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3567
  data arrival time                                                                   -0.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1710   0.0000   0.3836 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0563   0.1983   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1  11.2626   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)  11.2626       0.0000     0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)  11.2626   0.0000   0.5819 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0563  -0.0044 &   0.5775 r
  data arrival time                                                                    0.5775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                        -0.0322     0.3698
  data required time                                                                   0.3698
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3698
  data arrival time                                                                   -0.5775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0338    0.1844     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.8982      0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5645 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.8982              0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.8982           0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0338   0.0000 &   0.5645 r
  data arrival time                                                                    0.5645

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                        -0.0254     0.3567
  data required time                                                                   0.3567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3567
  data arrival time                                                                   -0.5645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1647   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0341   0.1841     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.0190     0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5614 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.0190   0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.0190           0.0000     0.5614 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0341   0.0000 &   0.5614 r
  data arrival time                                                                    0.5614

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                        -0.0254     0.3537
  data required time                                                                   0.3537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3537
  data arrival time                                                                   -0.5614
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4032     0.4032
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1864   0.0000    0.4032 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0325    0.1848     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.4375      0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5880 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.4375              0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.4375           0.0000     0.5880 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0325   0.0000 &   0.5881 r
  data arrival time                                                                    0.5881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0102     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                        -0.0253     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.5881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_283_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)   0.1647   0.0000   0.3771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/Q (DFFX1)   0.0797   0.2341     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (net)     3  24.4064     0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_o[200] (bsg_dff_width_p415_0)   0.0000     0.6113 f
  core/be/be_calculator/commit_pkt_o[22] (net)         24.4064              0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (bsg_dff_width_p415_0)   0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_i[283] (net)  24.4064           0.0000     0.6113 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/D (DFFX1)   0.0797  -0.0180 &   0.5933 f
  data arrival time                                                                    0.5933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                            -0.0053     0.3790
  core/be/be_calculator/calc_stage_reg/data_r_reg_283_/CLK (DFFX1)          0.0000     0.3790 r
  library hold time                                                         0.0064     0.3855
  data required time                                                                   0.3855
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3855
  data arrival time                                                                   -0.5933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0334   0.1845     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.7781     0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5642 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.7781    0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.7781           0.0000     0.5642 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0334   0.0000 &   0.5642 r
  data arrival time                                                                    0.5642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  clock reconvergence pessimism                                            -0.0053     0.3818
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3818 r
  library hold time                                                        -0.0254     0.3564
  data required time                                                                   0.3564
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3564
  data arrival time                                                                   -0.5642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0639   0.0000   0.3477 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0495   0.1816   0.5293 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   8.5959   0.0000   0.5293 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5293 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   8.5959            0.0000     0.5293 r
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.5293 r
  core/be/be_checker/dispatch_pkt_o[51] (net)           8.5959              0.0000     0.5293 r
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.5293 r
  core/be/dispatch_pkt[51] (net)                        8.5959              0.0000     0.5293 r
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.5293 r
  core/be/be_calculator/dispatch_pkt_i[51] (net)        8.5959              0.0000     0.5293 r
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5293 r
  core/be/be_calculator/reservation_reg/data_i[51] (net)   8.5959           0.0000     0.5293 r
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0495  -0.0042 &   0.5250 r
  data arrival time                                                                    0.5250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                            -0.0057     0.3487
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3487 r
  library hold time                                                        -0.0316     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0340    0.1845     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.9649      0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5645 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.9649              0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.9649           0.0000     0.5645 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0340   0.0000 &   0.5646 r
  data arrival time                                                                    0.5646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                        -0.0255     0.3566
  data required time                                                                   0.3566
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3566
  data arrival time                                                                   -0.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3466     0.3466
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0639   0.0000   0.3466 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0449   0.1788   0.5255 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   6.8647   0.0000   0.5255 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5255 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   6.8647            0.0000     0.5255 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.5255 r
  core/be/be_checker/dispatch_pkt_o[53] (net)           6.8647              0.0000     0.5255 r
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.5255 r
  core/be/dispatch_pkt[53] (net)                        6.8647              0.0000     0.5255 r
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.5255 r
  core/be/be_calculator/dispatch_pkt_i[53] (net)        6.8647              0.0000     0.5255 r
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5255 r
  core/be/be_calculator/reservation_reg/data_i[53] (net)   6.8647           0.0000     0.5255 r
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0449   0.0001 &   0.5256 r
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3537     0.3537
  clock reconvergence pessimism                                            -0.0057     0.3480
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3480 r
  library hold time                                                        -0.0305     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3912     0.3912
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1819   0.0000   0.3912 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0678   0.2282   0.6194 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2  19.1326   0.0000   0.6194 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6194 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)  19.1326            0.0000     0.6194 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.6194 f
  core/be/be_checker/dispatch_pkt_o[37] (net)          19.1326              0.0000     0.6194 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.6194 f
  core/be/dispatch_pkt[37] (net)                       19.1326              0.0000     0.6194 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.6194 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)       19.1326              0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)  19.1326           0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0678  -0.0083 &   0.6111 f
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3971     0.3971
  clock reconvergence pessimism                                            -0.0037     0.3934
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3934 r
  library hold time                                                         0.0097     0.4031
  data required time                                                                   0.4031
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4031
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0522   0.1960   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   9.6837   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   9.6837       0.0000     0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   9.6837   0.0000   0.5799 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0522  -0.0012 &   0.5786 r
  data arrival time                                                                    0.5786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  clock reconvergence pessimism                                            -0.0037     0.4015
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.4015 r
  library hold time                                                        -0.0310     0.3705
  data required time                                                                   0.3705
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3705
  data arrival time                                                                   -0.5786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0320   0.1851   0.5857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.2583   0.0000   0.5857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5857 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.2583      0.0000     0.5857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.2583   0.0000   0.5857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0320   0.0000 &   0.5857 r
  data arrival time                                                                    0.5857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0253     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1897   0.0000    0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0328    0.1853     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.5310      0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5720 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.5310              0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.5310           0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0328   0.0000 &   0.5720 r
  data arrival time                                                                    0.5720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3928     0.3928
  clock reconvergence pessimism                                            -0.0035     0.3893
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3893 r
  library hold time                                                        -0.0254     0.3638
  data required time                                                                   0.3638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3638
  data arrival time                                                                   -0.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3793     0.3793
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1744   0.0000    0.3793 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0340    0.1848     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.9695      0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5641 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.9695   0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.9695           0.0000     0.5641 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0340   0.0000 &   0.5642 r
  data arrival time                                                                    0.5642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.3815 r
  library hold time                                                        -0.0255     0.3560
  data required time                                                                   0.3560
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3560
  data arrival time                                                                   -0.5642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1864   0.0000    0.4035 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0330    0.1852     0.5886 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.6243      0.0000     0.5886 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5886 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.6243              0.0000     0.5886 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5886 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.6243           0.0000     0.5886 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0330   0.0000 &   0.5887 r
  data arrival time                                                                    0.5887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4161     0.4161
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                        -0.0255     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.5887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3754     0.3754
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1646   0.0000   0.3754 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0347   0.1845     0.5599 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.2282     0.0000     0.5599 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5599 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.2282   0.0000     0.5599 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5599 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.2282           0.0000     0.5599 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0347   0.0000 &   0.5599 r
  data arrival time                                                                    0.5599

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                        -0.0256     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3770     0.3770
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1647   0.0000    0.3770 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.1064    0.2234 @   0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2  30.3791      0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.6004 r
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)  30.3791          0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)  30.3791           0.0000     0.6004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.1064  -0.0008 @   0.5996 r
  data arrival time                                                                    0.5996

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4389     0.4389
  clock reconvergence pessimism                                            -0.0053     0.4335
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.4335 r
  library hold time                                                        -0.0421     0.3914
  data required time                                                                   0.3914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3914
  data arrival time                                                                   -0.5996
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1944   0.0000   0.4000 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0320   0.1851   0.5851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.2385   0.0000   0.5851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.5851 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.2385      0.0000     0.5851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.5851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.2385   0.0000   0.5851 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0320   0.0000 &   0.5851 r
  data arrival time                                                                    0.5851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4022
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                        -0.0253     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3805     0.3805
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1711   0.0000    0.3805 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0338    0.1844     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.9082      0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5650 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.9082              0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.9082           0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0338   0.0000 &   0.5650 r
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3875     0.3875
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                        -0.0254     0.3567
  data required time                                                                   0.3567
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3567
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0323   0.1853   0.5859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.3650   0.0000   0.5859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5859 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.3650      0.0000     0.5859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.3650   0.0000   0.5859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0323   0.0000 &   0.5859 r
  data arrival time                                                                    0.5859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                        -0.0254     0.3776
  data required time                                                                   0.3776
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3776
  data arrival time                                                                   -0.5859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1647   0.0000   0.3764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0351   0.1848     0.5612 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.3811     0.0000     0.5612 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.5612 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.3811    0.0000     0.5612 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.5612 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.3811           0.0000     0.5612 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0351  -0.0010 &   0.5601 r
  data arrival time                                                                    0.5601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                        -0.0257     0.3517
  data required time                                                                   0.3517
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3517
  data arrival time                                                                   -0.5601
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3807     0.3807
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1705   0.0000    0.3807 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0343    0.1848     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   3.1044      0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5655 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   3.1044              0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   3.1044           0.0000     0.5655 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0343   0.0000 &   0.5655 r
  data arrival time                                                                    0.5655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3827
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3827 r
  library hold time                                                        -0.0256     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.5655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0345    0.1848     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   3.1531      0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5662 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    3.1531              0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   3.1531           0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0345   0.0000 &   0.5663 r
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3834
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3834 r
  library hold time                                                        -0.0256     0.3578
  data required time                                                                   0.3578
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3578
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0346    0.1849     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   3.1927      0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5663 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   3.1927              0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   3.1927           0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0346   0.0000 &   0.5663 r
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3835
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3835 r
  library hold time                                                        -0.0257     0.3578
  data required time                                                                   0.3578
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3578
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0429   0.1978     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   8.0073     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[54] (net)              8.0073              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[54] (net)                              8.0073              0.0000     0.5384 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0429   -0.0046 &   0.5338 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0436    0.0758 @   0.6096 f
  core/be/n71 (net)                             5      36.6329              0.0000     0.6096 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.6096 f
  core/be/be_checker/wb_pkt_i[54] (net)                36.6329              0.0000     0.6096 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.6096 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      36.6329              0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.6096 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  36.6329     0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  36.6329   0.0000     0.6096 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0436  -0.0028 @   0.6068 f d 
  data arrival time                                                                    0.6068

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3814     0.3814
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1705   0.0000    0.3814 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0346    0.1849     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.2023      0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5663 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.2023              0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.2023           0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0346   0.0000 &   0.5664 r
  data arrival time                                                                    0.5664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3888     0.3888
  clock reconvergence pessimism                                            -0.0053     0.3835
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3835 r
  library hold time                                                        -0.0257     0.3578
  data required time                                                                   0.3578
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3578
  data arrival time                                                                   -0.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0325   0.1854   0.5860 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.4168   0.0000   0.5860 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.5860 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.4168      0.0000     0.5860 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.5860 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.4168   0.0000   0.5860 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0325   0.0000 &   0.5860 r
  data arrival time                                                                    0.5860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0254     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.5860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1943   0.0000   0.3996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0324   0.1854   0.5850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.3978   0.0000   0.5850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5850 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.3978      0.0000     0.5850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.3978   0.0000   0.5850 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0324   0.0000 &   0.5850 r
  data arrival time                                                                    0.5850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4056     0.4056
  clock reconvergence pessimism                                            -0.0037     0.4019
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.4019 r
  library hold time                                                        -0.0254     0.3764
  data required time                                                                   0.3764
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3764
  data arrival time                                                                   -0.5850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0325   0.1854   0.5861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.4290   0.0000   0.5861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.5861 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.4290      0.0000     0.5861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.5861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.4290   0.0000   0.5861 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0325   0.0000 &   0.5861 r
  data arrival time                                                                    0.5861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0254     0.3775
  data required time                                                                   0.3775
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3775
  data arrival time                                                                   -0.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3444     0.3444
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0691   0.0000   0.3444 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0515   0.1835     0.5279 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     1   9.3722     0.0000     0.5279 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.5279 r
  core/be/be_calculator/wb_pkt_o[35] (net)              9.3722              0.0000     0.5279 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_02_0)            0.0000     0.5279 r
  core/be/wb_pkt[35] (net)                              9.3722              0.0000     0.5279 r
  core/be/icc_place81/INP (NBUFFX8)                               0.0515    0.0003 &   0.5282 r
  core/be/icc_place81/Z (NBUFFX8)                                 0.0514    0.0840 @   0.6122 r
  core/be/n114 (net)                            5      44.4050              0.0000     0.6122 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_02_0)                  0.0000     0.6122 r
  core/be/be_checker/wb_pkt_i[35] (net)                44.4050              0.0000     0.6122 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_02_0)          0.0000     0.6122 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      44.4050              0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_02_0)   0.0000   0.6122 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  44.4050     0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  44.4050   0.0000     0.6122 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[35] (saed90_64x32_2P)   0.0514  -0.0053 @   0.6069 r d 
  data arrival time                                                                    0.6069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3764     0.3764
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1647   0.0000   0.3764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0342   0.1842     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.0658     0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5606 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.0658    0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.0658           0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0342   0.0000 &   0.5606 r
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3828     0.3828
  clock reconvergence pessimism                                            -0.0053     0.3775
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3775 r
  library hold time                                                        -0.0255     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1864   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0333    0.1853     0.5890 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.7204      0.0000     0.5890 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5890 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.7204              0.0000     0.5890 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5890 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.7204           0.0000     0.5890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0333   0.0000 &   0.5891 r
  data arrival time                                                                    0.5891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                        -0.0255     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.5891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1897   0.0000    0.3866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0330    0.1854     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   2.6240      0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.5720 r
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   2.6240             0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   2.6240           0.0000     0.5720 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0330   0.0000 &   0.5720 r
  data arrival time                                                                    0.5720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                        -0.0255     0.3634
  data required time                                                                   0.3634
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3634
  data arrival time                                                                   -0.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4037     0.4037
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1864   0.0000    0.4037 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0335    0.1855     0.5892 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.7881      0.0000     0.5892 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5892 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.7881              0.0000     0.5892 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5892 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.7881           0.0000     0.5892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0335   0.0000 &   0.5892 r
  data arrival time                                                                    0.5892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4164     0.4164
  clock reconvergence pessimism                                            -0.0102     0.4062
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.4062 r
  library hold time                                                        -0.0256     0.3806
  data required time                                                                   0.3806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3806
  data arrival time                                                                   -0.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4008     0.4008
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1944   0.0000   0.4008 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0327   0.1856   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.4989   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.4989      0.0000     0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.4989   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0327   0.0000 &   0.5864 r
  data arrival time                                                                    0.5864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                            -0.0037     0.4032
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.4032 r
  library hold time                                                        -0.0255     0.3777
  data required time                                                                   0.3777
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3777
  data arrival time                                                                   -0.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1705   0.0000    0.3815 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0346    0.1850     0.5665 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   3.2140      0.0000     0.5665 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5665 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   3.2140              0.0000     0.5665 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5665 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   3.2140           0.0000     0.5665 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0346   0.0000 &   0.5665 r
  data arrival time                                                                    0.5665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                            -0.0053     0.3836
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3836 r
  library hold time                                                        -0.0257     0.3579
  data required time                                                                   0.3579
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3579
  data arrival time                                                                   -0.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0349   0.1854     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.3110     0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.5651 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.3110   0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.3110           0.0000     0.5651 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0349   0.0000 &   0.5651 r
  data arrival time                                                                    0.5651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  clock reconvergence pessimism                                            -0.0053     0.3822
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.3822 r
  library hold time                                                        -0.0258     0.3564
  data required time                                                                   0.3564
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3564
  data arrival time                                                                   -0.5651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1652   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0343   0.1843     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   3.0957     0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5606 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   3.0957   0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   3.0957           0.0000     0.5606 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0343   0.0000 &   0.5606 r
  data arrival time                                                                    0.5606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                        -0.0255     0.3519
  data required time                                                                   0.3519
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3519
  data arrival time                                                                   -0.5606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0429   0.1978     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   7.9866     0.0000     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[56] (net)              7.9866              0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5383 f
  core/be/wb_pkt[56] (net)                              7.9866              0.0000     0.5383 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0429   -0.0036 &   0.5347 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0443    0.0763 @   0.6110 f
  core/be/n78 (net)                             5      38.5597              0.0000     0.6110 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6110 f
  core/be/be_checker/wb_pkt_i[56] (net)                38.5597              0.0000     0.6110 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6110 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.5597              0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.5597     0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.5597   0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0443  -0.0026 @   0.6084 f d 
  data arrival time                                                                    0.6084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0646   0.2127     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  17.7447     0.0000     0.5560 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[40] (net)             17.7447              0.0000     0.5560 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5560 f
  core/be/wb_pkt[40] (net)                             17.7447              0.0000     0.5560 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5560 f
  core/be/be_checker/wb_pkt_i[40] (net)                17.7447              0.0000     0.5560 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5560 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      17.7447              0.0000     0.5560 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5560 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  17.7447     0.0000     0.5560 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (bsg_dff_width_p68_0)   0.0000   0.5560 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[40] (net)  17.7447   0.0000   0.5560 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/D (DFFX1)   0.0646  -0.0010 &   0.5550 f
  data arrival time                                                                    0.5550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3515     0.3515
  clock reconvergence pessimism                                            -0.0057     0.3458
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_40_/CLK (DFFX1)   0.0000   0.3458 r
  library hold time                                                         0.0004     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.5550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4021     0.4021
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1862   0.0000    0.4021 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0337    0.1856     0.5877 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.8537      0.0000     0.5877 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5877 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.8537              0.0000     0.5877 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5877 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.8537           0.0000     0.5877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0337   0.0000 &   0.5877 r
  data arrival time                                                                    0.5877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4146     0.4146
  clock reconvergence pessimism                                            -0.0102     0.4044
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.4044 r
  library hold time                                                        -0.0256     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3752     0.3752
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1646   0.0000    0.3752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0357    0.1852     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.5979      0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5604 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.5979   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.5979           0.0000     0.5604 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0357   0.0000 &   0.5604 r
  data arrival time                                                                    0.5604

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3827     0.3827
  clock reconvergence pessimism                                            -0.0053     0.3774
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3774 r
  library hold time                                                        -0.0259     0.3515
  data required time                                                                   0.3515
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3515
  data arrival time                                                                   -0.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2089


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1647   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0354    0.1850     0.5622 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   3.4799      0.0000     0.5622 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.5622 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   3.4799   0.0000     0.5622 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.5622 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   3.4799           0.0000     0.5622 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0354   0.0000 &   0.5622 r
  data arrival time                                                                    0.5622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3844     0.3844
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                        -0.0258     0.3533
  data required time                                                                   0.3533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3533
  data arrival time                                                                   -0.5622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0327   0.1856   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.5134   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.5134      0.0000     0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.5134   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0327   0.0000 &   0.5862 r
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4064     0.4064
  clock reconvergence pessimism                                            -0.0037     0.4027
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.4027 r
  library hold time                                                        -0.0255     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1897   0.0000    0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0339    0.1860     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.9511      0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5727 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.9511              0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.9511           0.0000     0.5727 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0339  -0.0006 &   0.5721 r
  data arrival time                                                                    0.5721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3889
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3889 r
  library hold time                                                        -0.0258     0.3632
  data required time                                                                   0.3632
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3632
  data arrival time                                                                   -0.5721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1897   0.0000     0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0336    0.1858     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.8308       0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.5725 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.8308             0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.8308            0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0336    0.0000 &   0.5725 r
  data arrival time                                                                    0.5725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  clock reconvergence pessimism                                            -0.0035     0.3892
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.3892 r
  library hold time                                                        -0.0257     0.3635
  data required time                                                                   0.3635
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3635
  data arrival time                                                                   -0.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3995     0.3995
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1943   0.0000   0.3995 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0328   0.1857   0.5852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.5530   0.0000   0.5852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.5852 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.5530      0.0000     0.5852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.5852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.5530   0.0000   0.5852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0328   0.0000 &   0.5852 r
  data arrival time                                                                    0.5852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4054     0.4054
  clock reconvergence pessimism                                            -0.0037     0.4017
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.4017 r
  library hold time                                                        -0.0255     0.3762
  data required time                                                                   0.3762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3762
  data arrival time                                                                   -0.5852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2090


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1744   0.0000    0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0347    0.1853     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.2479      0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.5650 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.2479   0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.2479           0.0000     0.5650 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0347   0.0000 &   0.5650 r
  data arrival time                                                                    0.5650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0258     0.3559
  data required time                                                                   0.3559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3559
  data arrival time                                                                   -0.5650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1704   0.0000    0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0351    0.1852     0.5653 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.3780      0.0000     0.5653 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5653 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.3780              0.0000     0.5653 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5653 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.3780           0.0000     0.5653 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0351   0.0000 &   0.5654 r
  data arrival time                                                                    0.5654

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                        -0.0258     0.3563
  data required time                                                                   0.3563
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3563
  data arrival time                                                                   -0.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4022     0.4022
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1862   0.0000    0.4022 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0339    0.1857     0.5879 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.9332      0.0000     0.5879 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5879 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.9332              0.0000     0.5879 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5879 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.9332           0.0000     0.5879 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0339   0.0000 &   0.5879 r
  data arrival time                                                                    0.5879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4147     0.4147
  clock reconvergence pessimism                                            -0.0102     0.4045
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.4045 r
  library hold time                                                        -0.0257     0.3788
  data required time                                                                   0.3788
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3788
  data arrival time                                                                   -0.5879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2091


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1897   0.0000    0.3865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0339    0.1860     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.9393      0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5725 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.9393              0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.9393           0.0000     0.5725 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0339   0.0000 &   0.5725 r
  data arrival time                                                                    0.5725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3891 r
  library hold time                                                        -0.0258     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.5725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3486     0.3486
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0641   0.0000   0.3486 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0474   0.1805   0.5291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   7.7894   0.0000   0.5291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5291 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   7.7894            0.0000     0.5291 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.5291 r
  core/be/be_checker/dispatch_pkt_o[58] (net)           7.7894              0.0000     0.5291 r
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.5291 r
  core/be/dispatch_pkt[58] (net)                        7.7894              0.0000     0.5291 r
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.5291 r
  core/be/be_calculator/dispatch_pkt_i[58] (net)        7.7894              0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_i[58] (net)   7.7894           0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0474  -0.0011 &   0.5279 r
  data arrival time                                                                    0.5279

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3555     0.3555
  clock reconvergence pessimism                                            -0.0057     0.3498
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3498 r
  library hold time                                                        -0.0311     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5279
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3806     0.3806
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1712   0.0000    0.3806 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0357    0.1857     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   3.5899      0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5663 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   3.5899              0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   3.5899           0.0000     0.5663 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0357   0.0000 &   0.5664 r
  data arrival time                                                                    0.5664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0053     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                        -0.0260     0.3571
  data required time                                                                   0.3571
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3571
  data arrival time                                                                   -0.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0331   0.1859   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.6613   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.6613      0.0000     0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.6613   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0331   0.0000 &   0.5864 r
  data arrival time                                                                    0.5864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4065     0.4065
  clock reconvergence pessimism                                            -0.0037     0.4028
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.4028 r
  library hold time                                                        -0.0256     0.3772
  data required time                                                                   0.3772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3772
  data arrival time                                                                   -0.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2092


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3772     0.3772
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1647   0.0000    0.3772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0357    0.1852     0.5624 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.6012      0.0000     0.5624 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5624 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.6012   0.0000     0.5624 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5624 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.6012           0.0000     0.5624 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0357   0.0000 &   0.5625 r
  data arrival time                                                                    0.5625

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3845     0.3845
  clock reconvergence pessimism                                            -0.0053     0.3791
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3791 r
  library hold time                                                        -0.0259     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4035     0.4035
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1864   0.0000    0.4035 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0342    0.1859     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   3.0425      0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5894 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   3.0425              0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   3.0425           0.0000     0.5894 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0342   0.0000 &   0.5895 r
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4162     0.4162
  clock reconvergence pessimism                                            -0.0102     0.4060
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.4060 r
  library hold time                                                        -0.0258     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1897   0.0000    0.3865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0340    0.1861     0.5726 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.9899      0.0000     0.5726 r
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5726 r
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.9899              0.0000     0.5726 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5726 r
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.9899           0.0000     0.5726 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0340   0.0000 &   0.5726 r
  data arrival time                                                                    0.5726

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3891 r
  library hold time                                                        -0.0258     0.3633
  data required time                                                                   0.3633
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3633
  data arrival time                                                                   -0.5726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2093


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0691   0.0000   0.3432 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0653   0.2131     0.5563 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     3  18.0427     0.0000     0.5563 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.5563 f
  core/be/be_calculator/wb_pkt_o[43] (net)             18.0427              0.0000     0.5563 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.5563 f
  core/be/wb_pkt[43] (net)                             18.0427              0.0000     0.5563 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.5563 f
  core/be/be_checker/wb_pkt_i[43] (net)                18.0427              0.0000     0.5563 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.5563 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      18.0427              0.0000     0.5563 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.5563 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  18.0427     0.0000     0.5563 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[43] (bsg_dff_width_p68_0)   0.0000   0.5563 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[43] (net)  18.0427   0.0000   0.5563 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_/D (DFFX1)   0.0653  -0.0014 &   0.5550 f
  data arrival time                                                                    0.5550

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3511     0.3511
  clock reconvergence pessimism                                            -0.0057     0.3454
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_43_/CLK (DFFX1)   0.0000   0.3454 r
  library hold time                                                         0.0002     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.5550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3868     0.3868
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1897   0.0000    0.3868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0341    0.1861     0.5729 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   3.0026      0.0000     0.5729 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5729 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        3.0026              0.0000     0.5729 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5729 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   3.0026            0.0000     0.5729 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0341    0.0000 &   0.5730 r
  data arrival time                                                                    0.5730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3929     0.3929
  clock reconvergence pessimism                                            -0.0035     0.3894
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3894 r
  library hold time                                                        -0.0258     0.3635
  data required time                                                                   0.3635
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3635
  data arrival time                                                                   -0.5730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3480     0.3480
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0641   0.0000   0.3480 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0569   0.1858   0.5338 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2  11.4383   0.0000   0.5338 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5338 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)  11.4383            0.0000     0.5338 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.5338 r
  core/be/be_checker/dispatch_pkt_o[54] (net)          11.4383              0.0000     0.5338 r
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.5338 r
  core/be/dispatch_pkt[54] (net)                       11.4383              0.0000     0.5338 r
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.5338 r
  core/be/be_calculator/dispatch_pkt_i[54] (net)       11.4383              0.0000     0.5338 r
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5338 r
  core/be/be_calculator/reservation_reg/data_i[54] (net)  11.4383           0.0000     0.5338 r
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0569  -0.0095 &   0.5243 r
  data arrival time                                                                    0.5243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3539     0.3539
  clock reconvergence pessimism                                            -0.0057     0.3481
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3481 r
  library hold time                                                        -0.0333     0.3149
  data required time                                                                   0.3149
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3149
  data arrival time                                                                   -0.5243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2094


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3813     0.3813
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1705   0.0000    0.3813 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0353    0.1854     0.5667 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   3.4431      0.0000     0.5667 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5667 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   3.4431              0.0000     0.5667 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5667 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   3.4431           0.0000     0.5667 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0353   0.0000 &   0.5667 r
  data arrival time                                                                    0.5667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3885     0.3885
  clock reconvergence pessimism                                            -0.0053     0.3831
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3831 r
  library hold time                                                        -0.0259     0.3573
  data required time                                                                   0.3573
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3573
  data arrival time                                                                   -0.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3899     0.3899
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1820   0.0000   0.3899 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0742   0.2322   0.6220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2  21.9807   0.0000   0.6220 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)  21.9807            0.0000     0.6220 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.6220 f
  core/be/be_checker/dispatch_pkt_o[34] (net)          21.9807              0.0000     0.6220 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.6220 f
  core/be/dispatch_pkt[34] (net)                       21.9807              0.0000     0.6220 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.6220 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)       21.9807              0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)  21.9807           0.0000     0.6220 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0742  -0.0110 &   0.6110 f
  data arrival time                                                                    0.6110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0037     0.3929
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                         0.0086     0.4015
  data required time                                                                   0.4015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4015
  data arrival time                                                                   -0.6110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1943   0.0000   0.3997 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0335   0.1861   0.5858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   2.7999   0.0000   0.5858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5858 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   2.7999      0.0000     0.5858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   2.7999   0.0000   0.5858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0335   0.0000 &   0.5858 r
  data arrival time                                                                    0.5858

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4058     0.4058
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                        -0.0257     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.5858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0429   0.1978     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   7.9866     0.0000     0.5383 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[56] (net)              7.9866              0.0000     0.5383 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.5383 f
  core/be/wb_pkt[56] (net)                              7.9866              0.0000     0.5383 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0429   -0.0036 &   0.5347 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0443    0.0763 @   0.6110 f
  core/be/n78 (net)                             5      38.5597              0.0000     0.6110 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.6110 f
  core/be/be_checker/wb_pkt_i[56] (net)                38.5597              0.0000     0.6110 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.6110 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      38.5597              0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.6110 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  38.5597     0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  38.5597   0.0000     0.6110 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0443  -0.0031 @   0.6079 f d 
  data arrival time                                                                    0.6079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2095


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1944   0.0000   0.4002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0337   0.1863   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.8712   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.8712      0.0000     0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.8712   0.0000   0.5864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0337   0.0000 &   0.5864 r
  data arrival time                                                                    0.5864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4063     0.4063
  clock reconvergence pessimism                                            -0.0037     0.4026
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.4026 r
  library hold time                                                        -0.0258     0.3768
  data required time                                                                   0.3768
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3768
  data arrival time                                                                   -0.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1704   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0363    0.1861     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.8286      0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5658 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.8286              0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.8286           0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0363  -0.0006 &   0.5652 r
  data arrival time                                                                    0.5652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0262     0.3555
  data required time                                                                   0.3555
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3555
  data arrival time                                                                   -0.5652
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1864   0.0000   0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.1074   0.2519 @   0.6552 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3  36.8730     0.0000     0.6552 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.6552 f
  core/be/be_calculator/commit_pkt_o[38] (net)         36.8730              0.0000     0.6552 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.6552 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)  36.8730           0.0000     0.6552 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.1075   0.0003 @   0.6556 f
  data arrival time                                                                    0.6556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4380     0.4380
  clock reconvergence pessimism                                             0.0000     0.4380
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.4380 r
  library hold time                                                         0.0079     0.4459
  data required time                                                                   0.4459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4459
  data arrival time                                                                   -0.6556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2096


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_279_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3773     0.3773
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)   0.1647   0.0000   0.3773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/Q (DFFX1)   0.0769   0.2324     0.6096 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (net)     3  23.1569     0.0000     0.6096 f
  core/be/be_calculator/calc_stage_reg/data_o[196] (bsg_dff_width_p415_0)   0.0000     0.6096 f
  core/be/be_calculator/commit_pkt_o[18] (net)         23.1569              0.0000     0.6096 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (bsg_dff_width_p415_0)   0.0000     0.6096 f
  core/be/be_calculator/calc_stage_reg/data_i[279] (net)  23.1569           0.0000     0.6096 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/D (DFFX1)   0.0769  -0.0141 &   0.5956 f
  data arrival time                                                                    0.5956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3843     0.3843
  clock reconvergence pessimism                                            -0.0053     0.3790
  core/be/be_calculator/calc_stage_reg/data_r_reg_279_/CLK (DFFX1)          0.0000     0.3790 r
  library hold time                                                         0.0069     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.5956
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0770   0.2201     0.5606 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  23.2547     0.0000     0.5606 f
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5606 f
  core/be/be_calculator/wb_pkt_o[63] (net)             23.2547              0.0000     0.5606 f
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5606 f
  core/be/wb_pkt[63] (net)                             23.2547              0.0000     0.5606 f
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5606 f
  core/be/be_checker/wb_pkt_i[63] (net)                23.2547              0.0000     0.5606 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5606 f
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      23.2547              0.0000     0.5606 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5606 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  23.2547     0.0000     0.5606 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (bsg_dff_width_p68_0)   0.0000   0.5606 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[63] (net)  23.2547   0.0000   0.5606 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/D (DFFX1)   0.0770  -0.0072 &   0.5534 f
  data arrival time                                                                    0.5534

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3519     0.3519
  clock reconvergence pessimism                                            -0.0057     0.3461
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_63_/CLK (DFFX1)   0.0000   0.3461 r
  library hold time                                                        -0.0025     0.3437
  data required time                                                                   0.3437
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3437
  data arrival time                                                                   -0.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1707   0.0000   0.3824 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0543   0.1972   0.5796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1  10.5095   0.0000   0.5796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5796 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)  10.5095      0.0000     0.5796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)  10.5095   0.0000   0.5796 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0543  -0.0012 &   0.5783 r
  data arrival time                                                                    0.5783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4040     0.4040
  clock reconvergence pessimism                                            -0.0037     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.4002 r
  library hold time                                                        -0.0316     0.3686
  data required time                                                                   0.3686
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3686
  data arrival time                                                                   -0.5783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0360   0.1862     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   3.7030     0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5658 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   3.7030   0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   3.7030           0.0000     0.5658 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0360   0.0000 &   0.5658 r
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3876     0.3876
  clock reconvergence pessimism                                            -0.0053     0.3823
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3823 r
  library hold time                                                        -0.0262     0.3561
  data required time                                                                   0.3561
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3561
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2097


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0595   0.2242   0.6248 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1  15.4859   0.0000   0.6248 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.6248 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)  15.4859       0.0000     0.6248 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.6248 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)  15.4859   0.0000   0.6248 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0595  -0.0147 &   0.6101 f
  data arrival time                                                                    0.6101

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3904     0.3904
  clock reconvergence pessimism                                            -0.0021     0.3883
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3883 r
  library hold time                                                         0.0119     0.4002
  data required time                                                                   0.4002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4002
  data arrival time                                                                   -0.6101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1944   0.0000   0.4006 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0339   0.1863   0.5869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.9214   0.0000   0.5869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.5869 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.9214      0.0000     0.5869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.5869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.9214   0.0000   0.5869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0339   0.0000 &   0.5869 r
  data arrival time                                                                    0.5869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0258     0.3771
  data required time                                                                   0.3771
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3771
  data arrival time                                                                   -0.5869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4033     0.4033
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1864   0.0000    0.4033 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0346    0.1862     0.5895 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   3.1912      0.0000     0.5895 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5895 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    3.1912              0.0000     0.5895 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5895 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   3.1912           0.0000     0.5895 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0346   0.0000 &   0.5895 r
  data arrival time                                                                    0.5895

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4158     0.4158
  clock reconvergence pessimism                                            -0.0102     0.4056
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.4056 r
  library hold time                                                        -0.0259     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.5895
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3795     0.3795
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1744   0.0000   0.3795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0361   0.1862     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.7291     0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.5657 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.7291   0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.7291           0.0000     0.5657 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0361   0.0000 &   0.5658 r
  data arrival time                                                                    0.5658

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3874     0.3874
  clock reconvergence pessimism                                            -0.0053     0.3821
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.3821 r
  library hold time                                                        -0.0262     0.3559
  data required time                                                                   0.3559
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3559
  data arrival time                                                                   -0.5658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2098


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.0691   0.0000   0.3447 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0759   0.2197     0.5644 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (net)     3  22.7841     0.0000     0.5644 f
  core/be/be_calculator/comp_stage_reg/data_o[228] (bsg_dff_width_p320_0)   0.0000     0.5644 f
  core/be/be_calculator/wb_pkt_o[36] (net)             22.7841              0.0000     0.5644 f
  core/be/be_calculator/wb_pkt_o[36] (bp_be_calculator_top_02_0)            0.0000     0.5644 f
  core/be/wb_pkt[36] (net)                             22.7841              0.0000     0.5644 f
  core/be/be_checker/wb_pkt_i[36] (bp_be_checker_top_02_0)                  0.0000     0.5644 f
  core/be/be_checker/wb_pkt_i[36] (net)                22.7841              0.0000     0.5644 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (bp_be_scheduler_02_0)          0.0000     0.5644 f
  core/be/be_checker/scheduler/wb_pkt_i[36] (net)      22.7841              0.0000     0.5644 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (bp_be_regfile_02_0)   0.0000   0.5644 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[36] (net)  22.7841     0.0000     0.5644 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[36] (bsg_dff_width_p68_0)   0.0000   0.5644 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[36] (net)  22.7841   0.0000   0.5644 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_36_/D (DFFX1)   0.0759  -0.0115 &   0.5529 f
  data arrival time                                                                    0.5529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3509     0.3509
  clock reconvergence pessimism                                            -0.0057     0.3452
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3452 r
  library hold time                                                        -0.0022     0.3430
  data required time                                                                   0.3430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3430
  data arrival time                                                                   -0.5529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3467     0.3467
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0639   0.0000   0.3467 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0478   0.1807   0.5273 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   7.9481   0.0000   0.5273 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5273 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   7.9481            0.0000     0.5273 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.5273 r
  core/be/be_checker/dispatch_pkt_o[52] (net)           7.9481              0.0000     0.5273 r
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.5273 r
  core/be/dispatch_pkt[52] (net)                        7.9481              0.0000     0.5273 r
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.5273 r
  core/be/be_calculator/dispatch_pkt_i[52] (net)        7.9481              0.0000     0.5273 r
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5273 r
  core/be/be_calculator/reservation_reg/data_i[52] (net)   7.9481           0.0000     0.5273 r
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0478  -0.0008 &   0.5266 r
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0057     0.3479
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3479 r
  library hold time                                                        -0.0312     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0940   0.2198   0.6212 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2  25.5515   0.0000   0.6212 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6212 r
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)  25.5515            0.0000     0.6212 r
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.6212 r
  core/be/be_checker/dispatch_pkt_o[24] (net)          25.5515              0.0000     0.6212 r
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.6212 r
  core/be/dispatch_pkt[24] (net)                       25.5515              0.0000     0.6212 r
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.6212 r
  core/be/be_calculator/dispatch_pkt_i[24] (net)       25.5515              0.0000     0.6212 r
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.6212 r
  core/be/be_calculator/reservation_reg/data_i[24] (net)  25.5515           0.0000     0.6212 r
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0940  -0.0119 &   0.6093 r
  data arrival time                                                                    0.6093

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4419     0.4419
  clock reconvergence pessimism                                            -0.0021     0.4398
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.4398 r
  library hold time                                                        -0.0404     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.6093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0691   0.0000   0.3447 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0761   0.2198     0.5646 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     3  22.8765     0.0000     0.5646 f
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.5646 f
  core/be/be_calculator/wb_pkt_o[31] (net)             22.8765              0.0000     0.5646 f
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.5646 f
  core/be/wb_pkt[31] (net)                             22.8765              0.0000     0.5646 f
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.5646 f
  core/be/be_checker/wb_pkt_i[31] (net)                22.8765              0.0000     0.5646 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.5646 f
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      22.8765              0.0000     0.5646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.5646 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  22.8765     0.0000     0.5646 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[31] (bsg_dff_width_p68_0)   0.0000   0.5646 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[31] (net)  22.8765   0.0000   0.5646 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_31_/D (DFFX1)   0.0761  -0.0133 &   0.5513 f
  data arrival time                                                                    0.5513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  clock reconvergence pessimism                                            -0.0057     0.3437
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.3437 r
  library hold time                                                        -0.0023     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.5513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2099


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4002     0.4002
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1944   0.0000   0.4002 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0347   0.1869   0.5871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.2292   0.0000   0.5871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.5871 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.2292      0.0000     0.5871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.5871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.2292   0.0000   0.5871 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0347  -0.0008 &   0.5862 r
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                            -0.0037     0.4023
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                        -0.0261     0.3763
  data required time                                                                   0.3763
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3763
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2100


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__53_/Q (DFFX1)   0.0412   0.1764   0.5255 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__53_ (net)     1   5.5367   0.0000   0.5255 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/IN1 (AND2X1)   0.0412   -0.0021 &   0.5234 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U65/Q (AND2X1)     0.0433    0.0626     0.5860 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n214 (net)     1   7.0429    0.0000     0.5860 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/D (DFFX1)   0.0433  -0.0047 &   0.5813 r
  data arrival time                                                                    0.5813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__53_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                        -0.0284     0.3713
  data required time                                                                   0.3713
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3713
  data arrival time                                                                   -0.5813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3838     0.3838
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1709   0.0000   0.3838 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0527   0.1963   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   9.8887   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   9.8887      0.0000     0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   9.8887   0.0000   0.5802 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0527   0.0003 &   0.5805 r
  data arrival time                                                                    0.5805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4053     0.4053
  clock reconvergence pessimism                                            -0.0037     0.4016
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.4016 r
  library hold time                                                        -0.0312     0.3704
  data required time                                                                   0.3704
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3704
  data arrival time                                                                   -0.5805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4262     0.4262
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.2165   0.0000   0.4262 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0333   0.1877     0.6139 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.7143     0.0000     0.6139 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.6139 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.7143          0.0000     0.6139 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.6139 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.7143           0.0000     0.6139 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0333  -0.0010 &   0.6129 r
  data arrival time                                                                    0.6129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  clock reconvergence pessimism                                            -0.0057     0.4288
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.4288 r
  library hold time                                                        -0.0260     0.4028
  data required time                                                                   0.4028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4028
  data arrival time                                                                   -0.6129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3996     0.3996
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1943   0.0000   0.3996 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0342   0.1865   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   3.0325   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   3.0325      0.0000     0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   3.0325   0.0000   0.5862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0342   0.0000 &   0.5862 r
  data arrival time                                                                    0.5862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4057     0.4057
  clock reconvergence pessimism                                            -0.0037     0.4020
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.4020 r
  library hold time                                                        -0.0259     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.5862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2101


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0352   0.1872   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   3.3956   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   3.3956      0.0000     0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   3.3956   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0352  -0.0009 &   0.5869 r
  data arrival time                                                                    0.5869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                            -0.0037     0.4029
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.4029 r
  library hold time                                                        -0.0262     0.3767
  data required time                                                                   0.3767
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3767
  data arrival time                                                                   -0.5869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3477     0.3477
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0639   0.0000   0.3477 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0515   0.1828   0.5304 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   9.3725   0.0000   0.5304 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5304 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   9.3725            0.0000     0.5304 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.5304 r
  core/be/be_checker/dispatch_pkt_o[50] (net)           9.3725              0.0000     0.5304 r
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.5304 r
  core/be/dispatch_pkt[50] (net)                        9.3725              0.0000     0.5304 r
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.5304 r
  core/be/be_calculator/dispatch_pkt_i[50] (net)        9.3725              0.0000     0.5304 r
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5304 r
  core/be/be_calculator/reservation_reg/data_i[50] (net)   9.3725           0.0000     0.5304 r
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0515  -0.0037 &   0.5267 r
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                        -0.0320     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2102


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0366   0.1866     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   3.9235     0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   3.9235   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   3.9235           0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0366  -0.0006 &   0.5656 r
  data arrival time                                                                    0.5656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0263     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0344   0.1867   0.5872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.1063   0.0000   0.5872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.5872 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.1063      0.0000     0.5872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.5872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.1063   0.0000   0.5872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0344  -0.0007 &   0.5865 r
  data arrival time                                                                    0.5865

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4022
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                        -0.0260     0.3762
  data required time                                                                   0.3762
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3762
  data arrival time                                                                   -0.5865
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4005     0.4005
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1944   0.0000   0.4005 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0344   0.1867   0.5873 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   3.1298   0.0000   0.5873 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5873 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   3.1298      0.0000     0.5873 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5873 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   3.1298   0.0000   0.5873 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0344   0.0000 &   0.5873 r
  data arrival time                                                                    0.5873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                        -0.0260     0.3770
  data required time                                                                   0.3770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3770
  data arrival time                                                                   -0.5873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_263_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)   0.2701   0.0000   0.4287 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/Q (DFFX1)   0.0661   0.2339     0.6626 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (net)     3  18.4124     0.0000     0.6626 f
  core/be/be_calculator/calc_stage_reg/data_o[180] (bsg_dff_width_p415_0)   0.0000     0.6626 f
  core/be/be_calculator/commit_pkt_o[2] (net)          18.4124              0.0000     0.6626 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (bsg_dff_width_p415_0)   0.0000     0.6626 f
  core/be/be_calculator/calc_stage_reg/data_i[263] (net)  18.4124           0.0000     0.6626 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/D (DFFX1)   0.0661  -0.0035 &   0.6592 f
  data arrival time                                                                    0.6592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4380     0.4380
  clock reconvergence pessimism                                            -0.0053     0.4327
  core/be/be_calculator/calc_stage_reg/data_r_reg_263_/CLK (DFFX1)          0.0000     0.4327 r
  library hold time                                                         0.0161     0.4488
  data required time                                                                   0.4488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4488
  data arrival time                                                                   -0.6592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2103


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0691   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0755   0.1965     0.5401 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  18.4993     0.0000     0.5401 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5401 r
  core/be/be_calculator/wb_pkt_o[42] (net)             18.4993              0.0000     0.5401 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5401 r
  core/be/wb_pkt[42] (net)                             18.4993              0.0000     0.5401 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5401 r
  core/be/be_checker/wb_pkt_i[42] (net)                18.4993              0.0000     0.5401 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5401 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      18.4993              0.0000     0.5401 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5401 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  18.4993     0.0000     0.5401 r
  core/be/be_checker/scheduler/int_regfile/U232/INP (NBUFFX8)     0.0755   -0.0084 &   0.5317 r
  core/be/be_checker/scheduler/int_regfile/U232/Z (NBUFFX8)       0.0427    0.0847 @   0.6164 r
  core/be/be_checker/scheduler/int_regfile/n121 (net)     2  21.9529        0.0000     0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  21.9529   0.0000     0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0308  -0.0064 @   0.6100 r d 
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0691   0.0000   0.3426 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0470   0.2010     0.5435 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   9.8520     0.0000     0.5435 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.5435 f
  core/be/be_calculator/wb_pkt_o[45] (net)              9.8520              0.0000     0.5435 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.5435 f
  core/be/wb_pkt[45] (net)                              9.8520              0.0000     0.5435 f
  core/be/icc_place62/INP (NBUFFX8)                               0.0470   -0.0088 &   0.5347 f
  core/be/icc_place62/Z (NBUFFX8)                                 0.0408    0.0761 @   0.6108 f
  core/be/n95 (net)                             5      33.0017              0.0000     0.6108 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.6108 f
  core/be/be_checker/wb_pkt_i[45] (net)                33.0017              0.0000     0.6108 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.6108 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      33.0017              0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.6108 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  33.0017     0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  33.0017   0.0000     0.6108 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0295  -0.0020 @   0.6088 f d 
  data arrival time                                                                    0.6088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2104


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3998     0.3998
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1944   0.0000   0.3998 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0345   0.1868   0.5866 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.1436   0.0000   0.5866 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.5866 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.1436      0.0000     0.5866 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.5866 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.1436   0.0000   0.5866 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0345   0.0000 &   0.5866 r
  data arrival time                                                                    0.5866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                            -0.0037     0.4021
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.4021 r
  library hold time                                                        -0.0260     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.5866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2105


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/CLK (DFFX1)   0.0641   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/Q (DFFX1)   0.0422   0.1771   0.5262 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__61_ (net)     1   5.9148   0.0000   0.5262 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/IN1 (AND2X1)   0.0422   -0.0051 &   0.5211 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U48/Q (AND2X1)     0.0436    0.0630     0.5841 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n246 (net)     1   7.1448    0.0000     0.5841 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/D (DFFX1)   0.0436   0.0002 &   0.5843 r
  data arrival time                                                                    0.5843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                            -0.0021     0.4023
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                        -0.0285     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0362    0.1863     0.5660 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.7925      0.0000     0.5660 r
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5660 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.7925   0.0000     0.5660 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5660 r
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.7925           0.0000     0.5660 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0362   0.0000 &   0.5660 r
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0262     0.3554
  data required time                                                                   0.3554
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3554
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__52_/Q (DFFX1)   0.0442   0.1785   0.5275 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__52_ (net)     1   6.6369   0.0000   0.5275 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/IN1 (AND2X1)   0.0442   -0.0048 &   0.5226 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U67/Q (AND2X1)     0.0487    0.0664     0.5890 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n210 (net)     1   8.9638    0.0000     0.5890 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/D (DFFX1)   0.0487  -0.0062 &   0.5829 r
  data arrival time                                                                    0.5829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4044     0.4044
  clock reconvergence pessimism                                            -0.0021     0.4023
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__52_/CLK (DFFX1)   0.0000   0.4023 r
  library hold time                                                        -0.0300     0.3723
  data required time                                                                   0.3723
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3723
  data arrival time                                                                   -0.5829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0422   0.1973     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   7.6718     0.0000     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[61] (net)              7.6718              0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5378 f
  core/be/wb_pkt[61] (net)                              7.6718              0.0000     0.5378 f
  core/be/icc_place49/INP (NBUFFX8)                               0.0422   -0.0047 &   0.5332 f
  core/be/icc_place49/Z (NBUFFX8)                                 0.0429    0.0747 @   0.6078 f
  core/be/n82 (net)                             5      34.0595              0.0000     0.6078 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6078 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.0595              0.0000     0.6078 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6078 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.0595              0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6078 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.0595     0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.0595   0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0312   0.0024 @   0.6103 f d 
  data arrival time                                                                    0.6103

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6103
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0642   0.0000   0.3489 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0476   0.1806   0.5295 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   7.8613   0.0000   0.5295 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5295 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   7.8613            0.0000     0.5295 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.5295 r
  core/be/be_checker/dispatch_pkt_o[48] (net)           7.8613              0.0000     0.5295 r
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.5295 r
  core/be/dispatch_pkt[48] (net)                        7.8613              0.0000     0.5295 r
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.5295 r
  core/be/be_calculator/dispatch_pkt_i[48] (net)        7.8613              0.0000     0.5295 r
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5295 r
  core/be/be_calculator/reservation_reg/data_i[48] (net)   7.8613           0.0000     0.5295 r
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0476   0.0000 &   0.5295 r
  data arrival time                                                                    0.5295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  clock reconvergence pessimism                                            -0.0057     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                        -0.0311     0.3189
  data required time                                                                   0.3189
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3189
  data arrival time                                                                   -0.5295
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2106


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0420   0.1972     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   7.5953     0.0000     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[57] (net)              7.5953              0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5378 f
  core/be/wb_pkt[57] (net)                              7.5953              0.0000     0.5378 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0420   -0.0047 &   0.5331 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0433    0.0753 @   0.6084 f
  core/be/n86 (net)                             5      35.6636              0.0000     0.6084 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6084 f
  core/be/be_checker/wb_pkt_i[57] (net)                35.6636              0.0000     0.6084 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6084 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.6636              0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6084 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.6636     0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.6636   0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0433   0.0020 @   0.6104 f d 
  data arrival time                                                                    0.6104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1704   0.0000   0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0626   0.2240     0.6041 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3  16.8097     0.0000     0.6041 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.6041 f
  core/be/be_calculator/commit_pkt_o[35] (net)         16.8097              0.0000     0.6041 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.6041 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)  16.8097           0.0000     0.6041 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0626  -0.0020 &   0.6021 f
  data arrival time                                                                    0.6021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.3816 r
  library hold time                                                         0.0098     0.3914
  data required time                                                                   0.3914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3914
  data arrival time                                                                   -0.6021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2107


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3986     0.3986
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.1859   0.0000   0.3986 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0658   0.2273   0.6259 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2  18.2352   0.0000   0.6259 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6259 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)  18.2352            0.0000     0.6259 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.6259 f
  core/be/be_checker/dispatch_pkt_o[32] (net)          18.2352              0.0000     0.6259 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.6259 f
  core/be/dispatch_pkt[32] (net)                       18.2352              0.0000     0.6259 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.6259 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)       18.2352              0.0000     0.6259 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.6259 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)  18.2352           0.0000     0.6259 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0658  -0.0115 &   0.6144 f
  data arrival time                                                                    0.6144

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3974     0.3974
  clock reconvergence pessimism                                            -0.0037     0.3936
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                         0.0100     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.6144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4039     0.4039
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1864   0.0000    0.4039 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0358    0.1870     0.5909 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   3.6255      0.0000     0.5909 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5909 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   3.6255              0.0000     0.5909 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5909 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   3.6255           0.0000     0.5909 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0358   0.0000 &   0.5909 r
  data arrival time                                                                    0.5909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4165     0.4165
  clock reconvergence pessimism                                            -0.0102     0.4063
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.4063 r
  library hold time                                                        -0.0263     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.5909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2108


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4007     0.4007
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1944   0.0000   0.4007 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0349   0.1870   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.2874   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.2874      0.0000     0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.2874   0.0000   0.5877 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0349   0.0000 &   0.5878 r
  data arrival time                                                                    0.5878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                            -0.0037     0.4030
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.4030 r
  library hold time                                                        -0.0261     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0688   0.1931     0.5379 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     3  15.9611     0.0000     0.5379 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.5379 r
  core/be/be_calculator/wb_pkt_o[29] (net)             15.9611              0.0000     0.5379 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.5379 r
  core/be/wb_pkt[29] (net)                             15.9611              0.0000     0.5379 r
  core/be/icc_place99/INP (NBUFFX8)                               0.0688   -0.0025 &   0.5355 r
  core/be/icc_place99/Z (NBUFFX8)                                 0.0499    0.0866 @   0.6221 r
  core/be/n166 (net)                            3      37.3324              0.0000     0.6221 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.6221 r
  core/be/be_checker/wb_pkt_i[29] (net)                37.3324              0.0000     0.6221 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.6221 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      37.3324              0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.6221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  37.3324     0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  37.3324   0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[29] (saed90_64x32_2P)   0.0499  -0.0115 @   0.6106 r d 
  data arrival time                                                                    0.6106

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2109


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1744   0.0000   0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0366   0.1866     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.9141     0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.9141   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.9141           0.0000     0.5662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0366   0.0000 &   0.5663 r
  data arrival time                                                                    0.5663

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3869     0.3869
  clock reconvergence pessimism                                            -0.0053     0.3816
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.3816 r
  library hold time                                                        -0.0263     0.3553
  data required time                                                                   0.3553
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3553
  data arrival time                                                                   -0.5663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1750   0.0000   0.3801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0786   0.2343     0.6144 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  23.9192     0.0000     0.6144 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.6144 f
  core/be/be_calculator/commit_pkt_o[27] (net)         23.9192              0.0000     0.6144 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.6144 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  23.9192           0.0000     0.6144 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0786  -0.0142 &   0.6002 f
  data arrival time                                                                    0.6002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3871     0.3871
  clock reconvergence pessimism                                            -0.0053     0.3818
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.3818 r
  library hold time                                                         0.0074     0.3892
  data required time                                                                   0.3892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3892
  data arrival time                                                                   -0.6002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0378    0.1873     0.5670 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   4.3436      0.0000     0.5670 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.5670 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   4.3436   0.0000     0.5670 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.5670 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   4.3436           0.0000     0.5670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0378  -0.0010 &   0.5661 r
  data arrival time                                                                    0.5661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0267     0.3551
  data required time                                                                   0.3551
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3551
  data arrival time                                                                   -0.5661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0446   0.1990     0.5396 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   8.7733     0.0000     0.5396 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5396 f
  core/be/be_calculator/wb_pkt_o[50] (net)              8.7733              0.0000     0.5396 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5396 f
  core/be/wb_pkt[50] (net)                              8.7733              0.0000     0.5396 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0446   -0.0040 &   0.5356 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0436    0.0762 @   0.6118 f
  core/be/n85 (net)                             5      36.5659              0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[50] (net)                36.5659              0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      36.5659              0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  36.5659     0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  36.5659   0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0436  -0.0012 @   0.6107 f d 
  data arrival time                                                                    0.6107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3900     0.3900
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1820   0.0000   0.3900 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0697   0.2294   0.6194 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2  19.9878   0.0000   0.6194 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6194 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)  19.9878            0.0000     0.6194 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.6194 f
  core/be/be_checker/dispatch_pkt_o[31] (net)          19.9878              0.0000     0.6194 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.6194 f
  core/be/dispatch_pkt[31] (net)                       19.9878              0.0000     0.6194 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.6194 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)       19.9878              0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)  19.9878           0.0000     0.6194 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0697  -0.0061 &   0.6133 f
  data arrival time                                                                    0.6133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3966     0.3966
  clock reconvergence pessimism                                            -0.0037     0.3929
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.3929 r
  library hold time                                                         0.0094     0.4023
  data required time                                                                   0.4023
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4023
  data arrival time                                                                   -0.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2110


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3978     0.3978
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.1859   0.0000   0.3978 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0659   0.2274   0.6252 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2  18.3022   0.0000   0.6252 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6252 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)  18.3022            0.0000     0.6252 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_02_0)    0.0000     0.6252 f
  core/be/be_checker/dispatch_pkt_o[33] (net)          18.3022              0.0000     0.6252 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_02_0)            0.0000     0.6252 f
  core/be/dispatch_pkt[33] (net)                       18.3022              0.0000     0.6252 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_02_0)      0.0000     0.6252 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)       18.3022              0.0000     0.6252 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.6252 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)  18.3022           0.0000     0.6252 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0659  -0.0105 &   0.6147 f
  data arrival time                                                                    0.6147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3973     0.3973
  clock reconvergence pessimism                                            -0.0037     0.3936
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3936 r
  library hold time                                                         0.0100     0.4036
  data required time                                                                   0.4036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4036
  data arrival time                                                                   -0.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3436     0.3436
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0691   0.0000   0.3436 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0755   0.1965     0.5401 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     3  18.4993     0.0000     0.5401 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.5401 r
  core/be/be_calculator/wb_pkt_o[42] (net)             18.4993              0.0000     0.5401 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.5401 r
  core/be/wb_pkt[42] (net)                             18.4993              0.0000     0.5401 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.5401 r
  core/be/be_checker/wb_pkt_i[42] (net)                18.4993              0.0000     0.5401 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.5401 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      18.4993              0.0000     0.5401 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.5401 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  18.4993     0.0000     0.5401 r
  core/be/be_checker/scheduler/int_regfile/U232/INP (NBUFFX8)     0.0755   -0.0084 &   0.5317 r
  core/be/be_checker/scheduler/int_regfile/U232/Z (NBUFFX8)       0.0427    0.0847 @   0.6164 r
  core/be/be_checker/scheduler/int_regfile/n121 (net)     2  21.9529        0.0000     0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  21.9529   0.0000     0.6164 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0308  -0.0069 @   0.6094 r d 
  data arrival time                                                                    0.6094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0691   0.0000   0.3428 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0698   0.1936     0.5364 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3  16.3574     0.0000     0.5364 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5364 r
  core/be/be_calculator/wb_pkt_o[46] (net)             16.3574              0.0000     0.5364 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5364 r
  core/be/wb_pkt[46] (net)                             16.3574              0.0000     0.5364 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5364 r
  core/be/be_checker/wb_pkt_i[46] (net)                16.3574              0.0000     0.5364 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5364 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      16.3574              0.0000     0.5364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  16.3574     0.0000     0.5364 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX8)     0.0698   -0.0072 &   0.5292 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX8)       0.0417    0.0828 @   0.6121 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2  20.5065         0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  20.5065   0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0301  -0.0013 @   0.6107 r d 
  data arrival time                                                                    0.6107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2111


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3488     0.3488
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0642   0.0000   0.3488 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0485   0.1811   0.5299 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   8.2068   0.0000   0.5299 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5299 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   8.2068            0.0000     0.5299 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.5299 r
  core/be/be_checker/dispatch_pkt_o[56] (net)           8.2068              0.0000     0.5299 r
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.5299 r
  core/be/dispatch_pkt[56] (net)                        8.2068              0.0000     0.5299 r
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.5299 r
  core/be/be_calculator/dispatch_pkt_i[56] (net)        8.2068              0.0000     0.5299 r
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5299 r
  core/be/be_calculator/reservation_reg/data_i[56] (net)   8.2068           0.0000     0.5299 r
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0485   0.0000 &   0.5299 r
  data arrival time                                                                    0.5299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3557     0.3557
  clock reconvergence pessimism                                            -0.0057     0.3500
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3500 r
  library hold time                                                        -0.0313     0.3187
  data required time                                                                   0.3187
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3187
  data arrival time                                                                   -0.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2112


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/CLK (DFFX1)   0.0641   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__56_/Q (DFFX1)   0.0451   0.1790   0.5281 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__56_ (net)     1   6.9534   0.0000   0.5281 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/IN1 (AND2X1)   0.0451   -0.0051 &   0.5230 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U58/Q (AND2X1)     0.0427    0.0630     0.5860 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n226 (net)     1   6.8083    0.0000     0.5860 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/D (DFFX1)   0.0427  -0.0032 &   0.5828 r
  data arrival time                                                                    0.5828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__56_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                        -0.0283     0.3714
  data required time                                                                   0.3714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3714
  data arrival time                                                                   -0.5828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2113


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1945   0.0000   0.4017 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0675   0.2290   0.6307 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  18.9930   0.0000   0.6307 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6307 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  18.9930            0.0000     0.6307 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.6307 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          18.9930              0.0000     0.6307 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.6307 f
  core/be/dispatch_pkt[17] (net)                       18.9930              0.0000     0.6307 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.6307 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       18.9930              0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  18.9930           0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0675  -0.0052 &   0.6256 f
  data arrival time                                                                    0.6256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4072     0.4072
  clock reconvergence pessimism                                            -0.0037     0.4035
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.4035 r
  library hold time                                                         0.0107     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.6256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2114


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0667   0.2286   0.6300 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2  18.6430   0.0000   0.6300 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6300 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)  18.6430            0.0000     0.6300 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.6300 f
  core/be/be_checker/dispatch_pkt_o[22] (net)          18.6430              0.0000     0.6300 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.6300 f
  core/be/dispatch_pkt[22] (net)                       18.6430              0.0000     0.6300 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.6300 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)       18.6430              0.0000     0.6300 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.6300 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)  18.6430           0.0000     0.6300 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0667  -0.0043 &   0.6257 f
  data arrival time                                                                    0.6257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4071     0.4071
  clock reconvergence pessimism                                            -0.0037     0.4034
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.4034 r
  library hold time                                                         0.0108     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.6257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0422   0.1973     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     1   7.6718     0.0000     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[61] (net)              7.6718              0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_02_0)            0.0000     0.5378 f
  core/be/wb_pkt[61] (net)                              7.6718              0.0000     0.5378 f
  core/be/icc_place49/INP (NBUFFX8)                               0.0422   -0.0047 &   0.5332 f
  core/be/icc_place49/Z (NBUFFX8)                                 0.0429    0.0747 @   0.6078 f
  core/be/n82 (net)                             5      34.0595              0.0000     0.6078 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_02_0)                  0.0000     0.6078 f
  core/be/be_checker/wb_pkt_i[61] (net)                34.0595              0.0000     0.6078 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_02_0)          0.0000     0.6078 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      34.0595              0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_02_0)   0.0000   0.6078 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  34.0595     0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  34.0595   0.0000     0.6078 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0313   0.0020 @   0.6098 f d 
  data arrival time                                                                    0.6098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3809     0.3809
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1705   0.0000    0.3809 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0373    0.1868     0.5676 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   4.1947      0.0000     0.5676 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5676 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   4.1947              0.0000     0.5676 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5676 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   4.1947           0.0000     0.5676 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0373   0.0001 &   0.5677 r
  data arrival time                                                                    0.5677

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3827
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3827 r
  library hold time                                                        -0.0265     0.3562
  data required time                                                                   0.3562
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3562
  data arrival time                                                                   -0.5677
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3405     0.3405
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0672   0.0000   0.3405 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0420   0.1972     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   7.5953     0.0000     0.5378 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[57] (net)              7.5953              0.0000     0.5378 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.5378 f
  core/be/wb_pkt[57] (net)                              7.5953              0.0000     0.5378 f
  core/be/icc_place53/INP (NBUFFX8)                               0.0420   -0.0047 &   0.5331 f
  core/be/icc_place53/Z (NBUFFX8)                                 0.0433    0.0753 @   0.6084 f
  core/be/n86 (net)                             5      35.6636              0.0000     0.6084 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.6084 f
  core/be/be_checker/wb_pkt_i[57] (net)                35.6636              0.0000     0.6084 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.6084 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      35.6636              0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.6084 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  35.6636     0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  35.6636   0.0000     0.6084 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0433   0.0015 @   0.6099 f d 
  data arrival time                                                                    0.6099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2115


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0691   0.0000   0.3428 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0698   0.1936     0.5364 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     3  16.3574     0.0000     0.5364 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.5364 r
  core/be/be_calculator/wb_pkt_o[46] (net)             16.3574              0.0000     0.5364 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.5364 r
  core/be/wb_pkt[46] (net)                             16.3574              0.0000     0.5364 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.5364 r
  core/be/be_checker/wb_pkt_i[46] (net)                16.3574              0.0000     0.5364 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.5364 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      16.3574              0.0000     0.5364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.5364 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  16.3574     0.0000     0.5364 r
  core/be/be_checker/scheduler/int_regfile/U140/INP (NBUFFX8)     0.0698   -0.0072 &   0.5292 r
  core/be/be_checker/scheduler/int_regfile/U140/Z (NBUFFX8)       0.0417    0.0828 @   0.6121 r
  core/be/be_checker/scheduler/int_regfile/n77 (net)     2  20.5065         0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  20.5065   0.0000     0.6121 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0300  -0.0021 @   0.6100 r d 
  data arrival time                                                                    0.6100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2116


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3489     0.3489
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0642   0.0000   0.3489 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0519   0.1830   0.5319 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   9.4970   0.0000   0.5319 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5319 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   9.4970            0.0000     0.5319 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.5319 r
  core/be/be_checker/dispatch_pkt_o[61] (net)           9.4970              0.0000     0.5319 r
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.5319 r
  core/be/dispatch_pkt[61] (net)                        9.4970              0.0000     0.5319 r
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.5319 r
  core/be/be_calculator/dispatch_pkt_i[61] (net)        9.4970              0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_i[61] (net)   9.4970           0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0519  -0.0030 &   0.5288 r
  data arrival time                                                                    0.5288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3550     0.3550
  clock reconvergence pessimism                                            -0.0057     0.3493
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3493 r
  library hold time                                                        -0.0321     0.3172
  data required time                                                                   0.3172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3172
  data arrival time                                                                   -0.5288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1945   0.0000   0.4015 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0683   0.2296   0.6311 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2  19.3832   0.0000   0.6311 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6311 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)  19.3832            0.0000     0.6311 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.6311 f
  core/be/be_checker/dispatch_pkt_o[23] (net)          19.3832              0.0000     0.6311 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.6311 f
  core/be/dispatch_pkt[23] (net)                       19.3832              0.0000     0.6311 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.6311 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)       19.3832              0.0000     0.6311 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.6311 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)  19.3832           0.0000     0.6311 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0683  -0.0052 &   0.6259 f
  data arrival time                                                                    0.6259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                            -0.0037     0.4036
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.4036 r
  library hold time                                                         0.0105     0.4142
  data required time                                                                   0.4142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4142
  data arrival time                                                                   -0.6259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4013     0.4013
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1945   0.0000   0.4013 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0633   0.2265   0.6278 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2  17.1644   0.0000   0.6278 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6278 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)  17.1644            0.0000     0.6278 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.6278 f
  core/be/be_checker/dispatch_pkt_o[20] (net)          17.1644              0.0000     0.6278 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.6278 f
  core/be/dispatch_pkt[20] (net)                       17.1644              0.0000     0.6278 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.6278 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)       17.1644              0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)  17.1644           0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0633  -0.0010 &   0.6268 f
  data arrival time                                                                    0.6268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                            -0.0037     0.4036
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.4036 r
  library hold time                                                         0.0115     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.6268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2117


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4253     0.4253
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.2165   0.0000   0.4253 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0339   0.1882     0.6134 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.9358     0.0000     0.6134 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.6134 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.9358          0.0000     0.6134 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.6134 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.9358           0.0000     0.6134 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0339   0.0000 &   0.6134 r
  data arrival time                                                                    0.6134

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4335     0.4335
  clock reconvergence pessimism                                            -0.0057     0.4278
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.4278 r
  library hold time                                                        -0.0262     0.4016
  data required time                                                                   0.4016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4016
  data arrival time                                                                   -0.6134
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0641   0.0000   0.3483 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0479   0.1808   0.5291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   7.9942   0.0000   0.5291 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5291 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   7.9942            0.0000     0.5291 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.5291 r
  core/be/be_checker/dispatch_pkt_o[57] (net)           7.9942              0.0000     0.5291 r
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.5291 r
  core/be/dispatch_pkt[57] (net)                        7.9942              0.0000     0.5291 r
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.5291 r
  core/be/be_calculator/dispatch_pkt_i[57] (net)        7.9942              0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_i[57] (net)   7.9942           0.0000     0.5291 r
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0479   0.0001 &   0.5291 r
  data arrival time                                                                    0.5291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3542     0.3542
  clock reconvergence pessimism                                            -0.0057     0.3485
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3485 r
  library hold time                                                        -0.0312     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0446   0.1990     0.5396 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   8.7733     0.0000     0.5396 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.5396 f
  core/be/be_calculator/wb_pkt_o[50] (net)              8.7733              0.0000     0.5396 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.5396 f
  core/be/wb_pkt[50] (net)                              8.7733              0.0000     0.5396 f
  core/be/icc_place52/INP (NBUFFX8)                               0.0446   -0.0040 &   0.5356 f
  core/be/icc_place52/Z (NBUFFX8)                                 0.0436    0.0762 @   0.6118 f
  core/be/n85 (net)                             5      36.5659              0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[50] (net)                36.5659              0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      36.5659              0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  36.5659     0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  36.5659   0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0436  -0.0016 @   0.6102 f d 
  data arrival time                                                                    0.6102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2118


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4010     0.4010
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1944   0.0000   0.4010 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0360   0.1878   0.5888 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.7150   0.0000   0.5888 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.5888 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.7150      0.0000     0.5888 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.5888 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.7150   0.0000   0.5888 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0360   0.0000 &   0.5888 r
  data arrival time                                                                    0.5888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                            -0.0037     0.4033
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.4033 r
  library hold time                                                        -0.0264     0.3769
  data required time                                                                   0.3769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3769
  data arrival time                                                                   -0.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2119


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0631   0.2263   0.6278 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  17.0547   0.0000   0.6278 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6278 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  17.0547            0.0000     0.6278 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.6278 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          17.0547              0.0000     0.6278 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.6278 f
  core/be/dispatch_pkt[13] (net)                       17.0547              0.0000     0.6278 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.6278 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       17.0547              0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  17.0547           0.0000     0.6278 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0631  -0.0007 &   0.6270 f
  data arrival time                                                                    0.6270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                            -0.0037     0.4035
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.4035 r
  library hold time                                                         0.0115     0.4150
  data required time                                                                   0.4150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4150
  data arrival time                                                                   -0.6270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0428   0.1978     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   7.9676     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[48] (net)              7.9676              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[48] (net)                              7.9676              0.0000     0.5384 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0428   -0.0005 &   0.5379 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0447    0.0762 @   0.6141 f
  core/be/n93 (net)                             5      38.6785              0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[48] (net)                38.6785              0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      38.6785              0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  38.6785     0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  38.6785   0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0447  -0.0025 @   0.6116 f d 
  data arrival time                                                                    0.6116

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2120


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1704   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0710   0.2292     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  20.5678     0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.6089 f
  core/be/be_calculator/commit_pkt_o[72] (net)         20.5678              0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  20.5678           0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0710  -0.0059 &   0.6030 f
  data arrival time                                                                    0.6030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3880     0.3880
  clock reconvergence pessimism                                            -0.0053     0.3826
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.3826 r
  library hold time                                                         0.0083     0.3909
  data required time                                                                   0.3909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3909
  data arrival time                                                                   -0.6030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2121


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3868     0.3868
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1897   0.0000    0.3868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0366    0.1878     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.9241      0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5746 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.9241              0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.9241           0.0000     0.5746 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0366   0.0000 &   0.5746 r
  data arrival time                                                                    0.5746

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3925     0.3925
  clock reconvergence pessimism                                            -0.0035     0.3890
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3890 r
  library hold time                                                        -0.0265     0.3625
  data required time                                                                   0.3625
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3625
  data arrival time                                                                   -0.5746
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.2165   0.0000    0.4252 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0344    0.1885     0.6137 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   3.1023      0.0000     0.6137 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.6137 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   3.1023          0.0000     0.6137 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.6137 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   3.1023           0.0000     0.6137 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0344   0.0000 &   0.6137 r
  data arrival time                                                                    0.6137

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4336     0.4336
  clock reconvergence pessimism                                            -0.0057     0.4278
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.4278 r
  library hold time                                                        -0.0263     0.4015
  data required time                                                                   0.4015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4015
  data arrival time                                                                   -0.6137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_264_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)   0.2701   0.0000   0.4286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/Q (DFFX1)   0.0650   0.2332     0.6618 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (net)     3  17.9282     0.0000     0.6618 f
  core/be/be_calculator/calc_stage_reg/data_o[181] (bsg_dff_width_p415_0)   0.0000     0.6618 f
  core/be/be_calculator/commit_pkt_o[3] (net)          17.9282              0.0000     0.6618 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (bsg_dff_width_p415_0)   0.0000     0.6618 f
  core/be/be_calculator/calc_stage_reg/data_i[264] (net)  17.9282           0.0000     0.6618 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/D (DFFX1)   0.0650  -0.0008 &   0.6611 f
  data arrival time                                                                    0.6611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4378     0.4378
  clock reconvergence pessimism                                            -0.0053     0.4325
  core/be/be_calculator/calc_stage_reg/data_r_reg_264_/CLK (DFFX1)          0.0000     0.4325 r
  library hold time                                                         0.0163     0.4488
  data required time                                                                   0.4488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4488
  data arrival time                                                                   -0.6611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0419    0.1901     0.5697 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   5.8393      0.0000     0.5697 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5697 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   5.8393   0.0000     0.5697 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5697 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   5.8393           0.0000     0.5697 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0419  -0.0037 &   0.5660 r
  data arrival time                                                                    0.5660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0279     0.3538
  data required time                                                                   0.3538
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3538
  data arrival time                                                                   -0.5660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2122


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0691   0.0000   0.3422 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0806   0.2226     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     3  24.8798     0.0000     0.5649 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[47] (net)             24.8798              0.0000     0.5649 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.5649 f
  core/be/wb_pkt[47] (net)                             24.8798              0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.5649 f
  core/be/be_checker/wb_pkt_i[47] (net)                24.8798              0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.5649 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      24.8798              0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  24.8798     0.0000     0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[47] (bsg_dff_width_p68_0)   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[47] (net)  24.8798   0.0000   0.5649 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_/D (DFFX1)   0.0806  -0.0116 &   0.5533 f
  data arrival time                                                                    0.5533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3501     0.3501
  clock reconvergence pessimism                                            -0.0057     0.3444
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_47_/CLK (DFFX1)   0.0000   0.3444 r
  library hold time                                                        -0.0033     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.5533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3483     0.3483
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0641   0.0000   0.3483 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0528   0.1835   0.5319 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   9.8699   0.0000   0.5319 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5319 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   9.8699            0.0000     0.5319 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.5319 r
  core/be/be_checker/dispatch_pkt_o[60] (net)           9.8699              0.0000     0.5319 r
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.5319 r
  core/be/dispatch_pkt[60] (net)                        9.8699              0.0000     0.5319 r
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.5319 r
  core/be/be_calculator/dispatch_pkt_i[60] (net)        9.8699              0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_i[60] (net)   9.8699           0.0000     0.5319 r
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0528  -0.0033 &   0.5286 r
  data arrival time                                                                    0.5286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3544     0.3544
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                        -0.0323     0.3163
  data required time                                                                   0.3163
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3163
  data arrival time                                                                   -0.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_282_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)   0.1647   0.0000   0.3771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/Q (DFFX1)   0.0760   0.2318     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (net)     3  22.7769     0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_o[199] (bsg_dff_width_p415_0)   0.0000     0.6090 f
  core/be/be_calculator/commit_pkt_o[21] (net)         22.7769              0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (bsg_dff_width_p415_0)   0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_i[282] (net)  22.7769           0.0000     0.6090 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/D (DFFX1)   0.0760  -0.0113 &   0.5977 f
  data arrival time                                                                    0.5977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3836     0.3836
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_282_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0070     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.5977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3490     0.3490
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/CLK (DFFX1)   0.0642   0.0000   0.3490 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/Q (DFFX1)   0.0456   0.1794   0.5284 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__62_ (net)     1   7.1274   0.0000   0.5284 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/IN1 (AND2X1)   0.0456   -0.0063 &   0.5221 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/Q (AND2X1)     0.0436    0.0637     0.5859 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n250 (net)     1   7.1179    0.0000     0.5859 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/D (DFFX1)   0.0436   0.0002 &   0.5861 r
  data arrival time                                                                    0.5861

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4043     0.4043
  clock reconvergence pessimism                                            -0.0021     0.4022
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/CLK (DFFX1)   0.0000   0.4022 r
  library hold time                                                        -0.0285     0.3737
  data required time                                                                   0.3737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3737
  data arrival time                                                                   -0.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2123


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0710   0.1942     0.5376 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  16.8056     0.0000     0.5376 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5376 r
  core/be/be_calculator/wb_pkt_o[41] (net)             16.8056              0.0000     0.5376 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5376 r
  core/be/wb_pkt[41] (net)                             16.8056              0.0000     0.5376 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5376 r
  core/be/be_checker/wb_pkt_i[41] (net)                16.8056              0.0000     0.5376 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5376 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      16.8056              0.0000     0.5376 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5376 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  16.8056     0.0000     0.5376 r
  core/be/be_checker/scheduler/int_regfile/U235/INP (NBUFFX8)     0.0710   -0.0086 &   0.5289 r
  core/be/be_checker/scheduler/int_regfile/U235/Z (NBUFFX8)       0.0412    0.0828 @   0.6117 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  19.1465        0.0000     0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  19.1465   0.0000     0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0297   0.0003 @   0.6120 r d 
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0750   0.1962     0.5396 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  18.3121     0.0000     0.5396 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5396 r
  core/be/be_calculator/wb_pkt_o[40] (net)             18.3121              0.0000     0.5396 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5396 r
  core/be/wb_pkt[40] (net)                             18.3121              0.0000     0.5396 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5396 r
  core/be/be_checker/wb_pkt_i[40] (net)                18.3121              0.0000     0.5396 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5396 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      18.3121              0.0000     0.5396 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5396 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  18.3121     0.0000     0.5396 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX8)     0.0750   -0.0013 &   0.5383 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX8)       0.0421    0.0840 @   0.6223 r
  core/be/be_checker/scheduler/int_regfile/n126 (net)     2  20.1144        0.0000     0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  20.1144   0.0000     0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0304  -0.0103 @   0.6120 r d 
  data arrival time                                                                    0.6120

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1744   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0815   0.2361     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  25.2174     0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/commit_pkt_o[29] (net)         25.2174              0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  25.2174           0.0000     0.6157 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0815  -0.0140 &   0.6017 f
  data arrival time                                                                    0.6017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3878     0.3878
  clock reconvergence pessimism                                            -0.0053     0.3825
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3825 r
  library hold time                                                         0.0068     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0560   0.1853   0.5337 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2  11.0865   0.0000   0.5337 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5337 r
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)  11.0865            0.0000     0.5337 r
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5337 r
  core/be/be_checker/dispatch_pkt_o[47] (net)          11.0865              0.0000     0.5337 r
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5337 r
  core/be/dispatch_pkt[47] (net)                       11.0865              0.0000     0.5337 r
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5337 r
  core/be/be_calculator/dispatch_pkt_i[47] (net)       11.0865              0.0000     0.5337 r
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5337 r
  core/be/be_calculator/reservation_reg/data_i[47] (net)  11.0865           0.0000     0.5337 r
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0560  -0.0056 &   0.5281 r
  data arrival time                                                                    0.5281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3545     0.3545
  clock reconvergence pessimism                                            -0.0057     0.3488
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3488 r
  library hold time                                                        -0.0331     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.5281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2124


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0513   0.1827   0.5311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   9.2950   0.0000   0.5311 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5311 r
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   9.2950            0.0000     0.5311 r
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.5311 r
  core/be/be_checker/dispatch_pkt_o[59] (net)           9.2950              0.0000     0.5311 r
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.5311 r
  core/be/dispatch_pkt[59] (net)                        9.2950              0.0000     0.5311 r
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.5311 r
  core/be/be_calculator/dispatch_pkt_i[59] (net)        9.2950              0.0000     0.5311 r
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5311 r
  core/be/be_calculator/reservation_reg/data_i[59] (net)   9.2950           0.0000     0.5311 r
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0513  -0.0015 &   0.5296 r
  data arrival time                                                                    0.5296

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3548     0.3548
  clock reconvergence pessimism                                            -0.0057     0.3491
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3491 r
  library hold time                                                        -0.0320     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.5296
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2125


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3865     0.3865
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1897   0.0000    0.3865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0803    0.2366     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2  24.6883      0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.6231 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)  24.6883            0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)  24.6883           0.0000     0.6231 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0803  -0.0138 &   0.6092 f
  data arrival time                                                                    0.6092

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3921     0.3921
  clock reconvergence pessimism                                            -0.0035     0.3885
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.3885 r
  library hold time                                                         0.0081     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.6092
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3484     0.3484
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0641   0.0000   0.3484 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0523   0.1832   0.5316 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   9.6539   0.0000   0.5316 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5316 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   9.6539            0.0000     0.5316 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.5316 r
  core/be/be_checker/dispatch_pkt_o[49] (net)           9.6539              0.0000     0.5316 r
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.5316 r
  core/be/dispatch_pkt[49] (net)                        9.6539              0.0000     0.5316 r
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.5316 r
  core/be/be_calculator/dispatch_pkt_i[49] (net)        9.6539              0.0000     0.5316 r
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5316 r
  core/be/be_calculator/reservation_reg/data_i[49] (net)   9.6539           0.0000     0.5316 r
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0523  -0.0026 &   0.5290 r
  data arrival time                                                                    0.5290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3543     0.3543
  clock reconvergence pessimism                                            -0.0057     0.3486
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3486 r
  library hold time                                                        -0.0322     0.3164
  data required time                                                                   0.3164
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3164
  data arrival time                                                                   -0.5290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4252     0.4252
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.2165   0.0000   0.4252 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0345   0.1886     0.6138 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   3.1602     0.0000     0.6138 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.6138 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   3.1602          0.0000     0.6138 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.6138 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   3.1602           0.0000     0.6138 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0345   0.0000 &   0.6138 r
  data arrival time                                                                    0.6138

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4304     0.4304
  clock reconvergence pessimism                                            -0.0021     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.4283 r
  library hold time                                                        -0.0270     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2126


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0428   0.1978     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   7.9676     0.0000     0.5384 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[48] (net)              7.9676              0.0000     0.5384 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.5384 f
  core/be/wb_pkt[48] (net)                              7.9676              0.0000     0.5384 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0428   -0.0005 &   0.5379 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0447    0.0762 @   0.6141 f
  core/be/n93 (net)                             5      38.6785              0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.6141 f
  core/be/be_checker/wb_pkt_i[48] (net)                38.6785              0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.6141 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      38.6785              0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  38.6785     0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  38.6785   0.0000     0.6141 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0447  -0.0030 @   0.6111 f d 
  data arrival time                                                                    0.6111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2127


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_291_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)   0.1750   0.0000   0.3802 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/Q (DFFX1)   0.0750   0.2321     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (net)     3  22.3163     0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_o[208] (bsg_dff_width_p415_0)   0.0000     0.6123 f
  core/be/be_calculator/commit_pkt_o[30] (net)         22.3163              0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (bsg_dff_width_p415_0)   0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_i[291] (net)  22.3163           0.0000     0.6123 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/D (DFFX1)   0.0750  -0.0091 &   0.6031 f
  data arrival time                                                                    0.6031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3878     0.3878
  clock reconvergence pessimism                                            -0.0053     0.3825
  core/be/be_calculator/calc_stage_reg/data_r_reg_291_/CLK (DFFX1)          0.0000     0.3825 r
  library hold time                                                         0.0079     0.3904
  data required time                                                                   0.3904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3904
  data arrival time                                                                   -0.6031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0738   0.2330   0.6344 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2  21.8046   0.0000   0.6344 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6344 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)  21.8046            0.0000     0.6344 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.6344 f
  core/be/be_checker/dispatch_pkt_o[16] (net)          21.8046              0.0000     0.6344 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.6344 f
  core/be/dispatch_pkt[16] (net)                       21.8046              0.0000     0.6344 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.6344 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)       21.8046              0.0000     0.6344 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.6344 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)  21.8046           0.0000     0.6344 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0738  -0.0085 &   0.6259 f
  data arrival time                                                                    0.6259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4072     0.4072
  clock reconvergence pessimism                                            -0.0037     0.4035
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.4035 r
  library hold time                                                         0.0096     0.4131
  data required time                                                                   0.4131
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4131
  data arrival time                                                                   -0.6259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_258_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3864     0.3864
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)   0.1897   0.0000   0.3864 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/Q (DFFX1)   0.0797   0.2362     0.6226 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (net)     2  24.4374     0.0000     0.6226 f
  core/be/be_calculator/calc_stage_reg/data_o[175] (bsg_dff_width_p415_0)   0.0000     0.6226 f
  core/be/be_calculator/calc_stage_r_2__instr_v_ (net)  24.4374             0.0000     0.6226 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (bsg_dff_width_p415_0)   0.0000     0.6226 f
  core/be/be_calculator/calc_stage_reg/data_i[258] (net)  24.4374           0.0000     0.6226 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/D (DFFX1)   0.0797  -0.0143 &   0.6083 f
  data arrival time                                                                    0.6083

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3908     0.3908
  clock reconvergence pessimism                                            -0.0035     0.3872
  core/be/be_calculator/calc_stage_reg/data_r_reg_258_/CLK (DFFX1)          0.0000     0.3872 r
  library hold time                                                         0.0082     0.3955
  data required time                                                                   0.3955
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3955
  data arrival time                                                                   -0.6083
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3997     0.3997
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1944   0.0000   0.3997 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0621   0.2257   0.6254 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2  16.6256   0.0000   0.6254 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6254 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)  16.6256            0.0000     0.6254 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.6254 f
  core/be/be_checker/dispatch_pkt_o[26] (net)          16.6256              0.0000     0.6254 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.6254 f
  core/be/dispatch_pkt[26] (net)                       16.6256              0.0000     0.6254 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.6254 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)       16.6256              0.0000     0.6254 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.6254 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)  16.6256           0.0000     0.6254 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0621   0.0001 &   0.6255 f
  data arrival time                                                                    0.6255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  clock reconvergence pessimism                                            -0.0037     0.4010
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.4010 r
  library hold time                                                         0.0117     0.4127
  data required time                                                                   0.4127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4127
  data arrival time                                                                   -0.6255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2128


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3907     0.3907
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1821   0.0000   0.3907 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0736   0.2318   0.6226 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2  21.7270   0.0000   0.6226 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6226 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)  21.7270            0.0000     0.6226 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.6226 f
  core/be/be_checker/dispatch_pkt_o[10] (net)          21.7270              0.0000     0.6226 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.6226 f
  core/be/dispatch_pkt[10] (net)                       21.7270              0.0000     0.6226 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.6226 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)       21.7270              0.0000     0.6226 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.6226 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)  21.7270           0.0000     0.6226 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0736  -0.0085 &   0.6141 f
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3962     0.3962
  clock reconvergence pessimism                                            -0.0037     0.3924
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3924 r
  library hold time                                                         0.0087     0.4011
  data required time                                                                   0.4011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4011
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2129


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0691   0.0000   0.3425 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0483   0.2019     0.5444 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1  10.4547     0.0000     0.5444 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.5444 f
  core/be/be_calculator/wb_pkt_o[49] (net)             10.4547              0.0000     0.5444 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.5444 f
  core/be/wb_pkt[49] (net)                             10.4547              0.0000     0.5444 f
  core/be/icc_place75/INP (NBUFFX8)                               0.0483   -0.0070 &   0.5374 f
  core/be/icc_place75/Z (NBUFFX8)                                 0.0419    0.0770 @   0.6144 f
  core/be/n108 (net)                            5      35.2442              0.0000     0.6144 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.6144 f
  core/be/be_checker/wb_pkt_i[49] (net)                35.2442              0.0000     0.6144 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.6144 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      35.2442              0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.6144 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  35.2442     0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  35.2442   0.0000     0.6144 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0303  -0.0030 @   0.6113 f d 
  data arrival time                                                                    0.6113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2130


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0710   0.1942     0.5376 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     3  16.8056     0.0000     0.5376 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.5376 r
  core/be/be_calculator/wb_pkt_o[41] (net)             16.8056              0.0000     0.5376 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.5376 r
  core/be/wb_pkt[41] (net)                             16.8056              0.0000     0.5376 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.5376 r
  core/be/be_checker/wb_pkt_i[41] (net)                16.8056              0.0000     0.5376 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.5376 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      16.8056              0.0000     0.5376 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.5376 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  16.8056     0.0000     0.5376 r
  core/be/be_checker/scheduler/int_regfile/U235/INP (NBUFFX8)     0.0710   -0.0086 &   0.5289 r
  core/be/be_checker/scheduler/int_regfile/U235/Z (NBUFFX8)       0.0412    0.0828 @   0.6117 r
  core/be/be_checker/scheduler/int_regfile/n124 (net)     2  19.1465        0.0000     0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  19.1465   0.0000     0.6117 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0297  -0.0003 @   0.6114 r d 
  data arrival time                                                                    0.6114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1942   0.0000   0.3977 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0701   0.2307   0.6284 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2  20.1659   0.0000   0.6284 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6284 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)  20.1659            0.0000     0.6284 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.6284 f
  core/be/be_checker/dispatch_pkt_o[29] (net)          20.1659              0.0000     0.6284 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.6284 f
  core/be/dispatch_pkt[29] (net)                       20.1659              0.0000     0.6284 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.6284 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)       20.1659              0.0000     0.6284 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.6284 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)  20.1659           0.0000     0.6284 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0701  -0.0041 &   0.6243 f
  data arrival time                                                                    0.6243

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4047     0.4047
  clock reconvergence pessimism                                            -0.0037     0.4009
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.4009 r
  library hold time                                                         0.0102     0.4112
  data required time                                                                   0.4112
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4112
  data arrival time                                                                   -0.6243
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2131


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3796     0.3796
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1704   0.0000   0.3796 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0706   0.2290     0.6086 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  20.3647     0.0000     0.6086 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.6086 f
  core/be/be_calculator/commit_pkt_o[74] (net)         20.3647              0.0000     0.6086 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.6086 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  20.3647           0.0000     0.6086 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0706  -0.0053 &   0.6032 f
  data arrival time                                                                    0.6032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                         0.0083     0.3901
  data required time                                                                   0.3901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3901
  data arrival time                                                                   -0.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_266_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4283     0.4283
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)   0.2694   0.0000   0.4283 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/Q (DFFX1)   0.0771   0.2406     0.6689 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (net)     3  23.2674     0.0000     0.6689 f
  core/be/be_calculator/calc_stage_reg/data_o[183] (bsg_dff_width_p415_0)   0.0000     0.6689 f
  core/be/be_calculator/commit_pkt_o[5] (net)          23.2674              0.0000     0.6689 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (bsg_dff_width_p415_0)   0.0000     0.6689 f
  core/be/be_calculator/calc_stage_reg/data_i[266] (net)  23.2674           0.0000     0.6689 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/D (DFFX1)   0.0771  -0.0104 &   0.6585 f
  data arrival time                                                                    0.6585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_266_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                         0.0139     0.4452
  data required time                                                                   0.4452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4452
  data arrival time                                                                   -0.6585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2132


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3434     0.3434
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0691   0.0000   0.3434 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0750   0.1962     0.5396 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     3  18.3121     0.0000     0.5396 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.5396 r
  core/be/be_calculator/wb_pkt_o[40] (net)             18.3121              0.0000     0.5396 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.5396 r
  core/be/wb_pkt[40] (net)                             18.3121              0.0000     0.5396 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.5396 r
  core/be/be_checker/wb_pkt_i[40] (net)                18.3121              0.0000     0.5396 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.5396 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      18.3121              0.0000     0.5396 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.5396 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  18.3121     0.0000     0.5396 r
  core/be/be_checker/scheduler/int_regfile/U237/INP (NBUFFX8)     0.0750   -0.0013 &   0.5383 r
  core/be/be_checker/scheduler/int_regfile/U237/Z (NBUFFX8)       0.0421    0.0840 @   0.6223 r
  core/be/be_checker/scheduler/int_regfile/n126 (net)     2  20.1144        0.0000     0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  20.1144   0.0000     0.6223 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0304  -0.0106 @   0.6117 r d 
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0688   0.1931     0.5379 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (net)     3  15.9611     0.0000     0.5379 r
  core/be/be_calculator/comp_stage_reg/data_o[221] (bsg_dff_width_p320_0)   0.0000     0.5379 r
  core/be/be_calculator/wb_pkt_o[29] (net)             15.9611              0.0000     0.5379 r
  core/be/be_calculator/wb_pkt_o[29] (bp_be_calculator_top_02_0)            0.0000     0.5379 r
  core/be/wb_pkt[29] (net)                             15.9611              0.0000     0.5379 r
  core/be/icc_place99/INP (NBUFFX8)                               0.0688   -0.0025 &   0.5355 r
  core/be/icc_place99/Z (NBUFFX8)                                 0.0499    0.0866 @   0.6221 r
  core/be/n166 (net)                            3      37.3324              0.0000     0.6221 r
  core/be/be_checker/wb_pkt_i[29] (bp_be_checker_top_02_0)                  0.0000     0.6221 r
  core/be/be_checker/wb_pkt_i[29] (net)                37.3324              0.0000     0.6221 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (bp_be_scheduler_02_0)          0.0000     0.6221 r
  core/be/be_checker/scheduler/wb_pkt_i[29] (net)      37.3324              0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (bp_be_regfile_02_0)   0.0000   0.6221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[29] (net)  37.3324     0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[29] (net)  37.3324   0.0000     0.6221 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[29] (saed90_64x32_2P)   0.0499  -0.0105 @   0.6117 r d 
  data arrival time                                                                    0.6117

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3763     0.3763
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.1652   0.0000   0.3763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0771   0.2326     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  23.2595     0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.6089 f
  core/be/be_calculator/commit_pkt_o[24] (net)         23.2595              0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  23.2595           0.0000     0.6089 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0771  -0.0099 &   0.5989 f
  data arrival time                                                                    0.5989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3841     0.3841
  clock reconvergence pessimism                                            -0.0053     0.3788
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3788 r
  library hold time                                                         0.0069     0.3856
  data required time                                                                   0.3856
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3856
  data arrival time                                                                   -0.5989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3911     0.3911
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1819   0.0000   0.3911 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0392   0.1889   0.5801 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   4.8753   0.0000   0.5801 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5801 r
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   4.8753            0.0000     0.5801 r
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.5801 r
  core/be/be_checker/dispatch_pkt_o[35] (net)           4.8753              0.0000     0.5801 r
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.5801 r
  core/be/dispatch_pkt[35] (net)                        4.8753              0.0000     0.5801 r
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.5801 r
  core/be/be_calculator/dispatch_pkt_i[35] (net)        4.8753              0.0000     0.5801 r
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5801 r
  core/be/be_calculator/reservation_reg/data_i[35] (net)   4.8753           0.0000     0.5801 r
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0392  -0.0008 &   0.5792 r
  data arrival time                                                                    0.5792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3968     0.3968
  clock reconvergence pessimism                                            -0.0037     0.3931
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3931 r
  library hold time                                                        -0.0272     0.3659
  data required time                                                                   0.3659
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3659
  data arrival time                                                                   -0.5792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2133


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3481     0.3481
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0641   0.0000   0.3481 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0523   0.1832   0.5313 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   9.6517   0.0000   0.5313 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5313 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   9.6517            0.0000     0.5313 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.5313 r
  core/be/be_checker/dispatch_pkt_o[62] (net)           9.6517              0.0000     0.5313 r
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.5313 r
  core/be/dispatch_pkt[62] (net)                        9.6517              0.0000     0.5313 r
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.5313 r
  core/be/be_calculator/dispatch_pkt_i[62] (net)        9.6517              0.0000     0.5313 r
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5313 r
  core/be/be_calculator/reservation_reg/data_i[62] (net)   9.6517           0.0000     0.5313 r
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0523  -0.0009 &   0.5304 r
  data arrival time                                                                    0.5304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3549     0.3549
  clock reconvergence pessimism                                            -0.0057     0.3492
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3492 r
  library hold time                                                        -0.0322     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.5304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2134


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3977     0.3977
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1942   0.0000   0.3977 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0667   0.2286   0.6263 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2  18.6726   0.0000   0.6263 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6263 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)  18.6726            0.0000     0.6263 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.6263 f
  core/be/be_checker/dispatch_pkt_o[27] (net)          18.6726              0.0000     0.6263 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.6263 f
  core/be/dispatch_pkt[27] (net)                       18.6726              0.0000     0.6263 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.6263 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)       18.6726              0.0000     0.6263 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.6263 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)  18.6726           0.0000     0.6263 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0667  -0.0027 &   0.6236 f
  data arrival time                                                                    0.6236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4031     0.4031
  clock reconvergence pessimism                                            -0.0037     0.3994
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.3994 r
  library hold time                                                         0.0108     0.4102
  data required time                                                                   0.4102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4102
  data arrival time                                                                   -0.6236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2134


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3479     0.3479
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.0641   0.0000   0.3479 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0498   0.1818   0.5297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   8.7147   0.0000   0.5297 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5297 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   8.7147            0.0000     0.5297 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.5297 r
  core/be/be_checker/dispatch_pkt_o[55] (net)           8.7147              0.0000     0.5297 r
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.5297 r
  core/be/dispatch_pkt[55] (net)                        8.7147              0.0000     0.5297 r
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.5297 r
  core/be/be_calculator/dispatch_pkt_i[55] (net)        8.7147              0.0000     0.5297 r
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5297 r
  core/be/be_calculator/reservation_reg/data_i[55] (net)   8.7147           0.0000     0.5297 r
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0498   0.0000 &   0.5298 r
  data arrival time                                                                    0.5298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3536     0.3536
  clock reconvergence pessimism                                            -0.0057     0.3479
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3479 r
  library hold time                                                        -0.0316     0.3162
  data required time                                                                   0.3162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3162
  data arrival time                                                                   -0.5298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0322    0.1907     0.6186 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.2731      0.0000     0.6186 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.6186 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.2731    0.0000     0.6186 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.6186 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.2731           0.0000     0.6186 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0322   0.0000 &   0.6186 r
  data arrival time                                                                    0.6186

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0053     0.4318
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.4318 r
  library hold time                                                        -0.0267     0.4050
  data required time                                                                   0.4050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4050
  data arrival time                                                                   -0.6186
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2136


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1945   0.0000   0.4018 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0719   0.2318   0.6335 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2  20.9545   0.0000   0.6335 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6335 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)  20.9545            0.0000     0.6335 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.6335 f
  core/be/be_checker/dispatch_pkt_o[19] (net)          20.9545              0.0000     0.6335 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.6335 f
  core/be/dispatch_pkt[19] (net)                       20.9545              0.0000     0.6335 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.6335 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)       20.9545              0.0000     0.6335 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.6335 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)  20.9545           0.0000     0.6335 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0719  -0.0061 &   0.6274 f
  data arrival time                                                                    0.6274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                            -0.0037     0.4038
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.4038 r
  library hold time                                                         0.0099     0.4137
  data required time                                                                   0.4137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4137
  data arrival time                                                                   -0.6274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2137


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3867     0.3867
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1897   0.0000    0.3867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0891    0.2417     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2  28.4968      0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.6284 f
  core/be/be_calculator/calc_status_o[12] (net)        28.4968              0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)  28.4968            0.0000     0.6284 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0891   -0.0186 &   0.6098 f
  data arrival time                                                                    0.6098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3927     0.3927
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.3891 r
  library hold time                                                         0.0066     0.3957
  data required time                                                                   0.3957
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3957
  data arrival time                                                                   -0.6098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2141


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4277     0.4277
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2703   0.0000    0.4277 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0321    0.1906     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.2630      0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.2630    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.2630            0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0321    0.0000 &   0.6183 r
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0053     0.4310
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.4310 r
  library hold time                                                        -0.0267     0.4043
  data required time                                                                   0.4043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4043
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2141


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4273     0.4273
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.2693   0.0000    0.4273 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0327    0.1910     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.4768      0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.4768    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.4768            0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0327    0.0000 &   0.6183 r
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4363     0.4363
  clock reconvergence pessimism                                            -0.0053     0.4310
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.4310 r
  library hold time                                                        -0.0269     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2142


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4014     0.4014
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1945   0.0000   0.4014 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0771   0.2350   0.6364 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2  23.2849   0.0000   0.6364 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6364 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)  23.2849            0.0000     0.6364 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.6364 f
  core/be/be_checker/dispatch_pkt_o[21] (net)          23.2849              0.0000     0.6364 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.6364 f
  core/be/dispatch_pkt[21] (net)                       23.2849              0.0000     0.6364 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.6364 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)       23.2849              0.0000     0.6364 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.6364 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)  23.2849           0.0000     0.6364 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0771  -0.0093 &   0.6271 f
  data arrival time                                                                    0.6271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4076     0.4076
  clock reconvergence pessimism                                            -0.0037     0.4038
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.4038 r
  library hold time                                                         0.0090     0.4128
  data required time                                                                   0.4128
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4128
  data arrival time                                                                   -0.6271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3491     0.3491
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/CLK (DFFX1)   0.0642   0.0000   0.3491 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__55_/Q (DFFX1)   0.0422   0.1771   0.5262 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__55_ (net)     1   5.9176   0.0000   0.5262 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/IN1 (AND2X1)   0.0422   -0.0038 &   0.5225 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/U60/Q (AND2X1)     0.0448    0.0638     0.5862 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/n222 (net)     1   7.5737    0.0000     0.5862 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/D (DFFX1)   0.0448  -0.0011 &   0.5852 r
  data arrival time                                                                    0.5852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4018     0.4018
  clock reconvergence pessimism                                            -0.0021     0.3997
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__55_/CLK (DFFX1)   0.0000   0.3997 r
  library hold time                                                        -0.0289     0.3709
  data required time                                                                   0.3709
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3709
  data arrival time                                                                   -0.5852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2143


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0393   0.1954     0.5402 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   6.4369     0.0000     0.5402 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5402 f
  core/be/be_calculator/wb_pkt_o[34] (net)              6.4369              0.0000     0.5402 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5402 f
  core/be/wb_pkt[34] (net)                              6.4369              0.0000     0.5402 f
  core/be/icc_place79/INP (NBUFFX16)                              0.0393    0.0000 &   0.5403 f
  core/be/icc_place79/Z (NBUFFX16)                                0.0393    0.0715 @   0.6118 f
  core/be/n112 (net)                            5      42.3001              0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[34] (net)                42.3001              0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      42.3001              0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  42.3001     0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  42.3001   0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[34] (saed90_64x32_2P)   0.0393   0.0023 @   0.6141 f d 
  data arrival time                                                                    0.6141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2144


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0322    0.1906     0.6198 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.2759        0.0000     0.6198 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.6198 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.2759              0.0000     0.6198 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.6198 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.2759             0.0000     0.6198 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0322    0.0000 &   0.6198 r
  data arrival time                                                                    0.6198

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.4321 r
  library hold time                                                        -0.0267     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.6198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.2694   0.0000    0.4284 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0324    0.1908     0.6192 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.3517      0.0000     0.6192 r
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.6192 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.3517    0.0000     0.6192 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.6192 r
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.3517           0.0000     0.6192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0324   0.0000 &   0.6192 r
  data arrival time                                                                    0.6192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                        -0.0268     0.4047
  data required time                                                                   0.4047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4047
  data arrival time                                                                   -0.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2145


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0331    0.1913     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.6304      0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.6193 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.6304    0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.6304           0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0331   0.0000 &   0.6193 r
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0053     0.4316
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.4316 r
  library hold time                                                        -0.0270     0.4047
  data required time                                                                   0.4047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4047
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2146


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0896   0.2033     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  23.8221     0.0000     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[63] (net)             23.8221              0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5439 r
  core/be/wb_pkt[63] (net)                             23.8221              0.0000     0.5439 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5439 r
  core/be/be_checker/wb_pkt_i[63] (net)                23.8221              0.0000     0.5439 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5439 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      23.8221              0.0000     0.5439 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5439 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  23.8221     0.0000     0.5439 r
  core/be/be_checker/scheduler/int_regfile/U219/INP (NBUFFX8)     0.0896   -0.0081 &   0.5358 r
  core/be/be_checker/scheduler/int_regfile/U219/Z (NBUFFX8)       0.0416    0.0871 @   0.6229 r
  core/be/be_checker/scheduler/int_regfile/n108 (net)     2  17.0222        0.0000     0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  17.0222   0.0000     0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0300  -0.0085 @   0.6143 r d 
  data arrival time                                                                    0.6143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2147


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4284     0.4284
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.2694   0.0000   0.4284 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0327   0.1910     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.4601     0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.6194 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.4601    0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.4601           0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0327   0.0000 &   0.6194 r
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4367     0.4367
  clock reconvergence pessimism                                            -0.0053     0.4314
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.4314 r
  library hold time                                                        -0.0268     0.4046
  data required time                                                                   0.4046
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4046
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2148


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4292     0.4292
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2694    0.0000     0.4292 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0326    0.1909     0.6201 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.4238        0.0000     0.6201 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.6201 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.4238              0.0000     0.6201 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.6201 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.4238             0.0000     0.6201 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0326    0.0000 &   0.6201 r
  data arrival time                                                                    0.6201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4374     0.4374
  clock reconvergence pessimism                                            -0.0053     0.4321
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.4321 r
  library hold time                                                        -0.0268     0.4053
  data required time                                                                   0.4053
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4053
  data arrival time                                                                   -0.6201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2148


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4266     0.4266
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.2708   0.0000   0.4266 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0327   0.1910     0.6176 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.4554     0.0000     0.6176 r
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.6176 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.4554   0.0000     0.6176 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.6176 r
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.4554           0.0000     0.6176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0327   0.0000 &   0.6176 r
  data arrival time                                                                    0.6176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  clock reconvergence pessimism                                            -0.0053     0.4296
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.4296 r
  library hold time                                                        -0.0269     0.4027
  data required time                                                                   0.4027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4027
  data arrival time                                                                   -0.6176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2149


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0484   0.2016     0.5423 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.4870     0.0000     0.5423 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5423 f
  core/be/be_calculator/wb_pkt_o[53] (net)             10.4870              0.0000     0.5423 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5423 f
  core/be/wb_pkt[53] (net)                             10.4870              0.0000     0.5423 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0484   -0.0014 &   0.5409 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0411    0.0750 @   0.6159 f
  core/be/n88 (net)                             3      29.0224              0.0000     0.6159 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6159 f
  core/be/be_checker/wb_pkt_i[53] (net)                29.0224              0.0000     0.6159 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6159 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      29.0224              0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6159 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  29.0224     0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  29.0224   0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0299  -0.0012 @   0.6147 f d 
  data arrival time                                                                    0.6147

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6147
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4006     0.4006
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1945   0.0000   0.4006 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0692   0.2301   0.6307 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2  19.7491   0.0000   0.6307 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.6307 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)  19.7491             0.0000     0.6307 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.6307 f
  core/be/be_checker/dispatch_pkt_o[6] (net)           19.7491              0.0000     0.6307 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.6307 f
  core/be/dispatch_pkt[6] (net)                        19.7491              0.0000     0.6307 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.6307 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)        19.7491              0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)  19.7491            0.0000     0.6307 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0692   -0.0041 &   0.6266 f
  data arrival time                                                                    0.6266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4049     0.4049
  clock reconvergence pessimism                                            -0.0037     0.4012
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.4012 r
  library hold time                                                         0.0104     0.4116
  data required time                                                                   0.4116
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4116
  data arrival time                                                                   -0.6266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2694   0.0000     0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0330    0.1912     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.5700       0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.6193 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.5700              0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.5700            0.0000     0.6193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0330    0.0000 &   0.6193 r
  data arrival time                                                                    0.6193

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.4312 r
  library hold time                                                        -0.0269     0.4043
  data required time                                                                   0.4043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4043
  data arrival time                                                                   -0.6193
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2150


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4287     0.4287
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.2694   0.0000    0.4287 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0331    0.1912     0.6199 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.6079      0.0000     0.6199 r
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.6199 r
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.6079              0.0000     0.6199 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.6199 r
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.6079           0.0000     0.6199 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0331   0.0000 &   0.6199 r
  data arrival time                                                                    0.6199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4370     0.4370
  clock reconvergence pessimism                                            -0.0053     0.4317
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.4317 r
  library hold time                                                        -0.0269     0.4048
  data required time                                                                   0.4048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4048
  data arrival time                                                                   -0.6199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2151


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2694   0.0000   0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0331   0.1913     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   2.6359     0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.6194 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   2.6359    0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   2.6359           0.0000     0.6194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0331   0.0000 &   0.6194 r
  data arrival time                                                                    0.6194

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4366     0.4366
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                        -0.0270     0.4043
  data required time                                                                   0.4043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4043
  data arrival time                                                                   -0.6194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2152


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0691   0.0000   0.3447 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0768   0.2203     0.5650 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     3  23.1945     0.0000     0.5650 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.5650 f
  core/be/be_calculator/wb_pkt_o[37] (net)             23.1945              0.0000     0.5650 f
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_02_0)            0.0000     0.5650 f
  core/be/wb_pkt[37] (net)                             23.1945              0.0000     0.5650 f
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_02_0)                  0.0000     0.5650 f
  core/be/be_checker/wb_pkt_i[37] (net)                23.1945              0.0000     0.5650 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_02_0)          0.0000     0.5650 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      23.1945              0.0000     0.5650 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_02_0)   0.0000   0.5650 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  23.1945     0.0000     0.5650 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[37] (bsg_dff_width_p68_0)   0.0000   0.5650 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[37] (net)  23.1945   0.0000   0.5650 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_37_/D (DFFX1)   0.0768  -0.0086 &   0.5564 f
  data arrival time                                                                    0.5564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3494     0.3494
  clock reconvergence pessimism                                            -0.0057     0.3437
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3437 r
  library hold time                                                        -0.0024     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.5564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2152


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3449     0.3449
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.0691   0.0000   0.3449 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0393   0.1954     0.5402 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (net)     1   6.4369     0.0000     0.5402 f
  core/be/be_calculator/comp_stage_reg/data_o[226] (bsg_dff_width_p320_0)   0.0000     0.5402 f
  core/be/be_calculator/wb_pkt_o[34] (net)              6.4369              0.0000     0.5402 f
  core/be/be_calculator/wb_pkt_o[34] (bp_be_calculator_top_02_0)            0.0000     0.5402 f
  core/be/wb_pkt[34] (net)                              6.4369              0.0000     0.5402 f
  core/be/icc_place79/INP (NBUFFX16)                              0.0393    0.0000 &   0.5403 f
  core/be/icc_place79/Z (NBUFFX16)                                0.0393    0.0715 @   0.6118 f
  core/be/n112 (net)                            5      42.3001              0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[34] (bp_be_checker_top_02_0)                  0.0000     0.6118 f
  core/be/be_checker/wb_pkt_i[34] (net)                42.3001              0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (bp_be_scheduler_02_0)          0.0000     0.6118 f
  core/be/be_checker/scheduler/wb_pkt_i[34] (net)      42.3001              0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (bp_be_regfile_02_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[34] (net)  42.3001     0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[34] (net)  42.3001   0.0000     0.6118 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[34] (saed90_64x32_2P)   0.0393   0.0018 @   0.6135 f d 
  data arrival time                                                                    0.6135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2152


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_278_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3771     0.3771
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)   0.1647   0.0000   0.3771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/Q (DFFX1)   0.0876   0.2388     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (net)     3  27.8683     0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_o[195] (bsg_dff_width_p415_0)   0.0000     0.6158 f
  core/be/be_calculator/commit_pkt_o[17] (net)         27.8683              0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (bsg_dff_width_p415_0)   0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_i[278] (net)  27.8683           0.0000     0.6158 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/D (DFFX1)   0.0876  -0.0171 &   0.5987 f
  data arrival time                                                                    0.5987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3837     0.3837
  clock reconvergence pessimism                                            -0.0053     0.3783
  core/be/be_calculator/calc_stage_reg/data_r_reg_278_/CLK (DFFX1)          0.0000     0.3783 r
  library hold time                                                         0.0051     0.3835
  data required time                                                                   0.3835
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3835
  data arrival time                                                                   -0.5987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2153


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.2704   0.0000    0.4281 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0342    0.1920     0.6201 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   3.0180      0.0000     0.6201 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.6201 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   3.0180    0.0000     0.6201 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.6201 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   3.0180           0.0000     0.6201 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0342  -0.0009 &   0.6192 r
  data arrival time                                                                    0.6192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4312
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.4312 r
  library hold time                                                        -0.0272     0.4040
  data required time                                                                   0.4040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4040
  data arrival time                                                                   -0.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2153


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3447     0.3447
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.0691   0.0000   0.3447 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0886   0.2031     0.5478 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (net)     3  23.4439     0.0000     0.5478 r
  core/be/be_calculator/comp_stage_reg/data_o[223] (bsg_dff_width_p320_0)   0.0000     0.5478 r
  core/be/be_calculator/wb_pkt_o[31] (net)             23.4439              0.0000     0.5478 r
  core/be/be_calculator/wb_pkt_o[31] (bp_be_calculator_top_02_0)            0.0000     0.5478 r
  core/be/wb_pkt[31] (net)                             23.4439              0.0000     0.5478 r
  core/be/be_checker/wb_pkt_i[31] (bp_be_checker_top_02_0)                  0.0000     0.5478 r
  core/be/be_checker/wb_pkt_i[31] (net)                23.4439              0.0000     0.5478 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (bp_be_scheduler_02_0)          0.0000     0.5478 r
  core/be/be_checker/scheduler/wb_pkt_i[31] (net)      23.4439              0.0000     0.5478 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (bp_be_regfile_02_0)   0.0000   0.5478 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[31] (net)  23.4439     0.0000     0.5478 r
  core/be/be_checker/scheduler/int_regfile/U253/INP (NBUFFX8)     0.0886   -0.0148 &   0.5330 r
  core/be/be_checker/scheduler/int_regfile/U253/Z (NBUFFX8)       0.0424    0.0874 @   0.6204 r
  core/be/be_checker/scheduler/int_regfile/n142 (net)     2  19.1802        0.0000     0.6204 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6204 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[31] (net)  19.1802   0.0000     0.6204 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[31] (saed90_64x32_2P)   0.0306  -0.0052 @   0.6152 r d 
  data arrival time                                                                    0.6152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3554     0.3554
  clock reconvergence pessimism                                            -0.0057     0.3496
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.3496 r
  library hold time                                                         0.0500     0.3996
  data required time                                                                   0.3996
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3996
  data arrival time                                                                   -0.6152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2155


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0896   0.2033     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  23.8221     0.0000     0.5439 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[63] (net)             23.8221              0.0000     0.5439 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_02_0)            0.0000     0.5439 r
  core/be/wb_pkt[63] (net)                             23.8221              0.0000     0.5439 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_02_0)                  0.0000     0.5439 r
  core/be/be_checker/wb_pkt_i[63] (net)                23.8221              0.0000     0.5439 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_02_0)          0.0000     0.5439 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      23.8221              0.0000     0.5439 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_02_0)   0.0000   0.5439 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  23.8221     0.0000     0.5439 r
  core/be/be_checker/scheduler/int_regfile/U219/INP (NBUFFX8)     0.0896   -0.0081 &   0.5358 r
  core/be/be_checker/scheduler/int_regfile/U219/Z (NBUFFX8)       0.0416    0.0871 @   0.6229 r
  core/be/be_checker/scheduler/int_regfile/n108 (net)     2  17.0222        0.0000     0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  17.0222   0.0000     0.6229 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0300  -0.0090 @   0.6139 r d 
  data arrival time                                                                    0.6139

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2156


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.2703   0.0000    0.4280 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0336    0.1916     0.6196 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.7925      0.0000     0.6196 r
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.6196 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.7925    0.0000     0.6196 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.6196 r
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.7925           0.0000     0.6196 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0336   0.0000 &   0.6197 r
  data arrival time                                                                    0.6197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4365     0.4365
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.4311 r
  library hold time                                                        -0.0271     0.4041
  data required time                                                                   0.4041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4041
  data arrival time                                                                   -0.6197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2156


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1744   0.0000    0.3797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0422    0.1903     0.5700 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   5.9630      0.0000     0.5700 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.5700 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   5.9630   0.0000     0.5700 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.5700 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   5.9630           0.0000     0.5700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0422  -0.0007 &   0.5693 r
  data arrival time                                                                    0.5693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                            -0.0053     0.3817
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.3817 r
  library hold time                                                        -0.0280     0.3537
  data required time                                                                   0.3537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3537
  data arrival time                                                                   -0.5693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2156


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4293     0.4293
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2694    0.0000     0.4293 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0336    0.1916     0.6208 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.7896        0.0000     0.6208 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.6208 r
  core/be/be_calculator/exc_stage_r[2] (net)            2.7896              0.0000     0.6208 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.6208 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.7896              0.0000     0.6208 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0336    0.0000 &   0.6208 r
  data arrival time                                                                    0.6208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4375     0.4375
  clock reconvergence pessimism                                            -0.0053     0.4322
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.4322 r
  library hold time                                                        -0.0271     0.4052
  data required time                                                                   0.4052
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4052
  data arrival time                                                                   -0.6208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2157


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3866     0.3866
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1897   0.0000     0.3866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0817    0.2374     0.6241 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2  25.3018       0.0000     0.6241 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.6241 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)  25.3018            0.0000     0.6241 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.6241 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)  25.3018            0.0000     0.6241 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0817   -0.0114 &   0.6127 f
  data arrival time                                                                    0.6127

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3926     0.3926
  clock reconvergence pessimism                                            -0.0035     0.3891
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.3891 r
  library hold time                                                         0.0079     0.3969
  data required time                                                                   0.3969
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3969
  data arrival time                                                                   -0.6127
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2158


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.2701   0.0000    0.4279 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0338    0.1918     0.6197 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.8909      0.0000     0.6197 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.6197 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.8909    0.0000     0.6197 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.6197 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.8909            0.0000     0.6197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0338    0.0000 &   0.6197 r
  data arrival time                                                                    0.6197

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4364     0.4364
  clock reconvergence pessimism                                            -0.0053     0.4311
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.4311 r
  library hold time                                                        -0.0271     0.4039
  data required time                                                                   0.4039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4039
  data arrival time                                                                   -0.6197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2158


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4286     0.4286
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2702   0.0000    0.4286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0349    0.1925     0.6211 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.2847      0.0000     0.6211 r
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.6211 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.2847    0.0000     0.6211 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.6211 r
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.2847            0.0000     0.6211 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0349   -0.0009 &   0.6202 r
  data arrival time                                                                    0.6202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4371     0.4371
  clock reconvergence pessimism                                            -0.0053     0.4318
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.4318 r
  library hold time                                                        -0.0274     0.4044
  data required time                                                                   0.4044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4044
  data arrival time                                                                   -0.6202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2158


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3406     0.3406
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0672   0.0000   0.3406 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0484   0.2016     0.5423 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  10.4870     0.0000     0.5423 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.5423 f
  core/be/be_calculator/wb_pkt_o[53] (net)             10.4870              0.0000     0.5423 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.5423 f
  core/be/wb_pkt[53] (net)                             10.4870              0.0000     0.5423 f
  core/be/icc_place55/INP (NBUFFX8)                               0.0484   -0.0014 &   0.5409 f
  core/be/icc_place55/Z (NBUFFX8)                                 0.0411    0.0750 @   0.6159 f
  core/be/n88 (net)                             3      29.0224              0.0000     0.6159 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.6159 f
  core/be/be_checker/wb_pkt_i[53] (net)                29.0224              0.0000     0.6159 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.6159 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      29.0224              0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.6159 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  29.0224     0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  29.0224   0.0000     0.6159 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0299  -0.0017 @   0.6142 f d 
  data arrival time                                                                    0.6142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3541     0.3541
  clock reconvergence pessimism                                            -0.0057     0.3484
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.3484 r
  library hold time                                                         0.0500     0.3984
  data required time                                                                   0.3984
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3984
  data arrival time                                                                   -0.6142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2158


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4288     0.4288
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.2701   0.0000    0.4288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0336    0.1916     0.6204 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.7948      0.0000     0.6204 r
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.6204 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.7948    0.0000     0.6204 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.6204 r
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.7948           0.0000     0.6204 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0336   0.0000 &   0.6204 r
  data arrival time                                                                    0.6204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4369     0.4369
  clock reconvergence pessimism                                            -0.0053     0.4316
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.4316 r
  library hold time                                                        -0.0271     0.4045
  data required time                                                                   0.4045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4045
  data arrival time                                                                   -0.6204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2159


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.2707   0.0000    0.4265 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0338    0.1918     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.8729      0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.6183 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.8729   0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.8729           0.0000     0.6183 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0338   0.0000 &   0.6183 r
  data arrival time                                                                    0.6183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4349     0.4349
  clock reconvergence pessimism                                            -0.0053     0.4296
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.4296 r
  library hold time                                                        -0.0271     0.4024
  data required time                                                                   0.4024
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4024
  data arrival time                                                                   -0.6183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2159


1
