
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c6  00800200  00001aa2  00001b36  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001aa2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002a  008003c6  008003c6  00001cfc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001cfc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001d58  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002f0  00000000  00000000  00001d98  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002d2f  00000000  00000000  00002088  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001aec  00000000  00000000  00004db7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000018a7  00000000  00000000  000068a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006ec  00000000  00000000  0000814c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bc7  00000000  00000000  00008838  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001324  00000000  00000000  000093ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000218  00000000  00000000  0000a723  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	28 c5       	rjmp	.+2640   	; 0xaee <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	95 05       	cpc	r25, r5
      e6:	e7 05       	cpc	r30, r7
      e8:	e7 05       	cpc	r30, r7
      ea:	e7 05       	cpc	r30, r7
      ec:	e7 05       	cpc	r30, r7
      ee:	e7 05       	cpc	r30, r7
      f0:	e7 05       	cpc	r30, r7
      f2:	e7 05       	cpc	r30, r7
      f4:	95 05       	cpc	r25, r5
      f6:	e7 05       	cpc	r30, r7
      f8:	e7 05       	cpc	r30, r7
      fa:	e7 05       	cpc	r30, r7
      fc:	e7 05       	cpc	r30, r7
      fe:	e7 05       	cpc	r30, r7
     100:	e7 05       	cpc	r30, r7
     102:	e7 05       	cpc	r30, r7
     104:	97 05       	cpc	r25, r7
     106:	e7 05       	cpc	r30, r7
     108:	e7 05       	cpc	r30, r7
     10a:	e7 05       	cpc	r30, r7
     10c:	e7 05       	cpc	r30, r7
     10e:	e7 05       	cpc	r30, r7
     110:	e7 05       	cpc	r30, r7
     112:	e7 05       	cpc	r30, r7
     114:	e7 05       	cpc	r30, r7
     116:	e7 05       	cpc	r30, r7
     118:	e7 05       	cpc	r30, r7
     11a:	e7 05       	cpc	r30, r7
     11c:	e7 05       	cpc	r30, r7
     11e:	e7 05       	cpc	r30, r7
     120:	e7 05       	cpc	r30, r7
     122:	e7 05       	cpc	r30, r7
     124:	97 05       	cpc	r25, r7
     126:	e7 05       	cpc	r30, r7
     128:	e7 05       	cpc	r30, r7
     12a:	e7 05       	cpc	r30, r7
     12c:	e7 05       	cpc	r30, r7
     12e:	e7 05       	cpc	r30, r7
     130:	e7 05       	cpc	r30, r7
     132:	e7 05       	cpc	r30, r7
     134:	e7 05       	cpc	r30, r7
     136:	e7 05       	cpc	r30, r7
     138:	e7 05       	cpc	r30, r7
     13a:	e7 05       	cpc	r30, r7
     13c:	e7 05       	cpc	r30, r7
     13e:	e7 05       	cpc	r30, r7
     140:	e7 05       	cpc	r30, r7
     142:	e7 05       	cpc	r30, r7
     144:	e3 05       	cpc	r30, r3
     146:	e7 05       	cpc	r30, r7
     148:	e7 05       	cpc	r30, r7
     14a:	e7 05       	cpc	r30, r7
     14c:	e7 05       	cpc	r30, r7
     14e:	e7 05       	cpc	r30, r7
     150:	e7 05       	cpc	r30, r7
     152:	e7 05       	cpc	r30, r7
     154:	c0 05       	cpc	r28, r0
     156:	e7 05       	cpc	r30, r7
     158:	e7 05       	cpc	r30, r7
     15a:	e7 05       	cpc	r30, r7
     15c:	e7 05       	cpc	r30, r7
     15e:	e7 05       	cpc	r30, r7
     160:	e7 05       	cpc	r30, r7
     162:	e7 05       	cpc	r30, r7
     164:	e7 05       	cpc	r30, r7
     166:	e7 05       	cpc	r30, r7
     168:	e7 05       	cpc	r30, r7
     16a:	e7 05       	cpc	r30, r7
     16c:	e7 05       	cpc	r30, r7
     16e:	e7 05       	cpc	r30, r7
     170:	e7 05       	cpc	r30, r7
     172:	e7 05       	cpc	r30, r7
     174:	b4 05       	cpc	r27, r4
     176:	e7 05       	cpc	r30, r7
     178:	e7 05       	cpc	r30, r7
     17a:	e7 05       	cpc	r30, r7
     17c:	e7 05       	cpc	r30, r7
     17e:	e7 05       	cpc	r30, r7
     180:	e7 05       	cpc	r30, r7
     182:	e7 05       	cpc	r30, r7
     184:	d2 05       	cpc	r29, r2
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e2 ea       	ldi	r30, 0xA2	; 162
     1cc:	fa e1       	ldi	r31, 0x1A	; 26
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a6 3c       	cpi	r26, 0xC6	; 198
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	a6 ec       	ldi	r26, 0xC6	; 198
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	a0 3f       	cpi	r26, 0xF0	; 240
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 4f 0d 	jmp	0x1a9e	; 0x1a9e <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "TWI_Master.h"
#include "motor.h"
#include "encoder.h"
uint8_t timerFlag = 0;

ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 c7 03 	sts	0x03C7, r24	; 0x8003c7 <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 c6 03 	sts	0x03C6, r24	; 0x8003c6 <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:



int main(void)
//p.23 for can read instructions
{
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	cd b7       	in	r28, 0x3d	; 61
     238:	de b7       	in	r29, 0x3e	; 62
     23a:	2b 97       	sbiw	r28, 0x0b	; 11
     23c:	0f b6       	in	r0, 0x3f	; 63
     23e:	f8 94       	cli
     240:	de bf       	out	0x3e, r29	; 62
     242:	0f be       	out	0x3f, r0	; 63
     244:	cd bf       	out	0x3d, r28	; 61
	setupInit();
     246:	6f d3       	rcall	.+1758   	; 0x926 <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     248:	87 e0       	ldi	r24, 0x07	; 7
     24a:	92 e0       	ldi	r25, 0x02	; 2
     24c:	9f 93       	push	r25
     24e:	8f 93       	push	r24
     250:	0e 94 4d 09 	call	0x129a	; 0x129a <printf>


	//test_SRAM();
	volatile CAN_message_t message;
	message.ID = 0b10101010111;
     254:	87 e5       	ldi	r24, 0x57	; 87
     256:	95 e0       	ldi	r25, 0x05	; 5
     258:	9a 87       	std	Y+10, r25	; 0x0a
     25a:	89 87       	std	Y+9, r24	; 0x09
	message.data_length = 3;
     25c:	83 e0       	ldi	r24, 0x03	; 3
     25e:	8b 87       	std	Y+11, r24	; 0x0b
	message.data[0] = 13;
     260:	8d e0       	ldi	r24, 0x0D	; 13
     262:	89 83       	std	Y+1, r24	; 0x01
	message.data[1] = 22;
     264:	86 e1       	ldi	r24, 0x16	; 22
     266:	8a 83       	std	Y+2, r24	; 0x02
	message.data[2] = 33;
     268:	81 e2       	ldi	r24, 0x21	; 33
     26a:	8b 83       	std	Y+3, r24	; 0x03
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26c:	2f ef       	ldi	r18, 0xFF	; 255
     26e:	87 ea       	ldi	r24, 0xA7	; 167
     270:	91 e6       	ldi	r25, 0x61	; 97
     272:	21 50       	subi	r18, 0x01	; 1
     274:	80 40       	sbci	r24, 0x00	; 0
     276:	90 40       	sbci	r25, 0x00	; 0
     278:	e1 f7       	brne	.-8      	; 0x272 <main+0x40>
     27a:	00 c0       	rjmp	.+0      	; 0x27c <main+0x4a>
     27c:	00 00       	nop
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
     27e:	60 e0       	ldi	r22, 0x00	; 0
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	80 e0       	ldi	r24, 0x00	; 0
     284:	90 e4       	ldi	r25, 0x40	; 64
     286:	23 d3       	rcall	.+1606   	; 0x8ce <pwm_setPulseWidth>
    CAN_controller_setMode(MODE_NORMAL);
     288:	80 e0       	ldi	r24, 0x00	; 0
     28a:	c4 d0       	rcall	.+392    	; 0x414 <CAN_controller_setMode>
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	08 e3       	ldi	r16, 0x38	; 56

		sleep_now();
		if (CANFlag) {
			
			cli();
			printf("Message received");
     292:	12 e0       	ldi	r17, 0x02	; 2
     294:	0f 2e       	mov	r0, r31
			CAN_controller_bitModify(mask, CANINTF, 0b00);
			sei();
			
		}
		if (timerFlag) {
			TCNT3 = 0x00;
     296:	f4 e9       	ldi	r31, 0x94	; 148
     298:	ef 2e       	mov	r14, r31
     29a:	f1 2c       	mov	r15, r1
	
	_delay_ms(2000);
	pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {
		encoder_readValues();
     29c:	f0 2d       	mov	r31, r0
     29e:	a8 d1       	rcall	.+848    	; 0x5f0 <encoder_readValues>
		motor_control();
     2a0:	af d2       	rcall	.+1374   	; 0x800 <motor_control>
     2a2:	6f d3       	rcall	.+1758   	; 0x982 <sleep_now>

		//Put microcontroller to sleep until next interrupt. 

		sleep_now();
     2a4:	80 91 c6 03 	lds	r24, 0x03C6	; 0x8003c6 <__data_end>
		if (CANFlag) {
     2a8:	88 23       	and	r24, r24
     2aa:	79 f0       	breq	.+30     	; 0x2ca <main+0x98>
     2ac:	f8 94       	cli
			
			cli();
     2ae:	1f 93       	push	r17
			printf("Message received");
     2b0:	0f 93       	push	r16
     2b2:	f3 d7       	rcall	.+4070   	; 0x129a <printf>
			CANFlag=0;
     2b4:	10 92 c6 03 	sts	0x03C6, r1	; 0x8003c6 <__data_end>
			CAN_receiveMessage();
     2b8:	10 d0       	rcall	.+32     	; 0x2da <CAN_receiveMessage>
			//joystick_readPositionOverCAN();
			//joystick_printPosition();
			joystick_setServo();
     2ba:	2d d2       	rcall	.+1114   	; 0x716 <joystick_setServo>
     2bc:	40 e0       	ldi	r20, 0x00	; 0
			uint8_t mask = 0b11; 
			
			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2be:	6c e2       	ldi	r22, 0x2C	; 44
     2c0:	83 e0       	ldi	r24, 0x03	; 3
     2c2:	80 d0       	rcall	.+256    	; 0x3c4 <CAN_controller_bitModify>
     2c4:	78 94       	sei
     2c6:	0f 90       	pop	r0
			sei();
     2c8:	0f 90       	pop	r0
     2ca:	80 91 c7 03 	lds	r24, 0x03C7	; 0x8003c7 <timerFlag>
			
		}
		if (timerFlag) {
     2ce:	88 23       	and	r24, r24
     2d0:	31 f3       	breq	.-52     	; 0x29e <main+0x6c>
     2d2:	f7 01       	movw	r30, r14
     2d4:	11 82       	std	Z+1, r1	; 0x01
			TCNT3 = 0x00;
     2d6:	10 82       	st	Z, r1
     2d8:	e2 cf       	rjmp	.-60     	; 0x29e <main+0x6c>

000002da <CAN_receiveMessage>:
     2da:	ef 92       	push	r14
     2dc:	ff 92       	push	r15
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     2de:	0f 93       	push	r16
     2e0:	1f 93       	push	r17
     2e2:	cf 93       	push	r28
     2e4:	df 93       	push	r29
     2e6:	cd b7       	in	r28, 0x3d	; 61
     2e8:	de b7       	in	r29, 0x3e	; 62
     2ea:	2b 97       	sbiw	r28, 0x0b	; 11
     2ec:	0f b6       	in	r0, 0x3f	; 63
     2ee:	f8 94       	cli
     2f0:	de bf       	out	0x3e, r29	; 62
     2f2:	0f be       	out	0x3f, r0	; 63
     2f4:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     2f6:	82 e6       	ldi	r24, 0x62	; 98
     2f8:	54 d0       	rcall	.+168    	; 0x3a2 <CAN_controller_read>
     2fa:	18 2f       	mov	r17, r24
     2fc:	81 e6       	ldi	r24, 0x61	; 97
     2fe:	51 d0       	rcall	.+162    	; 0x3a2 <CAN_controller_read>
     300:	12 95       	swap	r17
     302:	16 95       	lsr	r17
     304:	17 70       	andi	r17, 0x07	; 7
     306:	28 e0       	ldi	r18, 0x08	; 8
     308:	82 9f       	mul	r24, r18
     30a:	c0 01       	movw	r24, r0
     30c:	11 24       	eor	r1, r1
     30e:	81 0f       	add	r24, r17
     310:	91 1d       	adc	r25, r1
     312:	9a 87       	std	Y+10, r25	; 0x0a
     314:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     316:	85 e6       	ldi	r24, 0x65	; 101
     318:	44 d0       	rcall	.+136    	; 0x3a2 <CAN_controller_read>
     31a:	8f 70       	andi	r24, 0x0F	; 15
     31c:	8b 87       	std	Y+11, r24	; 0x0b
     31e:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     320:	88 23       	and	r24, r24
     322:	89 f0       	breq	.+34     	; 0x346 <CAN_receiveMessage+0x6c>
     324:	10 e0       	ldi	r17, 0x00	; 0
     326:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     328:	f1 2c       	mov	r15, r1
     32a:	86 e6       	ldi	r24, 0x66	; 102
     32c:	81 0f       	add	r24, r17
     32e:	39 d0       	rcall	.+114    	; 0x3a2 <CAN_controller_read>
     330:	e1 e0       	ldi	r30, 0x01	; 1
     332:	f0 e0       	ldi	r31, 0x00	; 0
     334:	ec 0f       	add	r30, r28
     336:	fd 1f       	adc	r31, r29
     338:	ee 0d       	add	r30, r14
     33a:	ff 1d       	adc	r31, r15
     33c:	80 83       	st	Z, r24
     33e:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     340:	8b 85       	ldd	r24, Y+11	; 0x0b
     342:	81 13       	cpse	r24, r17
     344:	f0 cf       	rjmp	.-32     	; 0x326 <CAN_receiveMessage+0x4c>
     346:	89 85       	ldd	r24, Y+9	; 0x09
				}
				break;
				*/
	}
	
	switch(received_message.ID) {
     348:	9a 85       	ldd	r25, Y+10	; 0x0a
     34a:	81 30       	cpi	r24, 0x01	; 1
     34c:	91 05       	cpc	r25, r1
     34e:	19 f0       	breq	.+6      	; 0x356 <CAN_receiveMessage+0x7c>
     350:	02 97       	sbiw	r24, 0x02	; 2
     352:	71 f0       	breq	.+28     	; 0x370 <CAN_receiveMessage+0x96>
     354:	19 c0       	rjmp	.+50     	; 0x388 <CAN_receiveMessage+0xae>
     356:	e9 80       	ldd	r14, Y+1	; 0x01
		case 1:
			joystick_readPositionOverCAN(received_message);
     358:	fa 80       	ldd	r15, Y+2	; 0x02
     35a:	0b 81       	ldd	r16, Y+3	; 0x03
     35c:	1c 81       	ldd	r17, Y+4	; 0x04
     35e:	2d 81       	ldd	r18, Y+5	; 0x05
     360:	3e 81       	ldd	r19, Y+6	; 0x06
     362:	4f 81       	ldd	r20, Y+7	; 0x07
     364:	58 85       	ldd	r21, Y+8	; 0x08
     366:	69 85       	ldd	r22, Y+9	; 0x09
     368:	7a 85       	ldd	r23, Y+10	; 0x0a
     36a:	8b 85       	ldd	r24, Y+11	; 0x0b
     36c:	75 d1       	rcall	.+746    	; 0x658 <joystick_readPositionOverCAN>
     36e:	0c c0       	rjmp	.+24     	; 0x388 <CAN_receiveMessage+0xae>
			break;
     370:	e9 80       	ldd	r14, Y+1	; 0x01
		case 2:
			slider_readPositionOverCAN(received_message);
     372:	fa 80       	ldd	r15, Y+2	; 0x02
     374:	0b 81       	ldd	r16, Y+3	; 0x03
     376:	1c 81       	ldd	r17, Y+4	; 0x04
     378:	2d 81       	ldd	r18, Y+5	; 0x05
     37a:	3e 81       	ldd	r19, Y+6	; 0x06
     37c:	4f 81       	ldd	r20, Y+7	; 0x07
     37e:	58 85       	ldd	r21, Y+8	; 0x08
     380:	69 85       	ldd	r22, Y+9	; 0x09
     382:	7a 85       	ldd	r23, Y+10	; 0x0a
     384:	8b 85       	ldd	r24, Y+11	; 0x0b
     386:	10 d3       	rcall	.+1568   	; 0x9a8 <slider_readPositionOverCAN>
     388:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	
	
	
}
     38a:	0f b6       	in	r0, 0x3f	; 63
     38c:	f8 94       	cli
     38e:	de bf       	out	0x3e, r29	; 62
     390:	0f be       	out	0x3f, r0	; 63
     392:	cd bf       	out	0x3d, r28	; 61
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	1f 91       	pop	r17
     39a:	0f 91       	pop	r16
     39c:	ff 90       	pop	r15
     39e:	ef 90       	pop	r14
     3a0:	08 95       	ret

000003a2 <CAN_controller_read>:
     3a2:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     3a4:	c8 2f       	mov	r28, r24
     3a6:	60 e0       	ldi	r22, 0x00	; 0
     3a8:	87 e0       	ldi	r24, 0x07	; 7
     3aa:	42 d3       	rcall	.+1668   	; 0xa30 <SPI_setChipSelect>
     3ac:	83 e0       	ldi	r24, 0x03	; 3
     3ae:	35 d3       	rcall	.+1642   	; 0xa1a <SPI_masterWrite>
     3b0:	8c 2f       	mov	r24, r28
     3b2:	33 d3       	rcall	.+1638   	; 0xa1a <SPI_masterWrite>
     3b4:	37 d3       	rcall	.+1646   	; 0xa24 <SPI_masterRead>
     3b6:	c8 2f       	mov	r28, r24
     3b8:	61 e0       	ldi	r22, 0x01	; 1
     3ba:	87 e0       	ldi	r24, 0x07	; 7
     3bc:	39 d3       	rcall	.+1650   	; 0xa30 <SPI_setChipSelect>
     3be:	8c 2f       	mov	r24, r28
     3c0:	cf 91       	pop	r28
     3c2:	08 95       	ret

000003c4 <CAN_controller_bitModify>:
     3c4:	1f 93       	push	r17
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	d8 2f       	mov	r29, r24
     3cc:	16 2f       	mov	r17, r22
     3ce:	c4 2f       	mov	r28, r20
     3d0:	60 e0       	ldi	r22, 0x00	; 0
     3d2:	87 e0       	ldi	r24, 0x07	; 7
     3d4:	2d d3       	rcall	.+1626   	; 0xa30 <SPI_setChipSelect>
     3d6:	85 e0       	ldi	r24, 0x05	; 5
     3d8:	20 d3       	rcall	.+1600   	; 0xa1a <SPI_masterWrite>
     3da:	81 2f       	mov	r24, r17
     3dc:	1e d3       	rcall	.+1596   	; 0xa1a <SPI_masterWrite>
     3de:	8d 2f       	mov	r24, r29
     3e0:	1c d3       	rcall	.+1592   	; 0xa1a <SPI_masterWrite>
     3e2:	8c 2f       	mov	r24, r28
     3e4:	1a d3       	rcall	.+1588   	; 0xa1a <SPI_masterWrite>
     3e6:	61 e0       	ldi	r22, 0x01	; 1
     3e8:	87 e0       	ldi	r24, 0x07	; 7
     3ea:	22 d3       	rcall	.+1604   	; 0xa30 <SPI_setChipSelect>
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	1f 91       	pop	r17
     3f2:	08 95       	ret

000003f4 <CAN_controller_reset>:
     3f4:	60 e0       	ldi	r22, 0x00	; 0
     3f6:	87 e0       	ldi	r24, 0x07	; 7
     3f8:	1b d3       	rcall	.+1590   	; 0xa30 <SPI_setChipSelect>
     3fa:	89 e4       	ldi	r24, 0x49	; 73
     3fc:	92 e0       	ldi	r25, 0x02	; 2
     3fe:	9f 93       	push	r25
     400:	8f 93       	push	r24
     402:	4b d7       	rcall	.+3734   	; 0x129a <printf>
     404:	80 ec       	ldi	r24, 0xC0	; 192
     406:	09 d3       	rcall	.+1554   	; 0xa1a <SPI_masterWrite>
     408:	61 e0       	ldi	r22, 0x01	; 1
     40a:	87 e0       	ldi	r24, 0x07	; 7
     40c:	11 d3       	rcall	.+1570   	; 0xa30 <SPI_setChipSelect>
     40e:	0f 90       	pop	r0
     410:	0f 90       	pop	r0
     412:	08 95       	ret

00000414 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     414:	cf 93       	push	r28
     416:	df 93       	push	r29
     418:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     41a:	ec df       	rcall	.-40     	; 0x3f4 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     41c:	8e e0       	ldi	r24, 0x0E	; 14
     41e:	c1 df       	rcall	.-126    	; 0x3a2 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     420:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     422:	80 38       	cpi	r24, 0x80	; 128
     424:	61 f0       	breq	.+24     	; 0x43e <CAN_controller_setMode+0x2a>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     426:	1f 92       	push	r1
     428:	8f 93       	push	r24
     42a:	85 e5       	ldi	r24, 0x55	; 85
     42c:	92 e0       	ldi	r25, 0x02	; 2
     42e:	9f 93       	push	r25
     430:	8f 93       	push	r24
     432:	33 d7       	rcall	.+3686   	; 0x129a <printf>
		return;
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	32 c0       	rjmp	.+100    	; 0x4a2 <CAN_controller_setMode+0x8e>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     43e:	4c 2f       	mov	r20, r28
     440:	4c 60       	ori	r20, 0x0C	; 12
     442:	6f e0       	ldi	r22, 0x0F	; 15
     444:	8e ee       	ldi	r24, 0xEE	; 238
     446:	be df       	rcall	.-132    	; 0x3c4 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     448:	41 e0       	ldi	r20, 0x01	; 1
     44a:	6b e2       	ldi	r22, 0x2B	; 43
     44c:	8f ef       	ldi	r24, 0xFF	; 255
     44e:	ba df       	rcall	.-140    	; 0x3c4 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     450:	40 e6       	ldi	r20, 0x60	; 96
     452:	60 e6       	ldi	r22, 0x60	; 96
     454:	80 e6       	ldi	r24, 0x60	; 96
     456:	b6 df       	rcall	.-148    	; 0x3c4 <CAN_controller_bitModify>
     458:	2f ef       	ldi	r18, 0xFF	; 255
     45a:	83 ec       	ldi	r24, 0xC3	; 195
     45c:	99 e0       	ldi	r25, 0x09	; 9
     45e:	21 50       	subi	r18, 0x01	; 1
     460:	80 40       	sbci	r24, 0x00	; 0
     462:	90 40       	sbci	r25, 0x00	; 0
     464:	e1 f7       	brne	.-8      	; 0x45e <CAN_controller_setMode+0x4a>
     466:	00 c0       	rjmp	.+0      	; 0x468 <CAN_controller_setMode+0x54>
     468:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     46a:	8e e0       	ldi	r24, 0x0E	; 14
     46c:	9a df       	rcall	.-204    	; 0x3a2 <CAN_controller_read>
     46e:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     470:	d0 7e       	andi	r29, 0xE0	; 224
     472:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     474:	59 f0       	breq	.+22     	; 0x48c <CAN_controller_setMode+0x78>
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     476:	1f 92       	push	r1
     478:	df 93       	push	r29
     47a:	80 e7       	ldi	r24, 0x70	; 112
     47c:	92 e0       	ldi	r25, 0x02	; 2
     47e:	9f 93       	push	r25
     480:	8f 93       	push	r24
     482:	0b d7       	rcall	.+3606   	; 0x129a <printf>
     484:	0f 90       	pop	r0
     486:	0f 90       	pop	r0
     488:	0f 90       	pop	r0
     48a:	0f 90       	pop	r0

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     48c:	1f 92       	push	r1
     48e:	df 93       	push	r29
     490:	80 e9       	ldi	r24, 0x90	; 144
     492:	92 e0       	ldi	r25, 0x02	; 2
     494:	9f 93       	push	r25
     496:	8f 93       	push	r24
     498:	00 d7       	rcall	.+3584   	; 0x129a <printf>
     49a:	0f 90       	pop	r0
     49c:	0f 90       	pop	r0
     49e:	0f 90       	pop	r0
     4a0:	0f 90       	pop	r0
     4a2:	df 91       	pop	r29
}
     4a4:	cf 91       	pop	r28
     4a6:	08 95       	ret

000004a8 <CAN_controller_init>:
     4a8:	8f e9       	ldi	r24, 0x9F	; 159
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     4aa:	92 e0       	ldi	r25, 0x02	; 2
     4ac:	9f 93       	push	r25
     4ae:	8f 93       	push	r24
     4b0:	f4 d6       	rcall	.+3560   	; 0x129a <printf>
	SPI_masterInit();
     4b2:	aa d2       	rcall	.+1364   	; 0xa08 <SPI_masterInit>
     4b4:	86 eb       	ldi	r24, 0xB6	; 182
	printf("SPI master init done \n\r");
     4b6:	92 e0       	ldi	r25, 0x02	; 2
     4b8:	9f 93       	push	r25
     4ba:	8f 93       	push	r24
     4bc:	ee d6       	rcall	.+3548   	; 0x129a <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     4be:	80 e4       	ldi	r24, 0x40	; 64
     4c0:	a9 df       	rcall	.-174    	; 0x414 <CAN_controller_setMode>
     4c2:	8e ec       	ldi	r24, 0xCE	; 206
	printf("Modes set \n\r");
     4c4:	92 e0       	ldi	r25, 0x02	; 2
     4c6:	9f 93       	push	r25
     4c8:	8f 93       	push	r24
     4ca:	e7 d6       	rcall	.+3534   	; 0x129a <printf>
     4cc:	ec 9a       	sbi	0x1d, 4	; 29

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     4ce:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= 1 << ISC41; //Turn on falling edge
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	80 81       	ld	r24, Z
     4d4:	82 60       	ori	r24, 0x02	; 2
     4d6:	80 83       	st	Z, r24
     4d8:	80 81       	ld	r24, Z
	EICRB &= ~(1 << ISC40); //....
     4da:	8e 7f       	andi	r24, 0xFE	; 254
     4dc:	80 83       	st	Z, r24
     4de:	8d b1       	in	r24, 0x0d	; 13

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     4e0:	80 71       	andi	r24, 0x10	; 16
     4e2:	8d b9       	out	0x0d, r24	; 13
     4e4:	2f ef       	ldi	r18, 0xFF	; 255
     4e6:	83 ec       	ldi	r24, 0xC3	; 195
     4e8:	99 e0       	ldi	r25, 0x09	; 9
     4ea:	21 50       	subi	r18, 0x01	; 1
     4ec:	80 40       	sbci	r24, 0x00	; 0
     4ee:	90 40       	sbci	r25, 0x00	; 0
     4f0:	e1 f7       	brne	.-8      	; 0x4ea <CAN_controller_init+0x42>
     4f2:	00 c0       	rjmp	.+0      	; 0x4f4 <CAN_controller_init+0x4c>
     4f4:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     4f6:	8b ed       	ldi	r24, 0xDB	; 219
     4f8:	92 e0       	ldi	r25, 0x02	; 2
     4fa:	9f 93       	push	r25
     4fc:	8f 93       	push	r24
     4fe:	cd d6       	rcall	.+3482   	; 0x129a <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     500:	8e e0       	ldi	r24, 0x0E	; 14
     502:	4f df       	rcall	.-354    	; 0x3a2 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     504:	1f 92       	push	r1
     506:	8f 93       	push	r24
     508:	84 ef       	ldi	r24, 0xF4	; 244
     50a:	92 e0       	ldi	r25, 0x02	; 2
     50c:	9f 93       	push	r25
     50e:	8f 93       	push	r24
     510:	c4 d6       	rcall	.+3464   	; 0x129a <printf>
     512:	8d b7       	in	r24, 0x3d	; 61
}
     514:	9e b7       	in	r25, 0x3e	; 62
     516:	0c 96       	adiw	r24, 0x0c	; 12
     518:	0f b6       	in	r0, 0x3f	; 63
     51a:	f8 94       	cli
     51c:	9e bf       	out	0x3e, r25	; 62
     51e:	0f be       	out	0x3f, r0	; 63
     520:	8d bf       	out	0x3d, r24	; 61
     522:	08 95       	ret

00000524 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     524:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     526:	aa e7       	ldi	r26, 0x7A	; 122
     528:	b0 e0       	ldi	r27, 0x00	; 0
     52a:	8c 91       	ld	r24, X
     52c:	87 60       	ori	r24, 0x07	; 7
     52e:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     530:	ec e7       	ldi	r30, 0x7C	; 124
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	80 81       	ld	r24, Z
     536:	8f 7d       	andi	r24, 0xDF	; 223
     538:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     53a:	80 81       	ld	r24, Z
     53c:	8f 77       	andi	r24, 0x7F	; 127
     53e:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     540:	80 81       	ld	r24, Z
     542:	80 64       	ori	r24, 0x40	; 64
     544:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     546:	8c 91       	ld	r24, X
     548:	80 68       	ori	r24, 0x80	; 128
     54a:	8c 93       	st	X, r24
     54c:	08 95       	ret

0000054e <encoder_init>:

#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     54e:	e1 e0       	ldi	r30, 0x01	; 1
     550:	f1 e0       	ldi	r31, 0x01	; 1
     552:	80 81       	ld	r24, Z
     554:	80 62       	ori	r24, 0x20	; 32
     556:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     558:	80 81       	ld	r24, Z
     55a:	88 60       	ori	r24, 0x08	; 8
     55c:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     55e:	80 81       	ld	r24, Z
     560:	80 64       	ori	r24, 0x40	; 64
     562:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     564:	e2 e0       	ldi	r30, 0x02	; 2
     566:	f1 e0       	ldi	r31, 0x01	; 1
     568:	80 81       	ld	r24, Z
     56a:	8f 7d       	andi	r24, 0xDF	; 223
     56c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     56e:	8a e6       	ldi	r24, 0x6A	; 106
     570:	8a 95       	dec	r24
     572:	f1 f7       	brne	.-4      	; 0x570 <encoder_init+0x22>
     574:	00 c0       	rjmp	.+0      	; 0x576 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     576:	80 81       	ld	r24, Z
     578:	80 64       	ori	r24, 0x40	; 64
     57a:	80 83       	st	Z, r24
     57c:	8a e6       	ldi	r24, 0x6A	; 106
     57e:	8a 95       	dec	r24
     580:	f1 f7       	brne	.-4      	; 0x57e <encoder_init+0x30>
     582:	00 c0       	rjmp	.+0      	; 0x584 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     584:	80 81       	ld	r24, Z
     586:	8f 7b       	andi	r24, 0xBF	; 191
     588:	80 83       	st	Z, r24
     58a:	8a e6       	ldi	r24, 0x6A	; 106
     58c:	8a 95       	dec	r24
     58e:	f1 f7       	brne	.-4      	; 0x58c <encoder_init+0x3e>
     590:	00 c0       	rjmp	.+0      	; 0x592 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     592:	80 81       	ld	r24, Z
     594:	80 64       	ori	r24, 0x40	; 64
     596:	80 83       	st	Z, r24
     598:	8a e6       	ldi	r24, 0x6A	; 106
     59a:	8a 95       	dec	r24
     59c:	f1 f7       	brne	.-4      	; 0x59a <encoder_init+0x4c>
     59e:	00 c0       	rjmp	.+0      	; 0x5a0 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     5a0:	80 81       	ld	r24, Z
     5a2:	80 62       	ori	r24, 0x20	; 32
     5a4:	80 83       	st	Z, r24
     5a6:	08 95       	ret

000005a8 <encoder_convertValues>:
}

void encoder_convertValues() {
	float a = -0.02309;
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     5a8:	60 91 cf 03 	lds	r22, 0x03CF	; 0x8003cf <encoder_value>
     5ac:	70 91 d0 03 	lds	r23, 0x03D0	; 0x8003d0 <encoder_value+0x1>
     5b0:	07 2e       	mov	r0, r23
     5b2:	00 0c       	add	r0, r0
     5b4:	88 0b       	sbc	r24, r24
     5b6:	99 0b       	sbc	r25, r25
     5b8:	b1 d4       	rcall	.+2402   	; 0xf1c <__floatsisf>
     5ba:	2d e3       	ldi	r18, 0x3D	; 61
     5bc:	37 e2       	ldi	r19, 0x27	; 39
     5be:	4d eb       	ldi	r20, 0xBD	; 189
     5c0:	5c eb       	ldi	r21, 0xBC	; 188
     5c2:	8c d5       	rcall	.+2840   	; 0x10dc <__mulsf3>
     5c4:	20 e0       	ldi	r18, 0x00	; 0
     5c6:	30 e0       	ldi	r19, 0x00	; 0
     5c8:	48 ec       	ldi	r20, 0xC8	; 200
     5ca:	52 e4       	ldi	r21, 0x42	; 66
     5cc:	41 d3       	rcall	.+1666   	; 0xc50 <__subsf3>
     5ce:	73 d4       	rcall	.+2278   	; 0xeb6 <__fixsfsi>
     5d0:	60 93 d5 03 	sts	0x03D5, r22	; 0x8003d5 <converted_encoderValue>
     5d4:	70 93 d6 03 	sts	0x03D6, r23	; 0x8003d6 <converted_encoderValue+0x1>
	printf("Converted encoder_values: %d\n\r", converted_encoderValue);
     5d8:	7f 93       	push	r23
     5da:	6f 93       	push	r22
     5dc:	8f ef       	ldi	r24, 0xFF	; 255
     5de:	92 e0       	ldi	r25, 0x02	; 2
     5e0:	9f 93       	push	r25
     5e2:	8f 93       	push	r24
     5e4:	5a d6       	rcall	.+3252   	; 0x129a <printf>
     5e6:	0f 90       	pop	r0
     5e8:	0f 90       	pop	r0
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	08 95       	ret

000005f0 <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     5f0:	e2 e0       	ldi	r30, 0x02	; 2
     5f2:	f1 e0       	ldi	r31, 0x01	; 1
     5f4:	80 81       	ld	r24, Z
     5f6:	8f 7d       	andi	r24, 0xDF	; 223
     5f8:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     5fa:	80 81       	ld	r24, Z
     5fc:	87 7f       	andi	r24, 0xF7	; 247
     5fe:	80 83       	st	Z, r24
     600:	8a e6       	ldi	r24, 0x6A	; 106
     602:	8a 95       	dec	r24
     604:	f1 f7       	brne	.-4      	; 0x602 <encoder_readValues+0x12>
     606:	00 c0       	rjmp	.+0      	; 0x608 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     608:	a6 e0       	ldi	r26, 0x06	; 6
     60a:	b1 e0       	ldi	r27, 0x01	; 1
     60c:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     60e:	90 81       	ld	r25, Z
     610:	98 60       	ori	r25, 0x08	; 8
     612:	90 83       	st	Z, r25
     614:	9a e6       	ldi	r25, 0x6A	; 106
     616:	9a 95       	dec	r25
     618:	f1 f7       	brne	.-4      	; 0x616 <encoder_readValues+0x26>
     61a:	00 c0       	rjmp	.+0      	; 0x61c <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     61c:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     61e:	90 81       	ld	r25, Z
     620:	90 62       	ori	r25, 0x20	; 32
     622:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	98 2f       	mov	r25, r24
     628:	88 27       	eor	r24, r24
     62a:	82 0f       	add	r24, r18
     62c:	91 1d       	adc	r25, r1
	//convert from two-complement
	if (rec_data >= 0) {
		encoder_value = rec_data;
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     62e:	90 93 d0 03 	sts	0x03D0, r25	; 0x8003d0 <encoder_value+0x1>
     632:	80 93 cf 03 	sts	0x03CF, r24	; 0x8003cf <encoder_value>
	}
	encoder_convertValues();
     636:	b8 df       	rcall	.-144    	; 0x5a8 <encoder_convertValues>
	printf("Encoder_values: %d\n\r", encoder_value);
     638:	80 91 d0 03 	lds	r24, 0x03D0	; 0x8003d0 <encoder_value+0x1>
     63c:	8f 93       	push	r24
     63e:	80 91 cf 03 	lds	r24, 0x03CF	; 0x8003cf <encoder_value>
     642:	8f 93       	push	r24
     644:	8e e1       	ldi	r24, 0x1E	; 30
     646:	93 e0       	ldi	r25, 0x03	; 3
     648:	9f 93       	push	r25
     64a:	8f 93       	push	r24
     64c:	26 d6       	rcall	.+3148   	; 0x129a <printf>
}
     64e:	0f 90       	pop	r0
     650:	0f 90       	pop	r0
     652:	0f 90       	pop	r0
     654:	0f 90       	pop	r0
     656:	08 95       	ret

00000658 <joystick_readPositionOverCAN>:
	}
}

void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}
     658:	8f 92       	push	r8
     65a:	9f 92       	push	r9
     65c:	af 92       	push	r10
     65e:	bf 92       	push	r11
     660:	ef 92       	push	r14
     662:	ff 92       	push	r15
     664:	0f 93       	push	r16
     666:	1f 93       	push	r17
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	cd b7       	in	r28, 0x3d	; 61
     66e:	de b7       	in	r29, 0x3e	; 62
     670:	2b 97       	sbiw	r28, 0x0b	; 11
     672:	0f b6       	in	r0, 0x3f	; 63
     674:	f8 94       	cli
     676:	de bf       	out	0x3e, r29	; 62
     678:	0f be       	out	0x3f, r0	; 63
     67a:	cd bf       	out	0x3d, r28	; 61
     67c:	e9 82       	std	Y+1, r14	; 0x01
     67e:	fa 82       	std	Y+2, r15	; 0x02
     680:	0b 83       	std	Y+3, r16	; 0x03
     682:	1c 83       	std	Y+4, r17	; 0x04
     684:	2d 83       	std	Y+5, r18	; 0x05
     686:	3e 83       	std	Y+6, r19	; 0x06
     688:	4f 83       	std	Y+7, r20	; 0x07
     68a:	58 87       	std	Y+8, r21	; 0x08
     68c:	69 87       	std	Y+9, r22	; 0x09
     68e:	7a 87       	std	Y+10, r23	; 0x0a
     690:	8b 87       	std	Y+11, r24	; 0x0b
     692:	89 85       	ldd	r24, Y+9	; 0x09
     694:	9a 85       	ldd	r25, Y+10	; 0x0a
     696:	01 97       	sbiw	r24, 0x01	; 1
     698:	69 f5       	brne	.+90     	; 0x6f4 <joystick_readPositionOverCAN+0x9c>
     69a:	89 81       	ldd	r24, Y+1	; 0x01
     69c:	01 ed       	ldi	r16, 0xD1	; 209
     69e:	13 e0       	ldi	r17, 0x03	; 3
     6a0:	f8 01       	movw	r30, r16
     6a2:	80 83       	st	Z, r24
     6a4:	8a 81       	ldd	r24, Y+2	; 0x02
     6a6:	81 83       	std	Z+1, r24	; 0x01
     6a8:	60 81       	ld	r22, Z
     6aa:	f1 80       	ldd	r15, Z+1	; 0x01
     6ac:	06 2e       	mov	r0, r22
     6ae:	00 0c       	add	r0, r0
     6b0:	77 0b       	sbc	r23, r23
     6b2:	88 0b       	sbc	r24, r24
     6b4:	99 0b       	sbc	r25, r25
     6b6:	32 d4       	rcall	.+2148   	; 0xf1c <__floatsisf>
     6b8:	4b 01       	movw	r8, r22
     6ba:	5c 01       	movw	r10, r24
     6bc:	6f 2d       	mov	r22, r15
     6be:	ff 0c       	add	r15, r15
     6c0:	77 0b       	sbc	r23, r23
     6c2:	88 0b       	sbc	r24, r24
     6c4:	99 0b       	sbc	r25, r25
     6c6:	2a d4       	rcall	.+2132   	; 0xf1c <__floatsisf>
     6c8:	a5 01       	movw	r20, r10
     6ca:	94 01       	movw	r18, r8
     6cc:	35 d3       	rcall	.+1642   	; 0xd38 <atan2>
     6ce:	20 e0       	ldi	r18, 0x00	; 0
     6d0:	30 e0       	ldi	r19, 0x00	; 0
     6d2:	44 eb       	ldi	r20, 0xB4	; 180
     6d4:	53 e4       	ldi	r21, 0x43	; 67
     6d6:	02 d5       	rcall	.+2564   	; 0x10dc <__mulsf3>
     6d8:	20 e0       	ldi	r18, 0x00	; 0
     6da:	30 e0       	ldi	r19, 0x00	; 0
     6dc:	40 e0       	ldi	r20, 0x00	; 0
     6de:	5f e3       	ldi	r21, 0x3F	; 63
     6e0:	fd d4       	rcall	.+2554   	; 0x10dc <__mulsf3>
     6e2:	23 ec       	ldi	r18, 0xC3	; 195
     6e4:	35 ef       	ldi	r19, 0xF5	; 245
     6e6:	48 e4       	ldi	r20, 0x48	; 72
     6e8:	50 e4       	ldi	r21, 0x40	; 64
     6ea:	7d d3       	rcall	.+1786   	; 0xde6 <__divsf3>
     6ec:	e4 d3       	rcall	.+1992   	; 0xeb6 <__fixsfsi>
     6ee:	f8 01       	movw	r30, r16
     6f0:	73 83       	std	Z+3, r23	; 0x03
     6f2:	62 83       	std	Z+2, r22	; 0x02
     6f4:	2b 96       	adiw	r28, 0x0b	; 11
     6f6:	0f b6       	in	r0, 0x3f	; 63
     6f8:	f8 94       	cli
     6fa:	de bf       	out	0x3e, r29	; 62
     6fc:	0f be       	out	0x3f, r0	; 63
     6fe:	cd bf       	out	0x3d, r28	; 61
     700:	df 91       	pop	r29
     702:	cf 91       	pop	r28
     704:	1f 91       	pop	r17
     706:	0f 91       	pop	r16
     708:	ff 90       	pop	r15
     70a:	ef 90       	pop	r14
     70c:	bf 90       	pop	r11
     70e:	af 90       	pop	r10
     710:	9f 90       	pop	r9
     712:	8f 90       	pop	r8
     714:	08 95       	ret

00000716 <joystick_setServo>:

void joystick_setServo() {
     716:	cf 92       	push	r12
     718:	df 92       	push	r13
     71a:	ef 92       	push	r14
     71c:	ff 92       	push	r15
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     71e:	60 91 d1 03 	lds	r22, 0x03D1	; 0x8003d1 <joystick_pos>
     722:	06 2e       	mov	r0, r22
     724:	00 0c       	add	r0, r0
     726:	77 0b       	sbc	r23, r23
     728:	88 0b       	sbc	r24, r24
     72a:	99 0b       	sbc	r25, r25
     72c:	f7 d3       	rcall	.+2030   	; 0xf1c <__floatsisf>
     72e:	20 e0       	ldi	r18, 0x00	; 0
     730:	30 e0       	ldi	r19, 0x00	; 0
     732:	48 ec       	ldi	r20, 0xC8	; 200
     734:	52 e4       	ldi	r21, 0x42	; 66
     736:	8d d2       	rcall	.+1306   	; 0xc52 <__addsf3>
     738:	20 e0       	ldi	r18, 0x00	; 0
     73a:	30 e0       	ldi	r19, 0x00	; 0
     73c:	48 e4       	ldi	r20, 0x48	; 72
     73e:	53 e4       	ldi	r21, 0x43	; 67
     740:	52 d3       	rcall	.+1700   	; 0xde6 <__divsf3>
     742:	29 e9       	ldi	r18, 0x99	; 153
     744:	39 e9       	ldi	r19, 0x99	; 153
     746:	49 e9       	ldi	r20, 0x99	; 153
     748:	5f e3       	ldi	r21, 0x3F	; 63
     74a:	c8 d4       	rcall	.+2448   	; 0x10dc <__mulsf3>
     74c:	26 e6       	ldi	r18, 0x66	; 102
     74e:	36 e6       	ldi	r19, 0x66	; 102
     750:	46 e6       	ldi	r20, 0x66	; 102
     752:	5f e3       	ldi	r21, 0x3F	; 63
     754:	7e d2       	rcall	.+1276   	; 0xc52 <__addsf3>
     756:	9b 01       	movw	r18, r22
     758:	ac 01       	movw	r20, r24
     75a:	60 e0       	ldi	r22, 0x00	; 0
     75c:	70 e0       	ldi	r23, 0x00	; 0
     75e:	80 e4       	ldi	r24, 0x40	; 64
     760:	90 e4       	ldi	r25, 0x40	; 64
     762:	76 d2       	rcall	.+1260   	; 0xc50 <__subsf3>
     764:	6b 01       	movw	r12, r22
     766:	7c 01       	movw	r14, r24
		printf("servo value: %i\n\r",(int)(var*100));
     768:	20 e0       	ldi	r18, 0x00	; 0
     76a:	30 e0       	ldi	r19, 0x00	; 0
     76c:	48 ec       	ldi	r20, 0xC8	; 200
     76e:	52 e4       	ldi	r21, 0x42	; 66
     770:	b5 d4       	rcall	.+2410   	; 0x10dc <__mulsf3>
     772:	a1 d3       	rcall	.+1858   	; 0xeb6 <__fixsfsi>
     774:	7f 93       	push	r23
     776:	6f 93       	push	r22
     778:	8c e4       	ldi	r24, 0x4C	; 76
     77a:	93 e0       	ldi	r25, 0x03	; 3
     77c:	9f 93       	push	r25
     77e:	8f 93       	push	r24
     780:	8c d5       	rcall	.+2840   	; 0x129a <printf>
     782:	c7 01       	movw	r24, r14
		pwm_setPulseWidth(var);
     784:	b6 01       	movw	r22, r12
     786:	a3 d0       	rcall	.+326    	; 0x8ce <pwm_setPulseWidth>
     788:	0f 90       	pop	r0
     78a:	0f 90       	pop	r0
	
}
     78c:	0f 90       	pop	r0
     78e:	0f 90       	pop	r0
     790:	ff 90       	pop	r15
     792:	ef 90       	pop	r14
     794:	df 90       	pop	r13
     796:	cf 90       	pop	r12
     798:	08 95       	ret

0000079a <motor_enable>:
     79a:	e2 e0       	ldi	r30, 0x02	; 2
     79c:	f1 e0       	ldi	r31, 0x01	; 1

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     79e:	80 81       	ld	r24, Z
     7a0:	80 61       	ori	r24, 0x10	; 16
     7a2:	80 83       	st	Z, r24
     7a4:	08 95       	ret

000007a6 <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     7a6:	88 23       	and	r24, r24
     7a8:	31 f0       	breq	.+12     	; 0x7b6 <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     7aa:	e2 e0       	ldi	r30, 0x02	; 2
     7ac:	f1 e0       	ldi	r31, 0x01	; 1
     7ae:	80 81       	ld	r24, Z
     7b0:	82 60       	ori	r24, 0x02	; 2
     7b2:	80 83       	st	Z, r24
     7b4:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     7b6:	e2 e0       	ldi	r30, 0x02	; 2
     7b8:	f1 e0       	ldi	r31, 0x01	; 1
     7ba:	80 81       	ld	r24, Z
     7bc:	8d 7f       	andi	r24, 0xFD	; 253
     7be:	80 83       	st	Z, r24
     7c0:	08 95       	ret

000007c2 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     7c2:	cf 93       	push	r28
     7c4:	df 93       	push	r29
     7c6:	00 d0       	rcall	.+0      	; 0x7c8 <motor_setSpeed+0x6>
     7c8:	cd b7       	in	r28, 0x3d	; 61
     7ca:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     7cc:	90 e5       	ldi	r25, 0x50	; 80
     7ce:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     7d0:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     7d2:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     7d4:	63 e0       	ldi	r22, 0x03	; 3
     7d6:	ce 01       	movw	r24, r28
     7d8:	01 96       	adiw	r24, 0x01	; 1
     7da:	67 d1       	rcall	.+718    	; 0xaaa <TWI_Start_Transceiver_With_Data>
}
     7dc:	0f 90       	pop	r0
     7de:	0f 90       	pop	r0
     7e0:	0f 90       	pop	r0
     7e2:	df 91       	pop	r29
     7e4:	cf 91       	pop	r28
     7e6:	08 95       	ret

000007e8 <motor_init>:
#include "TWI_Master.h"
#include <stdio.h>
#include "joystick.h"
void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     7e8:	e1 e0       	ldi	r30, 0x01	; 1
     7ea:	f1 e0       	ldi	r31, 0x01	; 1
     7ec:	80 81       	ld	r24, Z
     7ee:	82 60       	ori	r24, 0x02	; 2
     7f0:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     7f2:	80 81       	ld	r24, Z
     7f4:	80 61       	ori	r24, 0x10	; 16
     7f6:	80 83       	st	Z, r24
	
	motor_setSpeed(0);
     7f8:	80 e0       	ldi	r24, 0x00	; 0
     7fa:	e3 df       	rcall	.-58     	; 0x7c2 <motor_setSpeed>
	motor_enable();
     7fc:	ce cf       	rjmp	.-100    	; 0x79a <motor_enable>
     7fe:	08 95       	ret

00000800 <motor_control>:
     800:	cf 92       	push	r12
	data[1] = command_byte;
	data[2] = speed;
	TWI_Start_Transceiver_With_Data(data, 3);
}

void motor_control() {
     802:	df 92       	push	r13
     804:	ef 92       	push	r14
     806:	ff 92       	push	r15
	
	uint32_t speed;
	if (joystick_pos.x_pos>0)
     808:	80 91 d1 03 	lds	r24, 0x03D1	; 0x8003d1 <joystick_pos>
     80c:	18 16       	cp	r1, r24
     80e:	84 f4       	brge	.+32     	; 0x830 <motor_control+0x30>
	{
		motor_setDirection(1);
     810:	81 e0       	ldi	r24, 0x01	; 1
     812:	c9 df       	rcall	.-110    	; 0x7a6 <motor_setDirection>
		speed = (joystick_pos.x_pos*255)/100;
     814:	20 91 d1 03 	lds	r18, 0x03D1	; 0x8003d1 <joystick_pos>
     818:	3f ef       	ldi	r19, 0xFF	; 255
     81a:	23 03       	mulsu	r18, r19
     81c:	c0 01       	movw	r24, r0
     81e:	11 24       	eor	r1, r1
     820:	64 e6       	ldi	r22, 0x64	; 100
     822:	70 e0       	ldi	r23, 0x00	; 0
     824:	c1 d4       	rcall	.+2434   	; 0x11a8 <__divmodhi4>
     826:	6b 01       	movw	r12, r22
     828:	77 0f       	add	r23, r23
     82a:	ee 08       	sbc	r14, r14
     82c:	ff 08       	sbc	r15, r15
     82e:	10 c0       	rjmp	.+32     	; 0x850 <motor_control+0x50>
	} else {
		motor_setDirection(0);
     830:	80 e0       	ldi	r24, 0x00	; 0
     832:	b9 df       	rcall	.-142    	; 0x7a6 <motor_setDirection>
     834:	20 91 d1 03 	lds	r18, 0x03D1	; 0x8003d1 <joystick_pos>

		speed = -(joystick_pos.x_pos*255)/100;
     838:	31 e0       	ldi	r19, 0x01	; 1
     83a:	23 03       	mulsu	r18, r19
     83c:	c0 01       	movw	r24, r0
     83e:	92 1b       	sub	r25, r18
     840:	11 24       	eor	r1, r1
     842:	64 e6       	ldi	r22, 0x64	; 100
     844:	70 e0       	ldi	r23, 0x00	; 0
     846:	b0 d4       	rcall	.+2400   	; 0x11a8 <__divmodhi4>
     848:	6b 01       	movw	r12, r22
     84a:	77 0f       	add	r23, r23
     84c:	ee 08       	sbc	r14, r14
     84e:	ff 08       	sbc	r15, r15
     850:	ff 92       	push	r15
	}
	printf("Speed: %i\n\r",  speed);
     852:	ef 92       	push	r14
     854:	df 92       	push	r13
     856:	cf 92       	push	r12
     858:	8e e5       	ldi	r24, 0x5E	; 94
     85a:	93 e0       	ldi	r25, 0x03	; 3
     85c:	9f 93       	push	r25
     85e:	8f 93       	push	r24
     860:	1c d5       	rcall	.+2616   	; 0x129a <printf>
     862:	0f 90       	pop	r0
	if (speed < 256 && speed >= 0) {
     864:	0f 90       	pop	r0
     866:	0f 90       	pop	r0
     868:	0f 90       	pop	r0
     86a:	0f 90       	pop	r0
     86c:	0f 90       	pop	r0
     86e:	8f ef       	ldi	r24, 0xFF	; 255
     870:	c8 16       	cp	r12, r24
     872:	d1 04       	cpc	r13, r1
     874:	e1 04       	cpc	r14, r1
     876:	f1 04       	cpc	r15, r1
     878:	09 f0       	breq	.+2      	; 0x87c <motor_control+0x7c>
     87a:	18 f4       	brcc	.+6      	; 0x882 <motor_control+0x82>
		motor_setSpeed((uint8_t) speed/2);
     87c:	8c 2d       	mov	r24, r12
     87e:	86 95       	lsr	r24
     880:	a0 df       	rcall	.-192    	; 0x7c2 <motor_setSpeed>
     882:	ff 90       	pop	r15
	}
}
     884:	ef 90       	pop	r14
     886:	df 90       	pop	r13
     888:	cf 90       	pop	r12
     88a:	08 95       	ret

0000088c <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     88c:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     88e:	e1 e8       	ldi	r30, 0x81	; 129
     890:	f0 e0       	ldi	r31, 0x00	; 0
     892:	80 81       	ld	r24, Z
     894:	88 7f       	andi	r24, 0xF8	; 248
     896:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     898:	80 81       	ld	r24, Z
     89a:	82 60       	ori	r24, 0x02	; 2
     89c:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     89e:	a0 e8       	ldi	r26, 0x80	; 128
     8a0:	b0 e0       	ldi	r27, 0x00	; 0
     8a2:	8c 91       	ld	r24, X
     8a4:	82 60       	ori	r24, 0x02	; 2
     8a6:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     8a8:	80 81       	ld	r24, Z
     8aa:	88 61       	ori	r24, 0x18	; 24
     8ac:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     8ae:	8c 91       	ld	r24, X
     8b0:	80 68       	ori	r24, 0x80	; 128
     8b2:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     8b4:	80 e4       	ldi	r24, 0x40	; 64
     8b6:	9c e9       	ldi	r25, 0x9C	; 156
     8b8:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     8bc:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     8c0:	88 eb       	ldi	r24, 0xB8	; 184
     8c2:	9b e0       	ldi	r25, 0x0B	; 11
     8c4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     8c8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     8cc:	08 95       	ret

000008ce <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     8ce:	cf 92       	push	r12
     8d0:	df 92       	push	r13
     8d2:	ef 92       	push	r14
     8d4:	ff 92       	push	r15
     8d6:	6b 01       	movw	r12, r22
     8d8:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     8da:	26 e6       	ldi	r18, 0x66	; 102
     8dc:	36 e6       	ldi	r19, 0x66	; 102
     8de:	46 e6       	ldi	r20, 0x66	; 102
     8e0:	5f e3       	ldi	r21, 0x3F	; 63
     8e2:	f1 d3       	rcall	.+2018   	; 0x10c6 <__gesf2>
     8e4:	88 23       	and	r24, r24
     8e6:	d4 f0       	brlt	.+52     	; 0x91c <pwm_setPulseWidth+0x4e>
     8e8:	26 e6       	ldi	r18, 0x66	; 102
     8ea:	36 e6       	ldi	r19, 0x66	; 102
     8ec:	46 e0       	ldi	r20, 0x06	; 6
     8ee:	50 e4       	ldi	r21, 0x40	; 64
     8f0:	c7 01       	movw	r24, r14
     8f2:	b6 01       	movw	r22, r12
     8f4:	74 d2       	rcall	.+1256   	; 0xdde <__cmpsf2>
     8f6:	18 16       	cp	r1, r24
     8f8:	8c f0       	brlt	.+34     	; 0x91c <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     8fa:	20 e0       	ldi	r18, 0x00	; 0
     8fc:	30 e0       	ldi	r19, 0x00	; 0
     8fe:	40 ea       	ldi	r20, 0xA0	; 160
     900:	51 e4       	ldi	r21, 0x41	; 65
     902:	c7 01       	movw	r24, r14
     904:	b6 01       	movw	r22, r12
     906:	6f d2       	rcall	.+1246   	; 0xde6 <__divsf3>
     908:	20 e0       	ldi	r18, 0x00	; 0
     90a:	30 e4       	ldi	r19, 0x40	; 64
     90c:	4c e1       	ldi	r20, 0x1C	; 28
     90e:	57 e4       	ldi	r21, 0x47	; 71
     910:	e5 d3       	rcall	.+1994   	; 0x10dc <__mulsf3>
     912:	d6 d2       	rcall	.+1452   	; 0xec0 <__fixunssfsi>
     914:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     918:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     91c:	ff 90       	pop	r15
     91e:	ef 90       	pop	r14
     920:	df 90       	pop	r13
     922:	cf 90       	pop	r12
     924:	08 95       	ret

00000926 <setupInit>:
#include "ADC.h"
#include "sleep.h"
#include "TWI_Master.h"

void setupInit(void){
	cli();
     926:	f8 94       	cli
	USART_init(MYUBRR);
     928:	87 e6       	ldi	r24, 0x67	; 103
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	76 d1       	rcall	.+748    	; 0xc1a <USART_init>
	printf("finished uart setup2)");
     92e:	8a e6       	ldi	r24, 0x6A	; 106
     930:	93 e0       	ldi	r25, 0x03	; 3
     932:	9f 93       	push	r25
     934:	8f 93       	push	r24
	CAN_controller_init();
     936:	b1 d4       	rcall	.+2402   	; 0x129a <printf>
     938:	b7 dd       	rcall	.-1170   	; 0x4a8 <CAN_controller_init>
	printf("finished can setup");
     93a:	80 e8       	ldi	r24, 0x80	; 128
     93c:	93 e0       	ldi	r25, 0x03	; 3
     93e:	9f 93       	push	r25
     940:	8f 93       	push	r24
	pwm_init();
     942:	ab d4       	rcall	.+2390   	; 0x129a <printf>
	printf("finished pwm");
     944:	a3 df       	rcall	.-186    	; 0x88c <pwm_init>
     946:	83 e9       	ldi	r24, 0x93	; 147
     948:	93 e0       	ldi	r25, 0x03	; 3
     94a:	9f 93       	push	r25
     94c:	8f 93       	push	r24
	ADC_init();
     94e:	a5 d4       	rcall	.+2378   	; 0x129a <printf>
	printf("Finished setup");
     950:	e9 dd       	rcall	.-1070   	; 0x524 <ADC_init>
     952:	80 ea       	ldi	r24, 0xA0	; 160
     954:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     956:	9f 93       	push	r25
     958:	8f 93       	push	r24
	sleep_init();
     95a:	9f d4       	rcall	.+2366   	; 0x129a <printf>
     95c:	86 d0       	rcall	.+268    	; 0xa6a <timer_init>
	TWI_Master_Initialise();
     95e:	0d d0       	rcall	.+26     	; 0x97a <sleep_init>
     960:	9a d0       	rcall	.+308    	; 0xa96 <TWI_Master_Initialise>
	motor_init();
     962:	42 df       	rcall	.-380    	; 0x7e8 <motor_init>
     964:	f4 dd       	rcall	.-1048   	; 0x54e <encoder_init>
	encoder_init();
     966:	78 94       	sei
     968:	8d b7       	in	r24, 0x3d	; 61
	sei();
     96a:	9e b7       	in	r25, 0x3e	; 62
     96c:	08 96       	adiw	r24, 0x08	; 8
     96e:	0f b6       	in	r0, 0x3f	; 63
     970:	f8 94       	cli
     972:	9e bf       	out	0x3e, r25	; 62
     974:	0f be       	out	0x3f, r0	; 63
     976:	8d bf       	out	0x3d, r24	; 61
     978:	08 95       	ret

0000097a <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     97a:	83 b7       	in	r24, 0x33	; 51
     97c:	81 7f       	andi	r24, 0xF1	; 241
     97e:	83 bf       	out	0x33, r24	; 51
     980:	08 95       	ret

00000982 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     982:	80 b7       	in	r24, 0x30	; 48
     984:	88 68       	ori	r24, 0x88	; 136
     986:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     988:	ea e7       	ldi	r30, 0x7A	; 122
     98a:	f0 e0       	ldi	r31, 0x00	; 0
     98c:	80 81       	ld	r24, Z
     98e:	8f 77       	andi	r24, 0x7F	; 127
     990:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     992:	83 b7       	in	r24, 0x33	; 51
     994:	81 60       	ori	r24, 0x01	; 1
     996:	83 bf       	out	0x33, r24	; 51
     998:	88 95       	sleep
     99a:	83 b7       	in	r24, 0x33	; 51
     99c:	8e 7f       	andi	r24, 0xFE	; 254
     99e:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     9a0:	80 81       	ld	r24, Z
     9a2:	80 68       	ori	r24, 0x80	; 128
     9a4:	80 83       	st	Z, r24
     9a6:	08 95       	ret

000009a8 <slider_readPositionOverCAN>:
 *
 * Created: 01.11.2019 10:48:07
 *  Author: sanderfu
 */ 
#include "slider.h"
void slider_readPositionOverCAN(CAN_message_t mess) {
     9a8:	ef 92       	push	r14
     9aa:	ff 92       	push	r15
     9ac:	0f 93       	push	r16
     9ae:	1f 93       	push	r17
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	cd b7       	in	r28, 0x3d	; 61
     9b6:	de b7       	in	r29, 0x3e	; 62
     9b8:	2b 97       	sbiw	r28, 0x0b	; 11
     9ba:	0f b6       	in	r0, 0x3f	; 63
     9bc:	f8 94       	cli
     9be:	de bf       	out	0x3e, r29	; 62
     9c0:	0f be       	out	0x3f, r0	; 63
     9c2:	cd bf       	out	0x3d, r28	; 61
     9c4:	e9 82       	std	Y+1, r14	; 0x01
     9c6:	fa 82       	std	Y+2, r15	; 0x02
     9c8:	0b 83       	std	Y+3, r16	; 0x03
     9ca:	1c 83       	std	Y+4, r17	; 0x04
     9cc:	2d 83       	std	Y+5, r18	; 0x05
     9ce:	3e 83       	std	Y+6, r19	; 0x06
     9d0:	4f 83       	std	Y+7, r20	; 0x07
     9d2:	58 87       	std	Y+8, r21	; 0x08
     9d4:	69 87       	std	Y+9, r22	; 0x09
     9d6:	7a 87       	std	Y+10, r23	; 0x0a
     9d8:	8b 87       	std	Y+11, r24	; 0x0b
	
	if (mess.ID == 0x02) {
     9da:	89 85       	ldd	r24, Y+9	; 0x09
     9dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     9de:	02 97       	sbiw	r24, 0x02	; 2
     9e0:	31 f4       	brne	.+12     	; 0x9ee <slider_readPositionOverCAN+0x46>
		slider_pos.left_pos = mess.data[0];
     9e2:	89 81       	ldd	r24, Y+1	; 0x01
     9e4:	e2 ee       	ldi	r30, 0xE2	; 226
     9e6:	f3 e0       	ldi	r31, 0x03	; 3
     9e8:	80 83       	st	Z, r24
		slider_pos.right_pos = mess.data[1];
     9ea:	8a 81       	ldd	r24, Y+2	; 0x02
     9ec:	81 83       	std	Z+1, r24	; 0x01
	}
}
     9ee:	2b 96       	adiw	r28, 0x0b	; 11
     9f0:	0f b6       	in	r0, 0x3f	; 63
     9f2:	f8 94       	cli
     9f4:	de bf       	out	0x3e, r29	; 62
     9f6:	0f be       	out	0x3f, r0	; 63
     9f8:	cd bf       	out	0x3d, r28	; 61
     9fa:	df 91       	pop	r29
     9fc:	cf 91       	pop	r28
     9fe:	1f 91       	pop	r17
     a00:	0f 91       	pop	r16
     a02:	ff 90       	pop	r15
     a04:	ef 90       	pop	r14
     a06:	08 95       	ret

00000a08 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     a08:	84 b1       	in	r24, 0x04	; 4
     a0a:	87 60       	ori	r24, 0x07	; 7
     a0c:	84 b9       	out	0x04, r24	; 4
     a0e:	27 9a       	sbi	0x04, 7	; 4
     a10:	8c b5       	in	r24, 0x2c	; 44
     a12:	81 65       	ori	r24, 0x51	; 81
     a14:	8c bd       	out	0x2c, r24	; 44
     a16:	2f 9a       	sbi	0x05, 7	; 5
     a18:	08 95       	ret

00000a1a <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     a1a:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     a1c:	0d b4       	in	r0, 0x2d	; 45
     a1e:	07 fe       	sbrs	r0, 7
     a20:	fd cf       	rjmp	.-6      	; 0xa1c <SPI_masterWrite+0x2>

}
     a22:	08 95       	ret

00000a24 <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     a24:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     a26:	0d b4       	in	r0, 0x2d	; 45
     a28:	07 fe       	sbrs	r0, 7
     a2a:	fd cf       	rjmp	.-6      	; 0xa26 <SPI_masterRead+0x2>
	return SPDR;
     a2c:	8e b5       	in	r24, 0x2e	; 46
}
     a2e:	08 95       	ret

00000a30 <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     a30:	66 23       	and	r22, r22
     a32:	69 f0       	breq	.+26     	; 0xa4e <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     a34:	45 b1       	in	r20, 0x05	; 5
     a36:	21 e0       	ldi	r18, 0x01	; 1
     a38:	30 e0       	ldi	r19, 0x00	; 0
     a3a:	b9 01       	movw	r22, r18
     a3c:	02 c0       	rjmp	.+4      	; 0xa42 <SPI_setChipSelect+0x12>
     a3e:	66 0f       	add	r22, r22
     a40:	77 1f       	adc	r23, r23
     a42:	8a 95       	dec	r24
     a44:	e2 f7       	brpl	.-8      	; 0xa3e <SPI_setChipSelect+0xe>
     a46:	cb 01       	movw	r24, r22
     a48:	84 2b       	or	r24, r20
     a4a:	85 b9       	out	0x05, r24	; 5
     a4c:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     a4e:	45 b1       	in	r20, 0x05	; 5
     a50:	21 e0       	ldi	r18, 0x01	; 1
     a52:	30 e0       	ldi	r19, 0x00	; 0
     a54:	b9 01       	movw	r22, r18
     a56:	02 c0       	rjmp	.+4      	; 0xa5c <SPI_setChipSelect+0x2c>
     a58:	66 0f       	add	r22, r22
     a5a:	77 1f       	adc	r23, r23
     a5c:	8a 95       	dec	r24
     a5e:	e2 f7       	brpl	.-8      	; 0xa58 <SPI_setChipSelect+0x28>
     a60:	cb 01       	movw	r24, r22
     a62:	80 95       	com	r24
     a64:	84 23       	and	r24, r20
     a66:	85 b9       	out	0x05, r24	; 5
     a68:	08 95       	ret

00000a6a <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     a6a:	e1 e7       	ldi	r30, 0x71	; 113
     a6c:	f0 e0       	ldi	r31, 0x00	; 0
     a6e:	80 81       	ld	r24, Z
     a70:	84 60       	ori	r24, 0x04	; 4
     a72:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     a74:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     a78:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     a7c:	80 e3       	ldi	r24, 0x30	; 48
     a7e:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     a82:	85 e0       	ldi	r24, 0x05	; 5
     a84:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     a88:	85 e3       	ldi	r24, 0x35	; 53
     a8a:	9c e0       	ldi	r25, 0x0C	; 12
     a8c:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     a90:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     a94:	08 95       	ret

00000a96 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a96:	8c e0       	ldi	r24, 0x0C	; 12
     a98:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     a9c:	8f ef       	ldi	r24, 0xFF	; 255
     a9e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     aa2:	84 e0       	ldi	r24, 0x04	; 4
     aa4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     aa8:	08 95       	ret

00000aaa <TWI_Start_Transceiver_With_Data>:
     aaa:	dc 01       	movw	r26, r24
     aac:	ec eb       	ldi	r30, 0xBC	; 188
     aae:	f0 e0       	ldi	r31, 0x00	; 0
     ab0:	90 81       	ld	r25, Z
     ab2:	90 fd       	sbrc	r25, 0
     ab4:	fd cf       	rjmp	.-6      	; 0xab0 <TWI_Start_Transceiver_With_Data+0x6>
     ab6:	60 93 ca 03 	sts	0x03CA, r22	; 0x8003ca <TWI_msgSize>
     aba:	8c 91       	ld	r24, X
     abc:	80 93 cb 03 	sts	0x03CB, r24	; 0x8003cb <TWI_buf>
     ac0:	80 fd       	sbrc	r24, 0
     ac2:	0c c0       	rjmp	.+24     	; 0xadc <TWI_Start_Transceiver_With_Data+0x32>
     ac4:	62 30       	cpi	r22, 0x02	; 2
     ac6:	50 f0       	brcs	.+20     	; 0xadc <TWI_Start_Transceiver_With_Data+0x32>
     ac8:	fd 01       	movw	r30, r26
     aca:	31 96       	adiw	r30, 0x01	; 1
     acc:	ac ec       	ldi	r26, 0xCC	; 204
     ace:	b3 e0       	ldi	r27, 0x03	; 3
     ad0:	81 e0       	ldi	r24, 0x01	; 1
     ad2:	91 91       	ld	r25, Z+
     ad4:	9d 93       	st	X+, r25
     ad6:	8f 5f       	subi	r24, 0xFF	; 255
     ad8:	68 13       	cpse	r22, r24
     ada:	fb cf       	rjmp	.-10     	; 0xad2 <TWI_Start_Transceiver_With_Data+0x28>
     adc:	10 92 c9 03 	sts	0x03C9, r1	; 0x8003c9 <TWI_statusReg>
     ae0:	88 ef       	ldi	r24, 0xF8	; 248
     ae2:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     ae6:	85 ea       	ldi	r24, 0xA5	; 165
     ae8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     aec:	08 95       	ret

00000aee <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     aee:	1f 92       	push	r1
     af0:	0f 92       	push	r0
     af2:	0f b6       	in	r0, 0x3f	; 63
     af4:	0f 92       	push	r0
     af6:	11 24       	eor	r1, r1
     af8:	0b b6       	in	r0, 0x3b	; 59
     afa:	0f 92       	push	r0
     afc:	2f 93       	push	r18
     afe:	3f 93       	push	r19
     b00:	8f 93       	push	r24
     b02:	9f 93       	push	r25
     b04:	af 93       	push	r26
     b06:	bf 93       	push	r27
     b08:	ef 93       	push	r30
     b0a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     b0c:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     b10:	8e 2f       	mov	r24, r30
     b12:	90 e0       	ldi	r25, 0x00	; 0
     b14:	fc 01       	movw	r30, r24
     b16:	38 97       	sbiw	r30, 0x08	; 8
     b18:	e1 35       	cpi	r30, 0x51	; 81
     b1a:	f1 05       	cpc	r31, r1
     b1c:	08 f0       	brcs	.+2      	; 0xb20 <__vector_39+0x32>
     b1e:	57 c0       	rjmp	.+174    	; 0xbce <__vector_39+0xe0>
     b20:	88 27       	eor	r24, r24
     b22:	ee 58       	subi	r30, 0x8E	; 142
     b24:	ff 4f       	sbci	r31, 0xFF	; 255
     b26:	8f 4f       	sbci	r24, 0xFF	; 255
     b28:	52 c3       	rjmp	.+1700   	; 0x11ce <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b2a:	10 92 c8 03 	sts	0x03C8, r1	; 0x8003c8 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b2e:	e0 91 c8 03 	lds	r30, 0x03C8	; 0x8003c8 <TWI_bufPtr.1672>
     b32:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <TWI_msgSize>
     b36:	e8 17       	cp	r30, r24
     b38:	70 f4       	brcc	.+28     	; 0xb56 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b3a:	81 e0       	ldi	r24, 0x01	; 1
     b3c:	8e 0f       	add	r24, r30
     b3e:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <TWI_bufPtr.1672>
     b42:	f0 e0       	ldi	r31, 0x00	; 0
     b44:	e5 53       	subi	r30, 0x35	; 53
     b46:	fc 4f       	sbci	r31, 0xFC	; 252
     b48:	80 81       	ld	r24, Z
     b4a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b4e:	85 e8       	ldi	r24, 0x85	; 133
     b50:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b54:	43 c0       	rjmp	.+134    	; 0xbdc <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b56:	80 91 c9 03 	lds	r24, 0x03C9	; 0x8003c9 <TWI_statusReg>
     b5a:	81 60       	ori	r24, 0x01	; 1
     b5c:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b60:	84 e9       	ldi	r24, 0x94	; 148
     b62:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b66:	3a c0       	rjmp	.+116    	; 0xbdc <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b68:	e0 91 c8 03 	lds	r30, 0x03C8	; 0x8003c8 <TWI_bufPtr.1672>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	8e 0f       	add	r24, r30
     b70:	80 93 c8 03 	sts	0x03C8, r24	; 0x8003c8 <TWI_bufPtr.1672>
     b74:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     b78:	f0 e0       	ldi	r31, 0x00	; 0
     b7a:	e5 53       	subi	r30, 0x35	; 53
     b7c:	fc 4f       	sbci	r31, 0xFC	; 252
     b7e:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b80:	20 91 c8 03 	lds	r18, 0x03C8	; 0x8003c8 <TWI_bufPtr.1672>
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	80 91 ca 03 	lds	r24, 0x03CA	; 0x8003ca <TWI_msgSize>
     b8a:	90 e0       	ldi	r25, 0x00	; 0
     b8c:	01 97       	sbiw	r24, 0x01	; 1
     b8e:	28 17       	cp	r18, r24
     b90:	39 07       	cpc	r19, r25
     b92:	24 f4       	brge	.+8      	; 0xb9c <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b94:	85 ec       	ldi	r24, 0xC5	; 197
     b96:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     b9a:	20 c0       	rjmp	.+64     	; 0xbdc <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b9c:	85 e8       	ldi	r24, 0x85	; 133
     b9e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     ba2:	1c c0       	rjmp	.+56     	; 0xbdc <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     ba4:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     ba8:	e0 91 c8 03 	lds	r30, 0x03C8	; 0x8003c8 <TWI_bufPtr.1672>
     bac:	f0 e0       	ldi	r31, 0x00	; 0
     bae:	e5 53       	subi	r30, 0x35	; 53
     bb0:	fc 4f       	sbci	r31, 0xFC	; 252
     bb2:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     bb4:	80 91 c9 03 	lds	r24, 0x03C9	; 0x8003c9 <TWI_statusReg>
     bb8:	81 60       	ori	r24, 0x01	; 1
     bba:	80 93 c9 03 	sts	0x03C9, r24	; 0x8003c9 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bbe:	84 e9       	ldi	r24, 0x94	; 148
     bc0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bc4:	0b c0       	rjmp	.+22     	; 0xbdc <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bc6:	85 ea       	ldi	r24, 0xA5	; 165
     bc8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bcc:	07 c0       	rjmp	.+14     	; 0xbdc <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bce:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     bd2:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bd6:	84 e0       	ldi	r24, 0x04	; 4
     bd8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bdc:	ff 91       	pop	r31
     bde:	ef 91       	pop	r30
     be0:	bf 91       	pop	r27
     be2:	af 91       	pop	r26
     be4:	9f 91       	pop	r25
     be6:	8f 91       	pop	r24
     be8:	3f 91       	pop	r19
     bea:	2f 91       	pop	r18
     bec:	0f 90       	pop	r0
     bee:	0b be       	out	0x3b, r0	; 59
     bf0:	0f 90       	pop	r0
     bf2:	0f be       	out	0x3f, r0	; 63
     bf4:	0f 90       	pop	r0
     bf6:	1f 90       	pop	r1
     bf8:	18 95       	reti

00000bfa <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     bfa:	e0 ec       	ldi	r30, 0xC0	; 192
     bfc:	f0 e0       	ldi	r31, 0x00	; 0
     bfe:	90 81       	ld	r25, Z
     c00:	95 ff       	sbrs	r25, 5
     c02:	fd cf       	rjmp	.-6      	; 0xbfe <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     c04:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     c08:	08 95       	ret

00000c0a <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     c0a:	e0 ec       	ldi	r30, 0xC0	; 192
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	80 81       	ld	r24, Z
     c10:	88 23       	and	r24, r24
     c12:	ec f7       	brge	.-6      	; 0xc0e <USART_receiveChar+0x4>
		;
	
	return UDR0;
     c14:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     c18:	08 95       	ret

00000c1a <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     c1a:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     c1e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     c22:	88 e1       	ldi	r24, 0x18	; 24
     c24:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     c28:	8e e0       	ldi	r24, 0x0E	; 14
     c2a:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     c2e:	65 e0       	ldi	r22, 0x05	; 5
     c30:	76 e0       	ldi	r23, 0x06	; 6
     c32:	8d ef       	ldi	r24, 0xFD	; 253
     c34:	95 e0       	ldi	r25, 0x05	; 5
     c36:	e7 d2       	rcall	.+1486   	; 0x1206 <fdevopen>
     c38:	90 93 e5 03 	sts	0x03E5, r25	; 0x8003e5 <uart+0x1>
     c3c:	80 93 e4 03 	sts	0x03E4, r24	; 0x8003e4 <uart>
	printf("uart setup finished\n\r");
     c40:	8f ea       	ldi	r24, 0xAF	; 175
     c42:	93 e0       	ldi	r25, 0x03	; 3
     c44:	9f 93       	push	r25
     c46:	8f 93       	push	r24
     c48:	28 d3       	rcall	.+1616   	; 0x129a <printf>
}
     c4a:	0f 90       	pop	r0
     c4c:	0f 90       	pop	r0
     c4e:	08 95       	ret

00000c50 <__subsf3>:
     c50:	50 58       	subi	r21, 0x80	; 128

00000c52 <__addsf3>:
     c52:	bb 27       	eor	r27, r27
     c54:	aa 27       	eor	r26, r26
     c56:	0e d0       	rcall	.+28     	; 0xc74 <__addsf3x>
     c58:	fc c1       	rjmp	.+1016   	; 0x1052 <__fp_round>
     c5a:	ed d1       	rcall	.+986    	; 0x1036 <__fp_pscA>
     c5c:	30 f0       	brcs	.+12     	; 0xc6a <__addsf3+0x18>
     c5e:	f2 d1       	rcall	.+996    	; 0x1044 <__fp_pscB>
     c60:	20 f0       	brcs	.+8      	; 0xc6a <__addsf3+0x18>
     c62:	31 f4       	brne	.+12     	; 0xc70 <__addsf3+0x1e>
     c64:	9f 3f       	cpi	r25, 0xFF	; 255
     c66:	11 f4       	brne	.+4      	; 0xc6c <__addsf3+0x1a>
     c68:	1e f4       	brtc	.+6      	; 0xc70 <__addsf3+0x1e>
     c6a:	bd c1       	rjmp	.+890    	; 0xfe6 <__fp_nan>
     c6c:	0e f4       	brtc	.+2      	; 0xc70 <__addsf3+0x1e>
     c6e:	e0 95       	com	r30
     c70:	e7 fb       	bst	r30, 7
     c72:	b3 c1       	rjmp	.+870    	; 0xfda <__fp_inf>

00000c74 <__addsf3x>:
     c74:	e9 2f       	mov	r30, r25
     c76:	fe d1       	rcall	.+1020   	; 0x1074 <__fp_split3>
     c78:	80 f3       	brcs	.-32     	; 0xc5a <__addsf3+0x8>
     c7a:	ba 17       	cp	r27, r26
     c7c:	62 07       	cpc	r22, r18
     c7e:	73 07       	cpc	r23, r19
     c80:	84 07       	cpc	r24, r20
     c82:	95 07       	cpc	r25, r21
     c84:	18 f0       	brcs	.+6      	; 0xc8c <__addsf3x+0x18>
     c86:	71 f4       	brne	.+28     	; 0xca4 <__addsf3x+0x30>
     c88:	9e f5       	brtc	.+102    	; 0xcf0 <__addsf3x+0x7c>
     c8a:	16 c2       	rjmp	.+1068   	; 0x10b8 <__fp_zero>
     c8c:	0e f4       	brtc	.+2      	; 0xc90 <__addsf3x+0x1c>
     c8e:	e0 95       	com	r30
     c90:	0b 2e       	mov	r0, r27
     c92:	ba 2f       	mov	r27, r26
     c94:	a0 2d       	mov	r26, r0
     c96:	0b 01       	movw	r0, r22
     c98:	b9 01       	movw	r22, r18
     c9a:	90 01       	movw	r18, r0
     c9c:	0c 01       	movw	r0, r24
     c9e:	ca 01       	movw	r24, r20
     ca0:	a0 01       	movw	r20, r0
     ca2:	11 24       	eor	r1, r1
     ca4:	ff 27       	eor	r31, r31
     ca6:	59 1b       	sub	r21, r25
     ca8:	99 f0       	breq	.+38     	; 0xcd0 <__addsf3x+0x5c>
     caa:	59 3f       	cpi	r21, 0xF9	; 249
     cac:	50 f4       	brcc	.+20     	; 0xcc2 <__addsf3x+0x4e>
     cae:	50 3e       	cpi	r21, 0xE0	; 224
     cb0:	68 f1       	brcs	.+90     	; 0xd0c <__addsf3x+0x98>
     cb2:	1a 16       	cp	r1, r26
     cb4:	f0 40       	sbci	r31, 0x00	; 0
     cb6:	a2 2f       	mov	r26, r18
     cb8:	23 2f       	mov	r18, r19
     cba:	34 2f       	mov	r19, r20
     cbc:	44 27       	eor	r20, r20
     cbe:	58 5f       	subi	r21, 0xF8	; 248
     cc0:	f3 cf       	rjmp	.-26     	; 0xca8 <__addsf3x+0x34>
     cc2:	46 95       	lsr	r20
     cc4:	37 95       	ror	r19
     cc6:	27 95       	ror	r18
     cc8:	a7 95       	ror	r26
     cca:	f0 40       	sbci	r31, 0x00	; 0
     ccc:	53 95       	inc	r21
     cce:	c9 f7       	brne	.-14     	; 0xcc2 <__addsf3x+0x4e>
     cd0:	7e f4       	brtc	.+30     	; 0xcf0 <__addsf3x+0x7c>
     cd2:	1f 16       	cp	r1, r31
     cd4:	ba 0b       	sbc	r27, r26
     cd6:	62 0b       	sbc	r22, r18
     cd8:	73 0b       	sbc	r23, r19
     cda:	84 0b       	sbc	r24, r20
     cdc:	ba f0       	brmi	.+46     	; 0xd0c <__addsf3x+0x98>
     cde:	91 50       	subi	r25, 0x01	; 1
     ce0:	a1 f0       	breq	.+40     	; 0xd0a <__addsf3x+0x96>
     ce2:	ff 0f       	add	r31, r31
     ce4:	bb 1f       	adc	r27, r27
     ce6:	66 1f       	adc	r22, r22
     ce8:	77 1f       	adc	r23, r23
     cea:	88 1f       	adc	r24, r24
     cec:	c2 f7       	brpl	.-16     	; 0xcde <__addsf3x+0x6a>
     cee:	0e c0       	rjmp	.+28     	; 0xd0c <__addsf3x+0x98>
     cf0:	ba 0f       	add	r27, r26
     cf2:	62 1f       	adc	r22, r18
     cf4:	73 1f       	adc	r23, r19
     cf6:	84 1f       	adc	r24, r20
     cf8:	48 f4       	brcc	.+18     	; 0xd0c <__addsf3x+0x98>
     cfa:	87 95       	ror	r24
     cfc:	77 95       	ror	r23
     cfe:	67 95       	ror	r22
     d00:	b7 95       	ror	r27
     d02:	f7 95       	ror	r31
     d04:	9e 3f       	cpi	r25, 0xFE	; 254
     d06:	08 f0       	brcs	.+2      	; 0xd0a <__addsf3x+0x96>
     d08:	b3 cf       	rjmp	.-154    	; 0xc70 <__addsf3+0x1e>
     d0a:	93 95       	inc	r25
     d0c:	88 0f       	add	r24, r24
     d0e:	08 f0       	brcs	.+2      	; 0xd12 <__addsf3x+0x9e>
     d10:	99 27       	eor	r25, r25
     d12:	ee 0f       	add	r30, r30
     d14:	97 95       	ror	r25
     d16:	87 95       	ror	r24
     d18:	08 95       	ret
     d1a:	8d d1       	rcall	.+794    	; 0x1036 <__fp_pscA>
     d1c:	58 f0       	brcs	.+22     	; 0xd34 <__addsf3x+0xc0>
     d1e:	80 e8       	ldi	r24, 0x80	; 128
     d20:	91 e0       	ldi	r25, 0x01	; 1
     d22:	09 f4       	brne	.+2      	; 0xd26 <__addsf3x+0xb2>
     d24:	9e ef       	ldi	r25, 0xFE	; 254
     d26:	8e d1       	rcall	.+796    	; 0x1044 <__fp_pscB>
     d28:	28 f0       	brcs	.+10     	; 0xd34 <__addsf3x+0xc0>
     d2a:	40 e8       	ldi	r20, 0x80	; 128
     d2c:	51 e0       	ldi	r21, 0x01	; 1
     d2e:	59 f4       	brne	.+22     	; 0xd46 <atan2+0xe>
     d30:	5e ef       	ldi	r21, 0xFE	; 254
     d32:	09 c0       	rjmp	.+18     	; 0xd46 <atan2+0xe>
     d34:	58 c1       	rjmp	.+688    	; 0xfe6 <__fp_nan>
     d36:	c0 c1       	rjmp	.+896    	; 0x10b8 <__fp_zero>

00000d38 <atan2>:
     d38:	e9 2f       	mov	r30, r25
     d3a:	e0 78       	andi	r30, 0x80	; 128
     d3c:	9b d1       	rcall	.+822    	; 0x1074 <__fp_split3>
     d3e:	68 f3       	brcs	.-38     	; 0xd1a <__addsf3x+0xa6>
     d40:	09 2e       	mov	r0, r25
     d42:	05 2a       	or	r0, r21
     d44:	c1 f3       	breq	.-16     	; 0xd36 <__addsf3x+0xc2>
     d46:	26 17       	cp	r18, r22
     d48:	37 07       	cpc	r19, r23
     d4a:	48 07       	cpc	r20, r24
     d4c:	59 07       	cpc	r21, r25
     d4e:	38 f0       	brcs	.+14     	; 0xd5e <atan2+0x26>
     d50:	0e 2e       	mov	r0, r30
     d52:	07 f8       	bld	r0, 7
     d54:	e0 25       	eor	r30, r0
     d56:	69 f0       	breq	.+26     	; 0xd72 <atan2+0x3a>
     d58:	e0 25       	eor	r30, r0
     d5a:	e0 64       	ori	r30, 0x40	; 64
     d5c:	0a c0       	rjmp	.+20     	; 0xd72 <atan2+0x3a>
     d5e:	ef 63       	ori	r30, 0x3F	; 63
     d60:	07 f8       	bld	r0, 7
     d62:	00 94       	com	r0
     d64:	07 fa       	bst	r0, 7
     d66:	db 01       	movw	r26, r22
     d68:	b9 01       	movw	r22, r18
     d6a:	9d 01       	movw	r18, r26
     d6c:	dc 01       	movw	r26, r24
     d6e:	ca 01       	movw	r24, r20
     d70:	ad 01       	movw	r20, r26
     d72:	ef 93       	push	r30
     d74:	47 d0       	rcall	.+142    	; 0xe04 <__divsf3_pse>
     d76:	6d d1       	rcall	.+730    	; 0x1052 <__fp_round>
     d78:	0a d0       	rcall	.+20     	; 0xd8e <atan>
     d7a:	5f 91       	pop	r21
     d7c:	55 23       	and	r21, r21
     d7e:	31 f0       	breq	.+12     	; 0xd8c <atan2+0x54>
     d80:	2b ed       	ldi	r18, 0xDB	; 219
     d82:	3f e0       	ldi	r19, 0x0F	; 15
     d84:	49 e4       	ldi	r20, 0x49	; 73
     d86:	50 fd       	sbrc	r21, 0
     d88:	49 ec       	ldi	r20, 0xC9	; 201
     d8a:	63 cf       	rjmp	.-314    	; 0xc52 <__addsf3>
     d8c:	08 95       	ret

00000d8e <atan>:
     d8e:	df 93       	push	r29
     d90:	dd 27       	eor	r29, r29
     d92:	b9 2f       	mov	r27, r25
     d94:	bf 77       	andi	r27, 0x7F	; 127
     d96:	40 e8       	ldi	r20, 0x80	; 128
     d98:	5f e3       	ldi	r21, 0x3F	; 63
     d9a:	16 16       	cp	r1, r22
     d9c:	17 06       	cpc	r1, r23
     d9e:	48 07       	cpc	r20, r24
     da0:	5b 07       	cpc	r21, r27
     da2:	10 f4       	brcc	.+4      	; 0xda8 <atan+0x1a>
     da4:	d9 2f       	mov	r29, r25
     da6:	93 d1       	rcall	.+806    	; 0x10ce <inverse>
     da8:	9f 93       	push	r25
     daa:	8f 93       	push	r24
     dac:	7f 93       	push	r23
     dae:	6f 93       	push	r22
     db0:	f8 d1       	rcall	.+1008   	; 0x11a2 <square>
     db2:	e6 e8       	ldi	r30, 0x86	; 134
     db4:	f1 e0       	ldi	r31, 0x01	; 1
     db6:	1a d1       	rcall	.+564    	; 0xfec <__fp_powser>
     db8:	4c d1       	rcall	.+664    	; 0x1052 <__fp_round>
     dba:	2f 91       	pop	r18
     dbc:	3f 91       	pop	r19
     dbe:	4f 91       	pop	r20
     dc0:	5f 91       	pop	r21
     dc2:	98 d1       	rcall	.+816    	; 0x10f4 <__mulsf3x>
     dc4:	dd 23       	and	r29, r29
     dc6:	49 f0       	breq	.+18     	; 0xdda <atan+0x4c>
     dc8:	90 58       	subi	r25, 0x80	; 128
     dca:	a2 ea       	ldi	r26, 0xA2	; 162
     dcc:	2a ed       	ldi	r18, 0xDA	; 218
     dce:	3f e0       	ldi	r19, 0x0F	; 15
     dd0:	49 ec       	ldi	r20, 0xC9	; 201
     dd2:	5f e3       	ldi	r21, 0x3F	; 63
     dd4:	d0 78       	andi	r29, 0x80	; 128
     dd6:	5d 27       	eor	r21, r29
     dd8:	4d df       	rcall	.-358    	; 0xc74 <__addsf3x>
     dda:	df 91       	pop	r29
     ddc:	3a c1       	rjmp	.+628    	; 0x1052 <__fp_round>

00000dde <__cmpsf2>:
     dde:	d9 d0       	rcall	.+434    	; 0xf92 <__fp_cmp>
     de0:	08 f4       	brcc	.+2      	; 0xde4 <__cmpsf2+0x6>
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	08 95       	ret

00000de6 <__divsf3>:
     de6:	0c d0       	rcall	.+24     	; 0xe00 <__divsf3x>
     de8:	34 c1       	rjmp	.+616    	; 0x1052 <__fp_round>
     dea:	2c d1       	rcall	.+600    	; 0x1044 <__fp_pscB>
     dec:	40 f0       	brcs	.+16     	; 0xdfe <__divsf3+0x18>
     dee:	23 d1       	rcall	.+582    	; 0x1036 <__fp_pscA>
     df0:	30 f0       	brcs	.+12     	; 0xdfe <__divsf3+0x18>
     df2:	21 f4       	brne	.+8      	; 0xdfc <__divsf3+0x16>
     df4:	5f 3f       	cpi	r21, 0xFF	; 255
     df6:	19 f0       	breq	.+6      	; 0xdfe <__divsf3+0x18>
     df8:	f0 c0       	rjmp	.+480    	; 0xfda <__fp_inf>
     dfa:	51 11       	cpse	r21, r1
     dfc:	5e c1       	rjmp	.+700    	; 0x10ba <__fp_szero>
     dfe:	f3 c0       	rjmp	.+486    	; 0xfe6 <__fp_nan>

00000e00 <__divsf3x>:
     e00:	39 d1       	rcall	.+626    	; 0x1074 <__fp_split3>
     e02:	98 f3       	brcs	.-26     	; 0xdea <__divsf3+0x4>

00000e04 <__divsf3_pse>:
     e04:	99 23       	and	r25, r25
     e06:	c9 f3       	breq	.-14     	; 0xdfa <__divsf3+0x14>
     e08:	55 23       	and	r21, r21
     e0a:	b1 f3       	breq	.-20     	; 0xdf8 <__divsf3+0x12>
     e0c:	95 1b       	sub	r25, r21
     e0e:	55 0b       	sbc	r21, r21
     e10:	bb 27       	eor	r27, r27
     e12:	aa 27       	eor	r26, r26
     e14:	62 17       	cp	r22, r18
     e16:	73 07       	cpc	r23, r19
     e18:	84 07       	cpc	r24, r20
     e1a:	38 f0       	brcs	.+14     	; 0xe2a <__divsf3_pse+0x26>
     e1c:	9f 5f       	subi	r25, 0xFF	; 255
     e1e:	5f 4f       	sbci	r21, 0xFF	; 255
     e20:	22 0f       	add	r18, r18
     e22:	33 1f       	adc	r19, r19
     e24:	44 1f       	adc	r20, r20
     e26:	aa 1f       	adc	r26, r26
     e28:	a9 f3       	breq	.-22     	; 0xe14 <__divsf3_pse+0x10>
     e2a:	33 d0       	rcall	.+102    	; 0xe92 <__divsf3_pse+0x8e>
     e2c:	0e 2e       	mov	r0, r30
     e2e:	3a f0       	brmi	.+14     	; 0xe3e <__divsf3_pse+0x3a>
     e30:	e0 e8       	ldi	r30, 0x80	; 128
     e32:	30 d0       	rcall	.+96     	; 0xe94 <__divsf3_pse+0x90>
     e34:	91 50       	subi	r25, 0x01	; 1
     e36:	50 40       	sbci	r21, 0x00	; 0
     e38:	e6 95       	lsr	r30
     e3a:	00 1c       	adc	r0, r0
     e3c:	ca f7       	brpl	.-14     	; 0xe30 <__divsf3_pse+0x2c>
     e3e:	29 d0       	rcall	.+82     	; 0xe92 <__divsf3_pse+0x8e>
     e40:	fe 2f       	mov	r31, r30
     e42:	27 d0       	rcall	.+78     	; 0xe92 <__divsf3_pse+0x8e>
     e44:	66 0f       	add	r22, r22
     e46:	77 1f       	adc	r23, r23
     e48:	88 1f       	adc	r24, r24
     e4a:	bb 1f       	adc	r27, r27
     e4c:	26 17       	cp	r18, r22
     e4e:	37 07       	cpc	r19, r23
     e50:	48 07       	cpc	r20, r24
     e52:	ab 07       	cpc	r26, r27
     e54:	b0 e8       	ldi	r27, 0x80	; 128
     e56:	09 f0       	breq	.+2      	; 0xe5a <__divsf3_pse+0x56>
     e58:	bb 0b       	sbc	r27, r27
     e5a:	80 2d       	mov	r24, r0
     e5c:	bf 01       	movw	r22, r30
     e5e:	ff 27       	eor	r31, r31
     e60:	93 58       	subi	r25, 0x83	; 131
     e62:	5f 4f       	sbci	r21, 0xFF	; 255
     e64:	2a f0       	brmi	.+10     	; 0xe70 <__divsf3_pse+0x6c>
     e66:	9e 3f       	cpi	r25, 0xFE	; 254
     e68:	51 05       	cpc	r21, r1
     e6a:	68 f0       	brcs	.+26     	; 0xe86 <__divsf3_pse+0x82>
     e6c:	b6 c0       	rjmp	.+364    	; 0xfda <__fp_inf>
     e6e:	25 c1       	rjmp	.+586    	; 0x10ba <__fp_szero>
     e70:	5f 3f       	cpi	r21, 0xFF	; 255
     e72:	ec f3       	brlt	.-6      	; 0xe6e <__divsf3_pse+0x6a>
     e74:	98 3e       	cpi	r25, 0xE8	; 232
     e76:	dc f3       	brlt	.-10     	; 0xe6e <__divsf3_pse+0x6a>
     e78:	86 95       	lsr	r24
     e7a:	77 95       	ror	r23
     e7c:	67 95       	ror	r22
     e7e:	b7 95       	ror	r27
     e80:	f7 95       	ror	r31
     e82:	9f 5f       	subi	r25, 0xFF	; 255
     e84:	c9 f7       	brne	.-14     	; 0xe78 <__divsf3_pse+0x74>
     e86:	88 0f       	add	r24, r24
     e88:	91 1d       	adc	r25, r1
     e8a:	96 95       	lsr	r25
     e8c:	87 95       	ror	r24
     e8e:	97 f9       	bld	r25, 7
     e90:	08 95       	ret
     e92:	e1 e0       	ldi	r30, 0x01	; 1
     e94:	66 0f       	add	r22, r22
     e96:	77 1f       	adc	r23, r23
     e98:	88 1f       	adc	r24, r24
     e9a:	bb 1f       	adc	r27, r27
     e9c:	62 17       	cp	r22, r18
     e9e:	73 07       	cpc	r23, r19
     ea0:	84 07       	cpc	r24, r20
     ea2:	ba 07       	cpc	r27, r26
     ea4:	20 f0       	brcs	.+8      	; 0xeae <__divsf3_pse+0xaa>
     ea6:	62 1b       	sub	r22, r18
     ea8:	73 0b       	sbc	r23, r19
     eaa:	84 0b       	sbc	r24, r20
     eac:	ba 0b       	sbc	r27, r26
     eae:	ee 1f       	adc	r30, r30
     eb0:	88 f7       	brcc	.-30     	; 0xe94 <__divsf3_pse+0x90>
     eb2:	e0 95       	com	r30
     eb4:	08 95       	ret

00000eb6 <__fixsfsi>:
     eb6:	04 d0       	rcall	.+8      	; 0xec0 <__fixunssfsi>
     eb8:	68 94       	set
     eba:	b1 11       	cpse	r27, r1
     ebc:	fe c0       	rjmp	.+508    	; 0x10ba <__fp_szero>
     ebe:	08 95       	ret

00000ec0 <__fixunssfsi>:
     ec0:	e1 d0       	rcall	.+450    	; 0x1084 <__fp_splitA>
     ec2:	88 f0       	brcs	.+34     	; 0xee6 <__fixunssfsi+0x26>
     ec4:	9f 57       	subi	r25, 0x7F	; 127
     ec6:	90 f0       	brcs	.+36     	; 0xeec <__fixunssfsi+0x2c>
     ec8:	b9 2f       	mov	r27, r25
     eca:	99 27       	eor	r25, r25
     ecc:	b7 51       	subi	r27, 0x17	; 23
     ece:	a0 f0       	brcs	.+40     	; 0xef8 <__fixunssfsi+0x38>
     ed0:	d1 f0       	breq	.+52     	; 0xf06 <__fixunssfsi+0x46>
     ed2:	66 0f       	add	r22, r22
     ed4:	77 1f       	adc	r23, r23
     ed6:	88 1f       	adc	r24, r24
     ed8:	99 1f       	adc	r25, r25
     eda:	1a f0       	brmi	.+6      	; 0xee2 <__fixunssfsi+0x22>
     edc:	ba 95       	dec	r27
     ede:	c9 f7       	brne	.-14     	; 0xed2 <__fixunssfsi+0x12>
     ee0:	12 c0       	rjmp	.+36     	; 0xf06 <__fixunssfsi+0x46>
     ee2:	b1 30       	cpi	r27, 0x01	; 1
     ee4:	81 f0       	breq	.+32     	; 0xf06 <__fixunssfsi+0x46>
     ee6:	e8 d0       	rcall	.+464    	; 0x10b8 <__fp_zero>
     ee8:	b1 e0       	ldi	r27, 0x01	; 1
     eea:	08 95       	ret
     eec:	e5 c0       	rjmp	.+458    	; 0x10b8 <__fp_zero>
     eee:	67 2f       	mov	r22, r23
     ef0:	78 2f       	mov	r23, r24
     ef2:	88 27       	eor	r24, r24
     ef4:	b8 5f       	subi	r27, 0xF8	; 248
     ef6:	39 f0       	breq	.+14     	; 0xf06 <__fixunssfsi+0x46>
     ef8:	b9 3f       	cpi	r27, 0xF9	; 249
     efa:	cc f3       	brlt	.-14     	; 0xeee <__fixunssfsi+0x2e>
     efc:	86 95       	lsr	r24
     efe:	77 95       	ror	r23
     f00:	67 95       	ror	r22
     f02:	b3 95       	inc	r27
     f04:	d9 f7       	brne	.-10     	; 0xefc <__fixunssfsi+0x3c>
     f06:	3e f4       	brtc	.+14     	; 0xf16 <__fixunssfsi+0x56>
     f08:	90 95       	com	r25
     f0a:	80 95       	com	r24
     f0c:	70 95       	com	r23
     f0e:	61 95       	neg	r22
     f10:	7f 4f       	sbci	r23, 0xFF	; 255
     f12:	8f 4f       	sbci	r24, 0xFF	; 255
     f14:	9f 4f       	sbci	r25, 0xFF	; 255
     f16:	08 95       	ret

00000f18 <__floatunsisf>:
     f18:	e8 94       	clt
     f1a:	09 c0       	rjmp	.+18     	; 0xf2e <__floatsisf+0x12>

00000f1c <__floatsisf>:
     f1c:	97 fb       	bst	r25, 7
     f1e:	3e f4       	brtc	.+14     	; 0xf2e <__floatsisf+0x12>
     f20:	90 95       	com	r25
     f22:	80 95       	com	r24
     f24:	70 95       	com	r23
     f26:	61 95       	neg	r22
     f28:	7f 4f       	sbci	r23, 0xFF	; 255
     f2a:	8f 4f       	sbci	r24, 0xFF	; 255
     f2c:	9f 4f       	sbci	r25, 0xFF	; 255
     f2e:	99 23       	and	r25, r25
     f30:	a9 f0       	breq	.+42     	; 0xf5c <__floatsisf+0x40>
     f32:	f9 2f       	mov	r31, r25
     f34:	96 e9       	ldi	r25, 0x96	; 150
     f36:	bb 27       	eor	r27, r27
     f38:	93 95       	inc	r25
     f3a:	f6 95       	lsr	r31
     f3c:	87 95       	ror	r24
     f3e:	77 95       	ror	r23
     f40:	67 95       	ror	r22
     f42:	b7 95       	ror	r27
     f44:	f1 11       	cpse	r31, r1
     f46:	f8 cf       	rjmp	.-16     	; 0xf38 <__floatsisf+0x1c>
     f48:	fa f4       	brpl	.+62     	; 0xf88 <__floatsisf+0x6c>
     f4a:	bb 0f       	add	r27, r27
     f4c:	11 f4       	brne	.+4      	; 0xf52 <__floatsisf+0x36>
     f4e:	60 ff       	sbrs	r22, 0
     f50:	1b c0       	rjmp	.+54     	; 0xf88 <__floatsisf+0x6c>
     f52:	6f 5f       	subi	r22, 0xFF	; 255
     f54:	7f 4f       	sbci	r23, 0xFF	; 255
     f56:	8f 4f       	sbci	r24, 0xFF	; 255
     f58:	9f 4f       	sbci	r25, 0xFF	; 255
     f5a:	16 c0       	rjmp	.+44     	; 0xf88 <__floatsisf+0x6c>
     f5c:	88 23       	and	r24, r24
     f5e:	11 f0       	breq	.+4      	; 0xf64 <__floatsisf+0x48>
     f60:	96 e9       	ldi	r25, 0x96	; 150
     f62:	11 c0       	rjmp	.+34     	; 0xf86 <__floatsisf+0x6a>
     f64:	77 23       	and	r23, r23
     f66:	21 f0       	breq	.+8      	; 0xf70 <__floatsisf+0x54>
     f68:	9e e8       	ldi	r25, 0x8E	; 142
     f6a:	87 2f       	mov	r24, r23
     f6c:	76 2f       	mov	r23, r22
     f6e:	05 c0       	rjmp	.+10     	; 0xf7a <__floatsisf+0x5e>
     f70:	66 23       	and	r22, r22
     f72:	71 f0       	breq	.+28     	; 0xf90 <__floatsisf+0x74>
     f74:	96 e8       	ldi	r25, 0x86	; 134
     f76:	86 2f       	mov	r24, r22
     f78:	70 e0       	ldi	r23, 0x00	; 0
     f7a:	60 e0       	ldi	r22, 0x00	; 0
     f7c:	2a f0       	brmi	.+10     	; 0xf88 <__floatsisf+0x6c>
     f7e:	9a 95       	dec	r25
     f80:	66 0f       	add	r22, r22
     f82:	77 1f       	adc	r23, r23
     f84:	88 1f       	adc	r24, r24
     f86:	da f7       	brpl	.-10     	; 0xf7e <__floatsisf+0x62>
     f88:	88 0f       	add	r24, r24
     f8a:	96 95       	lsr	r25
     f8c:	87 95       	ror	r24
     f8e:	97 f9       	bld	r25, 7
     f90:	08 95       	ret

00000f92 <__fp_cmp>:
     f92:	99 0f       	add	r25, r25
     f94:	00 08       	sbc	r0, r0
     f96:	55 0f       	add	r21, r21
     f98:	aa 0b       	sbc	r26, r26
     f9a:	e0 e8       	ldi	r30, 0x80	; 128
     f9c:	fe ef       	ldi	r31, 0xFE	; 254
     f9e:	16 16       	cp	r1, r22
     fa0:	17 06       	cpc	r1, r23
     fa2:	e8 07       	cpc	r30, r24
     fa4:	f9 07       	cpc	r31, r25
     fa6:	c0 f0       	brcs	.+48     	; 0xfd8 <__fp_cmp+0x46>
     fa8:	12 16       	cp	r1, r18
     faa:	13 06       	cpc	r1, r19
     fac:	e4 07       	cpc	r30, r20
     fae:	f5 07       	cpc	r31, r21
     fb0:	98 f0       	brcs	.+38     	; 0xfd8 <__fp_cmp+0x46>
     fb2:	62 1b       	sub	r22, r18
     fb4:	73 0b       	sbc	r23, r19
     fb6:	84 0b       	sbc	r24, r20
     fb8:	95 0b       	sbc	r25, r21
     fba:	39 f4       	brne	.+14     	; 0xfca <__fp_cmp+0x38>
     fbc:	0a 26       	eor	r0, r26
     fbe:	61 f0       	breq	.+24     	; 0xfd8 <__fp_cmp+0x46>
     fc0:	23 2b       	or	r18, r19
     fc2:	24 2b       	or	r18, r20
     fc4:	25 2b       	or	r18, r21
     fc6:	21 f4       	brne	.+8      	; 0xfd0 <__fp_cmp+0x3e>
     fc8:	08 95       	ret
     fca:	0a 26       	eor	r0, r26
     fcc:	09 f4       	brne	.+2      	; 0xfd0 <__fp_cmp+0x3e>
     fce:	a1 40       	sbci	r26, 0x01	; 1
     fd0:	a6 95       	lsr	r26
     fd2:	8f ef       	ldi	r24, 0xFF	; 255
     fd4:	81 1d       	adc	r24, r1
     fd6:	81 1d       	adc	r24, r1
     fd8:	08 95       	ret

00000fda <__fp_inf>:
     fda:	97 f9       	bld	r25, 7
     fdc:	9f 67       	ori	r25, 0x7F	; 127
     fde:	80 e8       	ldi	r24, 0x80	; 128
     fe0:	70 e0       	ldi	r23, 0x00	; 0
     fe2:	60 e0       	ldi	r22, 0x00	; 0
     fe4:	08 95       	ret

00000fe6 <__fp_nan>:
     fe6:	9f ef       	ldi	r25, 0xFF	; 255
     fe8:	80 ec       	ldi	r24, 0xC0	; 192
     fea:	08 95       	ret

00000fec <__fp_powser>:
     fec:	df 93       	push	r29
     fee:	cf 93       	push	r28
     ff0:	1f 93       	push	r17
     ff2:	0f 93       	push	r16
     ff4:	ff 92       	push	r15
     ff6:	ef 92       	push	r14
     ff8:	df 92       	push	r13
     ffa:	7b 01       	movw	r14, r22
     ffc:	8c 01       	movw	r16, r24
     ffe:	68 94       	set
    1000:	05 c0       	rjmp	.+10     	; 0x100c <__fp_powser+0x20>
    1002:	da 2e       	mov	r13, r26
    1004:	ef 01       	movw	r28, r30
    1006:	76 d0       	rcall	.+236    	; 0x10f4 <__mulsf3x>
    1008:	fe 01       	movw	r30, r28
    100a:	e8 94       	clt
    100c:	a5 91       	lpm	r26, Z+
    100e:	25 91       	lpm	r18, Z+
    1010:	35 91       	lpm	r19, Z+
    1012:	45 91       	lpm	r20, Z+
    1014:	55 91       	lpm	r21, Z+
    1016:	ae f3       	brts	.-22     	; 0x1002 <__fp_powser+0x16>
    1018:	ef 01       	movw	r28, r30
    101a:	2c de       	rcall	.-936    	; 0xc74 <__addsf3x>
    101c:	fe 01       	movw	r30, r28
    101e:	97 01       	movw	r18, r14
    1020:	a8 01       	movw	r20, r16
    1022:	da 94       	dec	r13
    1024:	79 f7       	brne	.-34     	; 0x1004 <__fp_powser+0x18>
    1026:	df 90       	pop	r13
    1028:	ef 90       	pop	r14
    102a:	ff 90       	pop	r15
    102c:	0f 91       	pop	r16
    102e:	1f 91       	pop	r17
    1030:	cf 91       	pop	r28
    1032:	df 91       	pop	r29
    1034:	08 95       	ret

00001036 <__fp_pscA>:
    1036:	00 24       	eor	r0, r0
    1038:	0a 94       	dec	r0
    103a:	16 16       	cp	r1, r22
    103c:	17 06       	cpc	r1, r23
    103e:	18 06       	cpc	r1, r24
    1040:	09 06       	cpc	r0, r25
    1042:	08 95       	ret

00001044 <__fp_pscB>:
    1044:	00 24       	eor	r0, r0
    1046:	0a 94       	dec	r0
    1048:	12 16       	cp	r1, r18
    104a:	13 06       	cpc	r1, r19
    104c:	14 06       	cpc	r1, r20
    104e:	05 06       	cpc	r0, r21
    1050:	08 95       	ret

00001052 <__fp_round>:
    1052:	09 2e       	mov	r0, r25
    1054:	03 94       	inc	r0
    1056:	00 0c       	add	r0, r0
    1058:	11 f4       	brne	.+4      	; 0x105e <__fp_round+0xc>
    105a:	88 23       	and	r24, r24
    105c:	52 f0       	brmi	.+20     	; 0x1072 <__fp_round+0x20>
    105e:	bb 0f       	add	r27, r27
    1060:	40 f4       	brcc	.+16     	; 0x1072 <__fp_round+0x20>
    1062:	bf 2b       	or	r27, r31
    1064:	11 f4       	brne	.+4      	; 0x106a <__fp_round+0x18>
    1066:	60 ff       	sbrs	r22, 0
    1068:	04 c0       	rjmp	.+8      	; 0x1072 <__fp_round+0x20>
    106a:	6f 5f       	subi	r22, 0xFF	; 255
    106c:	7f 4f       	sbci	r23, 0xFF	; 255
    106e:	8f 4f       	sbci	r24, 0xFF	; 255
    1070:	9f 4f       	sbci	r25, 0xFF	; 255
    1072:	08 95       	ret

00001074 <__fp_split3>:
    1074:	57 fd       	sbrc	r21, 7
    1076:	90 58       	subi	r25, 0x80	; 128
    1078:	44 0f       	add	r20, r20
    107a:	55 1f       	adc	r21, r21
    107c:	59 f0       	breq	.+22     	; 0x1094 <__fp_splitA+0x10>
    107e:	5f 3f       	cpi	r21, 0xFF	; 255
    1080:	71 f0       	breq	.+28     	; 0x109e <__fp_splitA+0x1a>
    1082:	47 95       	ror	r20

00001084 <__fp_splitA>:
    1084:	88 0f       	add	r24, r24
    1086:	97 fb       	bst	r25, 7
    1088:	99 1f       	adc	r25, r25
    108a:	61 f0       	breq	.+24     	; 0x10a4 <__fp_splitA+0x20>
    108c:	9f 3f       	cpi	r25, 0xFF	; 255
    108e:	79 f0       	breq	.+30     	; 0x10ae <__fp_splitA+0x2a>
    1090:	87 95       	ror	r24
    1092:	08 95       	ret
    1094:	12 16       	cp	r1, r18
    1096:	13 06       	cpc	r1, r19
    1098:	14 06       	cpc	r1, r20
    109a:	55 1f       	adc	r21, r21
    109c:	f2 cf       	rjmp	.-28     	; 0x1082 <__fp_split3+0xe>
    109e:	46 95       	lsr	r20
    10a0:	f1 df       	rcall	.-30     	; 0x1084 <__fp_splitA>
    10a2:	08 c0       	rjmp	.+16     	; 0x10b4 <__fp_splitA+0x30>
    10a4:	16 16       	cp	r1, r22
    10a6:	17 06       	cpc	r1, r23
    10a8:	18 06       	cpc	r1, r24
    10aa:	99 1f       	adc	r25, r25
    10ac:	f1 cf       	rjmp	.-30     	; 0x1090 <__fp_splitA+0xc>
    10ae:	86 95       	lsr	r24
    10b0:	71 05       	cpc	r23, r1
    10b2:	61 05       	cpc	r22, r1
    10b4:	08 94       	sec
    10b6:	08 95       	ret

000010b8 <__fp_zero>:
    10b8:	e8 94       	clt

000010ba <__fp_szero>:
    10ba:	bb 27       	eor	r27, r27
    10bc:	66 27       	eor	r22, r22
    10be:	77 27       	eor	r23, r23
    10c0:	cb 01       	movw	r24, r22
    10c2:	97 f9       	bld	r25, 7
    10c4:	08 95       	ret

000010c6 <__gesf2>:
    10c6:	65 df       	rcall	.-310    	; 0xf92 <__fp_cmp>
    10c8:	08 f4       	brcc	.+2      	; 0x10cc <__gesf2+0x6>
    10ca:	8f ef       	ldi	r24, 0xFF	; 255
    10cc:	08 95       	ret

000010ce <inverse>:
    10ce:	9b 01       	movw	r18, r22
    10d0:	ac 01       	movw	r20, r24
    10d2:	60 e0       	ldi	r22, 0x00	; 0
    10d4:	70 e0       	ldi	r23, 0x00	; 0
    10d6:	80 e8       	ldi	r24, 0x80	; 128
    10d8:	9f e3       	ldi	r25, 0x3F	; 63
    10da:	85 ce       	rjmp	.-758    	; 0xde6 <__divsf3>

000010dc <__mulsf3>:
    10dc:	0b d0       	rcall	.+22     	; 0x10f4 <__mulsf3x>
    10de:	b9 cf       	rjmp	.-142    	; 0x1052 <__fp_round>
    10e0:	aa df       	rcall	.-172    	; 0x1036 <__fp_pscA>
    10e2:	28 f0       	brcs	.+10     	; 0x10ee <__mulsf3+0x12>
    10e4:	af df       	rcall	.-162    	; 0x1044 <__fp_pscB>
    10e6:	18 f0       	brcs	.+6      	; 0x10ee <__mulsf3+0x12>
    10e8:	95 23       	and	r25, r21
    10ea:	09 f0       	breq	.+2      	; 0x10ee <__mulsf3+0x12>
    10ec:	76 cf       	rjmp	.-276    	; 0xfda <__fp_inf>
    10ee:	7b cf       	rjmp	.-266    	; 0xfe6 <__fp_nan>
    10f0:	11 24       	eor	r1, r1
    10f2:	e3 cf       	rjmp	.-58     	; 0x10ba <__fp_szero>

000010f4 <__mulsf3x>:
    10f4:	bf df       	rcall	.-130    	; 0x1074 <__fp_split3>
    10f6:	a0 f3       	brcs	.-24     	; 0x10e0 <__mulsf3+0x4>

000010f8 <__mulsf3_pse>:
    10f8:	95 9f       	mul	r25, r21
    10fa:	d1 f3       	breq	.-12     	; 0x10f0 <__mulsf3+0x14>
    10fc:	95 0f       	add	r25, r21
    10fe:	50 e0       	ldi	r21, 0x00	; 0
    1100:	55 1f       	adc	r21, r21
    1102:	62 9f       	mul	r22, r18
    1104:	f0 01       	movw	r30, r0
    1106:	72 9f       	mul	r23, r18
    1108:	bb 27       	eor	r27, r27
    110a:	f0 0d       	add	r31, r0
    110c:	b1 1d       	adc	r27, r1
    110e:	63 9f       	mul	r22, r19
    1110:	aa 27       	eor	r26, r26
    1112:	f0 0d       	add	r31, r0
    1114:	b1 1d       	adc	r27, r1
    1116:	aa 1f       	adc	r26, r26
    1118:	64 9f       	mul	r22, r20
    111a:	66 27       	eor	r22, r22
    111c:	b0 0d       	add	r27, r0
    111e:	a1 1d       	adc	r26, r1
    1120:	66 1f       	adc	r22, r22
    1122:	82 9f       	mul	r24, r18
    1124:	22 27       	eor	r18, r18
    1126:	b0 0d       	add	r27, r0
    1128:	a1 1d       	adc	r26, r1
    112a:	62 1f       	adc	r22, r18
    112c:	73 9f       	mul	r23, r19
    112e:	b0 0d       	add	r27, r0
    1130:	a1 1d       	adc	r26, r1
    1132:	62 1f       	adc	r22, r18
    1134:	83 9f       	mul	r24, r19
    1136:	a0 0d       	add	r26, r0
    1138:	61 1d       	adc	r22, r1
    113a:	22 1f       	adc	r18, r18
    113c:	74 9f       	mul	r23, r20
    113e:	33 27       	eor	r19, r19
    1140:	a0 0d       	add	r26, r0
    1142:	61 1d       	adc	r22, r1
    1144:	23 1f       	adc	r18, r19
    1146:	84 9f       	mul	r24, r20
    1148:	60 0d       	add	r22, r0
    114a:	21 1d       	adc	r18, r1
    114c:	82 2f       	mov	r24, r18
    114e:	76 2f       	mov	r23, r22
    1150:	6a 2f       	mov	r22, r26
    1152:	11 24       	eor	r1, r1
    1154:	9f 57       	subi	r25, 0x7F	; 127
    1156:	50 40       	sbci	r21, 0x00	; 0
    1158:	8a f0       	brmi	.+34     	; 0x117c <__mulsf3_pse+0x84>
    115a:	e1 f0       	breq	.+56     	; 0x1194 <__mulsf3_pse+0x9c>
    115c:	88 23       	and	r24, r24
    115e:	4a f0       	brmi	.+18     	; 0x1172 <__mulsf3_pse+0x7a>
    1160:	ee 0f       	add	r30, r30
    1162:	ff 1f       	adc	r31, r31
    1164:	bb 1f       	adc	r27, r27
    1166:	66 1f       	adc	r22, r22
    1168:	77 1f       	adc	r23, r23
    116a:	88 1f       	adc	r24, r24
    116c:	91 50       	subi	r25, 0x01	; 1
    116e:	50 40       	sbci	r21, 0x00	; 0
    1170:	a9 f7       	brne	.-22     	; 0x115c <__mulsf3_pse+0x64>
    1172:	9e 3f       	cpi	r25, 0xFE	; 254
    1174:	51 05       	cpc	r21, r1
    1176:	70 f0       	brcs	.+28     	; 0x1194 <__mulsf3_pse+0x9c>
    1178:	30 cf       	rjmp	.-416    	; 0xfda <__fp_inf>
    117a:	9f cf       	rjmp	.-194    	; 0x10ba <__fp_szero>
    117c:	5f 3f       	cpi	r21, 0xFF	; 255
    117e:	ec f3       	brlt	.-6      	; 0x117a <__mulsf3_pse+0x82>
    1180:	98 3e       	cpi	r25, 0xE8	; 232
    1182:	dc f3       	brlt	.-10     	; 0x117a <__mulsf3_pse+0x82>
    1184:	86 95       	lsr	r24
    1186:	77 95       	ror	r23
    1188:	67 95       	ror	r22
    118a:	b7 95       	ror	r27
    118c:	f7 95       	ror	r31
    118e:	e7 95       	ror	r30
    1190:	9f 5f       	subi	r25, 0xFF	; 255
    1192:	c1 f7       	brne	.-16     	; 0x1184 <__mulsf3_pse+0x8c>
    1194:	fe 2b       	or	r31, r30
    1196:	88 0f       	add	r24, r24
    1198:	91 1d       	adc	r25, r1
    119a:	96 95       	lsr	r25
    119c:	87 95       	ror	r24
    119e:	97 f9       	bld	r25, 7
    11a0:	08 95       	ret

000011a2 <square>:
    11a2:	9b 01       	movw	r18, r22
    11a4:	ac 01       	movw	r20, r24
    11a6:	9a cf       	rjmp	.-204    	; 0x10dc <__mulsf3>

000011a8 <__divmodhi4>:
    11a8:	97 fb       	bst	r25, 7
    11aa:	07 2e       	mov	r0, r23
    11ac:	16 f4       	brtc	.+4      	; 0x11b2 <__divmodhi4+0xa>
    11ae:	00 94       	com	r0
    11b0:	06 d0       	rcall	.+12     	; 0x11be <__divmodhi4_neg1>
    11b2:	77 fd       	sbrc	r23, 7
    11b4:	08 d0       	rcall	.+16     	; 0x11c6 <__divmodhi4_neg2>
    11b6:	13 d0       	rcall	.+38     	; 0x11de <__udivmodhi4>
    11b8:	07 fc       	sbrc	r0, 7
    11ba:	05 d0       	rcall	.+10     	; 0x11c6 <__divmodhi4_neg2>
    11bc:	3e f4       	brtc	.+14     	; 0x11cc <__divmodhi4_exit>

000011be <__divmodhi4_neg1>:
    11be:	90 95       	com	r25
    11c0:	81 95       	neg	r24
    11c2:	9f 4f       	sbci	r25, 0xFF	; 255
    11c4:	08 95       	ret

000011c6 <__divmodhi4_neg2>:
    11c6:	70 95       	com	r23
    11c8:	61 95       	neg	r22
    11ca:	7f 4f       	sbci	r23, 0xFF	; 255

000011cc <__divmodhi4_exit>:
    11cc:	08 95       	ret

000011ce <__tablejump2__>:
    11ce:	ee 0f       	add	r30, r30
    11d0:	ff 1f       	adc	r31, r31
    11d2:	88 1f       	adc	r24, r24
    11d4:	8b bf       	out	0x3b, r24	; 59
    11d6:	07 90       	elpm	r0, Z+
    11d8:	f6 91       	elpm	r31, Z
    11da:	e0 2d       	mov	r30, r0
    11dc:	19 94       	eijmp

000011de <__udivmodhi4>:
    11de:	aa 1b       	sub	r26, r26
    11e0:	bb 1b       	sub	r27, r27
    11e2:	51 e1       	ldi	r21, 0x11	; 17
    11e4:	07 c0       	rjmp	.+14     	; 0x11f4 <__udivmodhi4_ep>

000011e6 <__udivmodhi4_loop>:
    11e6:	aa 1f       	adc	r26, r26
    11e8:	bb 1f       	adc	r27, r27
    11ea:	a6 17       	cp	r26, r22
    11ec:	b7 07       	cpc	r27, r23
    11ee:	10 f0       	brcs	.+4      	; 0x11f4 <__udivmodhi4_ep>
    11f0:	a6 1b       	sub	r26, r22
    11f2:	b7 0b       	sbc	r27, r23

000011f4 <__udivmodhi4_ep>:
    11f4:	88 1f       	adc	r24, r24
    11f6:	99 1f       	adc	r25, r25
    11f8:	5a 95       	dec	r21
    11fa:	a9 f7       	brne	.-22     	; 0x11e6 <__udivmodhi4_loop>
    11fc:	80 95       	com	r24
    11fe:	90 95       	com	r25
    1200:	bc 01       	movw	r22, r24
    1202:	cd 01       	movw	r24, r26
    1204:	08 95       	ret

00001206 <fdevopen>:
    1206:	0f 93       	push	r16
    1208:	1f 93       	push	r17
    120a:	cf 93       	push	r28
    120c:	df 93       	push	r29
    120e:	00 97       	sbiw	r24, 0x00	; 0
    1210:	31 f4       	brne	.+12     	; 0x121e <fdevopen+0x18>
    1212:	61 15       	cp	r22, r1
    1214:	71 05       	cpc	r23, r1
    1216:	19 f4       	brne	.+6      	; 0x121e <fdevopen+0x18>
    1218:	80 e0       	ldi	r24, 0x00	; 0
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	39 c0       	rjmp	.+114    	; 0x1290 <fdevopen+0x8a>
    121e:	8b 01       	movw	r16, r22
    1220:	ec 01       	movw	r28, r24
    1222:	6e e0       	ldi	r22, 0x0E	; 14
    1224:	70 e0       	ldi	r23, 0x00	; 0
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	47 d2       	rcall	.+1166   	; 0x16ba <calloc>
    122c:	fc 01       	movw	r30, r24
    122e:	89 2b       	or	r24, r25
    1230:	99 f3       	breq	.-26     	; 0x1218 <fdevopen+0x12>
    1232:	80 e8       	ldi	r24, 0x80	; 128
    1234:	83 83       	std	Z+3, r24	; 0x03
    1236:	01 15       	cp	r16, r1
    1238:	11 05       	cpc	r17, r1
    123a:	71 f0       	breq	.+28     	; 0x1258 <fdevopen+0x52>
    123c:	13 87       	std	Z+11, r17	; 0x0b
    123e:	02 87       	std	Z+10, r16	; 0x0a
    1240:	81 e8       	ldi	r24, 0x81	; 129
    1242:	83 83       	std	Z+3, r24	; 0x03
    1244:	80 91 e6 03 	lds	r24, 0x03E6	; 0x8003e6 <__iob>
    1248:	90 91 e7 03 	lds	r25, 0x03E7	; 0x8003e7 <__iob+0x1>
    124c:	89 2b       	or	r24, r25
    124e:	21 f4       	brne	.+8      	; 0x1258 <fdevopen+0x52>
    1250:	f0 93 e7 03 	sts	0x03E7, r31	; 0x8003e7 <__iob+0x1>
    1254:	e0 93 e6 03 	sts	0x03E6, r30	; 0x8003e6 <__iob>
    1258:	20 97       	sbiw	r28, 0x00	; 0
    125a:	c9 f0       	breq	.+50     	; 0x128e <fdevopen+0x88>
    125c:	d1 87       	std	Z+9, r29	; 0x09
    125e:	c0 87       	std	Z+8, r28	; 0x08
    1260:	83 81       	ldd	r24, Z+3	; 0x03
    1262:	82 60       	ori	r24, 0x02	; 2
    1264:	83 83       	std	Z+3, r24	; 0x03
    1266:	80 91 e8 03 	lds	r24, 0x03E8	; 0x8003e8 <__iob+0x2>
    126a:	90 91 e9 03 	lds	r25, 0x03E9	; 0x8003e9 <__iob+0x3>
    126e:	89 2b       	or	r24, r25
    1270:	71 f4       	brne	.+28     	; 0x128e <fdevopen+0x88>
    1272:	f0 93 e9 03 	sts	0x03E9, r31	; 0x8003e9 <__iob+0x3>
    1276:	e0 93 e8 03 	sts	0x03E8, r30	; 0x8003e8 <__iob+0x2>
    127a:	80 91 ea 03 	lds	r24, 0x03EA	; 0x8003ea <__iob+0x4>
    127e:	90 91 eb 03 	lds	r25, 0x03EB	; 0x8003eb <__iob+0x5>
    1282:	89 2b       	or	r24, r25
    1284:	21 f4       	brne	.+8      	; 0x128e <fdevopen+0x88>
    1286:	f0 93 eb 03 	sts	0x03EB, r31	; 0x8003eb <__iob+0x5>
    128a:	e0 93 ea 03 	sts	0x03EA, r30	; 0x8003ea <__iob+0x4>
    128e:	cf 01       	movw	r24, r30
    1290:	df 91       	pop	r29
    1292:	cf 91       	pop	r28
    1294:	1f 91       	pop	r17
    1296:	0f 91       	pop	r16
    1298:	08 95       	ret

0000129a <printf>:
    129a:	cf 93       	push	r28
    129c:	df 93       	push	r29
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
    12a2:	ae 01       	movw	r20, r28
    12a4:	4a 5f       	subi	r20, 0xFA	; 250
    12a6:	5f 4f       	sbci	r21, 0xFF	; 255
    12a8:	fa 01       	movw	r30, r20
    12aa:	61 91       	ld	r22, Z+
    12ac:	71 91       	ld	r23, Z+
    12ae:	af 01       	movw	r20, r30
    12b0:	80 91 e8 03 	lds	r24, 0x03E8	; 0x8003e8 <__iob+0x2>
    12b4:	90 91 e9 03 	lds	r25, 0x03E9	; 0x8003e9 <__iob+0x3>
    12b8:	03 d0       	rcall	.+6      	; 0x12c0 <vfprintf>
    12ba:	df 91       	pop	r29
    12bc:	cf 91       	pop	r28
    12be:	08 95       	ret

000012c0 <vfprintf>:
    12c0:	2f 92       	push	r2
    12c2:	3f 92       	push	r3
    12c4:	4f 92       	push	r4
    12c6:	5f 92       	push	r5
    12c8:	6f 92       	push	r6
    12ca:	7f 92       	push	r7
    12cc:	8f 92       	push	r8
    12ce:	9f 92       	push	r9
    12d0:	af 92       	push	r10
    12d2:	bf 92       	push	r11
    12d4:	cf 92       	push	r12
    12d6:	df 92       	push	r13
    12d8:	ef 92       	push	r14
    12da:	ff 92       	push	r15
    12dc:	0f 93       	push	r16
    12de:	1f 93       	push	r17
    12e0:	cf 93       	push	r28
    12e2:	df 93       	push	r29
    12e4:	cd b7       	in	r28, 0x3d	; 61
    12e6:	de b7       	in	r29, 0x3e	; 62
    12e8:	2b 97       	sbiw	r28, 0x0b	; 11
    12ea:	0f b6       	in	r0, 0x3f	; 63
    12ec:	f8 94       	cli
    12ee:	de bf       	out	0x3e, r29	; 62
    12f0:	0f be       	out	0x3f, r0	; 63
    12f2:	cd bf       	out	0x3d, r28	; 61
    12f4:	6c 01       	movw	r12, r24
    12f6:	7b 01       	movw	r14, r22
    12f8:	8a 01       	movw	r16, r20
    12fa:	fc 01       	movw	r30, r24
    12fc:	17 82       	std	Z+7, r1	; 0x07
    12fe:	16 82       	std	Z+6, r1	; 0x06
    1300:	83 81       	ldd	r24, Z+3	; 0x03
    1302:	81 ff       	sbrs	r24, 1
    1304:	bf c1       	rjmp	.+894    	; 0x1684 <vfprintf+0x3c4>
    1306:	ce 01       	movw	r24, r28
    1308:	01 96       	adiw	r24, 0x01	; 1
    130a:	3c 01       	movw	r6, r24
    130c:	f6 01       	movw	r30, r12
    130e:	93 81       	ldd	r25, Z+3	; 0x03
    1310:	f7 01       	movw	r30, r14
    1312:	93 fd       	sbrc	r25, 3
    1314:	85 91       	lpm	r24, Z+
    1316:	93 ff       	sbrs	r25, 3
    1318:	81 91       	ld	r24, Z+
    131a:	7f 01       	movw	r14, r30
    131c:	88 23       	and	r24, r24
    131e:	09 f4       	brne	.+2      	; 0x1322 <vfprintf+0x62>
    1320:	ad c1       	rjmp	.+858    	; 0x167c <vfprintf+0x3bc>
    1322:	85 32       	cpi	r24, 0x25	; 37
    1324:	39 f4       	brne	.+14     	; 0x1334 <vfprintf+0x74>
    1326:	93 fd       	sbrc	r25, 3
    1328:	85 91       	lpm	r24, Z+
    132a:	93 ff       	sbrs	r25, 3
    132c:	81 91       	ld	r24, Z+
    132e:	7f 01       	movw	r14, r30
    1330:	85 32       	cpi	r24, 0x25	; 37
    1332:	21 f4       	brne	.+8      	; 0x133c <vfprintf+0x7c>
    1334:	b6 01       	movw	r22, r12
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	18 d3       	rcall	.+1584   	; 0x196a <fputc>
    133a:	e8 cf       	rjmp	.-48     	; 0x130c <vfprintf+0x4c>
    133c:	91 2c       	mov	r9, r1
    133e:	21 2c       	mov	r2, r1
    1340:	31 2c       	mov	r3, r1
    1342:	ff e1       	ldi	r31, 0x1F	; 31
    1344:	f3 15       	cp	r31, r3
    1346:	d8 f0       	brcs	.+54     	; 0x137e <vfprintf+0xbe>
    1348:	8b 32       	cpi	r24, 0x2B	; 43
    134a:	79 f0       	breq	.+30     	; 0x136a <vfprintf+0xaa>
    134c:	38 f4       	brcc	.+14     	; 0x135c <vfprintf+0x9c>
    134e:	80 32       	cpi	r24, 0x20	; 32
    1350:	79 f0       	breq	.+30     	; 0x1370 <vfprintf+0xb0>
    1352:	83 32       	cpi	r24, 0x23	; 35
    1354:	a1 f4       	brne	.+40     	; 0x137e <vfprintf+0xbe>
    1356:	23 2d       	mov	r18, r3
    1358:	20 61       	ori	r18, 0x10	; 16
    135a:	1d c0       	rjmp	.+58     	; 0x1396 <vfprintf+0xd6>
    135c:	8d 32       	cpi	r24, 0x2D	; 45
    135e:	61 f0       	breq	.+24     	; 0x1378 <vfprintf+0xb8>
    1360:	80 33       	cpi	r24, 0x30	; 48
    1362:	69 f4       	brne	.+26     	; 0x137e <vfprintf+0xbe>
    1364:	23 2d       	mov	r18, r3
    1366:	21 60       	ori	r18, 0x01	; 1
    1368:	16 c0       	rjmp	.+44     	; 0x1396 <vfprintf+0xd6>
    136a:	83 2d       	mov	r24, r3
    136c:	82 60       	ori	r24, 0x02	; 2
    136e:	38 2e       	mov	r3, r24
    1370:	e3 2d       	mov	r30, r3
    1372:	e4 60       	ori	r30, 0x04	; 4
    1374:	3e 2e       	mov	r3, r30
    1376:	2a c0       	rjmp	.+84     	; 0x13cc <vfprintf+0x10c>
    1378:	f3 2d       	mov	r31, r3
    137a:	f8 60       	ori	r31, 0x08	; 8
    137c:	1d c0       	rjmp	.+58     	; 0x13b8 <vfprintf+0xf8>
    137e:	37 fc       	sbrc	r3, 7
    1380:	2d c0       	rjmp	.+90     	; 0x13dc <vfprintf+0x11c>
    1382:	20 ed       	ldi	r18, 0xD0	; 208
    1384:	28 0f       	add	r18, r24
    1386:	2a 30       	cpi	r18, 0x0A	; 10
    1388:	40 f0       	brcs	.+16     	; 0x139a <vfprintf+0xda>
    138a:	8e 32       	cpi	r24, 0x2E	; 46
    138c:	b9 f4       	brne	.+46     	; 0x13bc <vfprintf+0xfc>
    138e:	36 fc       	sbrc	r3, 6
    1390:	75 c1       	rjmp	.+746    	; 0x167c <vfprintf+0x3bc>
    1392:	23 2d       	mov	r18, r3
    1394:	20 64       	ori	r18, 0x40	; 64
    1396:	32 2e       	mov	r3, r18
    1398:	19 c0       	rjmp	.+50     	; 0x13cc <vfprintf+0x10c>
    139a:	36 fe       	sbrs	r3, 6
    139c:	06 c0       	rjmp	.+12     	; 0x13aa <vfprintf+0xea>
    139e:	8a e0       	ldi	r24, 0x0A	; 10
    13a0:	98 9e       	mul	r9, r24
    13a2:	20 0d       	add	r18, r0
    13a4:	11 24       	eor	r1, r1
    13a6:	92 2e       	mov	r9, r18
    13a8:	11 c0       	rjmp	.+34     	; 0x13cc <vfprintf+0x10c>
    13aa:	ea e0       	ldi	r30, 0x0A	; 10
    13ac:	2e 9e       	mul	r2, r30
    13ae:	20 0d       	add	r18, r0
    13b0:	11 24       	eor	r1, r1
    13b2:	22 2e       	mov	r2, r18
    13b4:	f3 2d       	mov	r31, r3
    13b6:	f0 62       	ori	r31, 0x20	; 32
    13b8:	3f 2e       	mov	r3, r31
    13ba:	08 c0       	rjmp	.+16     	; 0x13cc <vfprintf+0x10c>
    13bc:	8c 36       	cpi	r24, 0x6C	; 108
    13be:	21 f4       	brne	.+8      	; 0x13c8 <vfprintf+0x108>
    13c0:	83 2d       	mov	r24, r3
    13c2:	80 68       	ori	r24, 0x80	; 128
    13c4:	38 2e       	mov	r3, r24
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <vfprintf+0x10c>
    13c8:	88 36       	cpi	r24, 0x68	; 104
    13ca:	41 f4       	brne	.+16     	; 0x13dc <vfprintf+0x11c>
    13cc:	f7 01       	movw	r30, r14
    13ce:	93 fd       	sbrc	r25, 3
    13d0:	85 91       	lpm	r24, Z+
    13d2:	93 ff       	sbrs	r25, 3
    13d4:	81 91       	ld	r24, Z+
    13d6:	7f 01       	movw	r14, r30
    13d8:	81 11       	cpse	r24, r1
    13da:	b3 cf       	rjmp	.-154    	; 0x1342 <vfprintf+0x82>
    13dc:	98 2f       	mov	r25, r24
    13de:	9f 7d       	andi	r25, 0xDF	; 223
    13e0:	95 54       	subi	r25, 0x45	; 69
    13e2:	93 30       	cpi	r25, 0x03	; 3
    13e4:	28 f4       	brcc	.+10     	; 0x13f0 <vfprintf+0x130>
    13e6:	0c 5f       	subi	r16, 0xFC	; 252
    13e8:	1f 4f       	sbci	r17, 0xFF	; 255
    13ea:	9f e3       	ldi	r25, 0x3F	; 63
    13ec:	99 83       	std	Y+1, r25	; 0x01
    13ee:	0d c0       	rjmp	.+26     	; 0x140a <vfprintf+0x14a>
    13f0:	83 36       	cpi	r24, 0x63	; 99
    13f2:	31 f0       	breq	.+12     	; 0x1400 <vfprintf+0x140>
    13f4:	83 37       	cpi	r24, 0x73	; 115
    13f6:	71 f0       	breq	.+28     	; 0x1414 <vfprintf+0x154>
    13f8:	83 35       	cpi	r24, 0x53	; 83
    13fa:	09 f0       	breq	.+2      	; 0x13fe <vfprintf+0x13e>
    13fc:	55 c0       	rjmp	.+170    	; 0x14a8 <vfprintf+0x1e8>
    13fe:	20 c0       	rjmp	.+64     	; 0x1440 <vfprintf+0x180>
    1400:	f8 01       	movw	r30, r16
    1402:	80 81       	ld	r24, Z
    1404:	89 83       	std	Y+1, r24	; 0x01
    1406:	0e 5f       	subi	r16, 0xFE	; 254
    1408:	1f 4f       	sbci	r17, 0xFF	; 255
    140a:	88 24       	eor	r8, r8
    140c:	83 94       	inc	r8
    140e:	91 2c       	mov	r9, r1
    1410:	53 01       	movw	r10, r6
    1412:	12 c0       	rjmp	.+36     	; 0x1438 <vfprintf+0x178>
    1414:	28 01       	movw	r4, r16
    1416:	f2 e0       	ldi	r31, 0x02	; 2
    1418:	4f 0e       	add	r4, r31
    141a:	51 1c       	adc	r5, r1
    141c:	f8 01       	movw	r30, r16
    141e:	a0 80       	ld	r10, Z
    1420:	b1 80       	ldd	r11, Z+1	; 0x01
    1422:	36 fe       	sbrs	r3, 6
    1424:	03 c0       	rjmp	.+6      	; 0x142c <vfprintf+0x16c>
    1426:	69 2d       	mov	r22, r9
    1428:	70 e0       	ldi	r23, 0x00	; 0
    142a:	02 c0       	rjmp	.+4      	; 0x1430 <vfprintf+0x170>
    142c:	6f ef       	ldi	r22, 0xFF	; 255
    142e:	7f ef       	ldi	r23, 0xFF	; 255
    1430:	c5 01       	movw	r24, r10
    1432:	90 d2       	rcall	.+1312   	; 0x1954 <strnlen>
    1434:	4c 01       	movw	r8, r24
    1436:	82 01       	movw	r16, r4
    1438:	f3 2d       	mov	r31, r3
    143a:	ff 77       	andi	r31, 0x7F	; 127
    143c:	3f 2e       	mov	r3, r31
    143e:	15 c0       	rjmp	.+42     	; 0x146a <vfprintf+0x1aa>
    1440:	28 01       	movw	r4, r16
    1442:	22 e0       	ldi	r18, 0x02	; 2
    1444:	42 0e       	add	r4, r18
    1446:	51 1c       	adc	r5, r1
    1448:	f8 01       	movw	r30, r16
    144a:	a0 80       	ld	r10, Z
    144c:	b1 80       	ldd	r11, Z+1	; 0x01
    144e:	36 fe       	sbrs	r3, 6
    1450:	03 c0       	rjmp	.+6      	; 0x1458 <vfprintf+0x198>
    1452:	69 2d       	mov	r22, r9
    1454:	70 e0       	ldi	r23, 0x00	; 0
    1456:	02 c0       	rjmp	.+4      	; 0x145c <vfprintf+0x19c>
    1458:	6f ef       	ldi	r22, 0xFF	; 255
    145a:	7f ef       	ldi	r23, 0xFF	; 255
    145c:	c5 01       	movw	r24, r10
    145e:	68 d2       	rcall	.+1232   	; 0x1930 <strnlen_P>
    1460:	4c 01       	movw	r8, r24
    1462:	f3 2d       	mov	r31, r3
    1464:	f0 68       	ori	r31, 0x80	; 128
    1466:	3f 2e       	mov	r3, r31
    1468:	82 01       	movw	r16, r4
    146a:	33 fc       	sbrc	r3, 3
    146c:	19 c0       	rjmp	.+50     	; 0x14a0 <vfprintf+0x1e0>
    146e:	82 2d       	mov	r24, r2
    1470:	90 e0       	ldi	r25, 0x00	; 0
    1472:	88 16       	cp	r8, r24
    1474:	99 06       	cpc	r9, r25
    1476:	a0 f4       	brcc	.+40     	; 0x14a0 <vfprintf+0x1e0>
    1478:	b6 01       	movw	r22, r12
    147a:	80 e2       	ldi	r24, 0x20	; 32
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	75 d2       	rcall	.+1258   	; 0x196a <fputc>
    1480:	2a 94       	dec	r2
    1482:	f5 cf       	rjmp	.-22     	; 0x146e <vfprintf+0x1ae>
    1484:	f5 01       	movw	r30, r10
    1486:	37 fc       	sbrc	r3, 7
    1488:	85 91       	lpm	r24, Z+
    148a:	37 fe       	sbrs	r3, 7
    148c:	81 91       	ld	r24, Z+
    148e:	5f 01       	movw	r10, r30
    1490:	b6 01       	movw	r22, r12
    1492:	90 e0       	ldi	r25, 0x00	; 0
    1494:	6a d2       	rcall	.+1236   	; 0x196a <fputc>
    1496:	21 10       	cpse	r2, r1
    1498:	2a 94       	dec	r2
    149a:	21 e0       	ldi	r18, 0x01	; 1
    149c:	82 1a       	sub	r8, r18
    149e:	91 08       	sbc	r9, r1
    14a0:	81 14       	cp	r8, r1
    14a2:	91 04       	cpc	r9, r1
    14a4:	79 f7       	brne	.-34     	; 0x1484 <vfprintf+0x1c4>
    14a6:	e1 c0       	rjmp	.+450    	; 0x166a <vfprintf+0x3aa>
    14a8:	84 36       	cpi	r24, 0x64	; 100
    14aa:	11 f0       	breq	.+4      	; 0x14b0 <vfprintf+0x1f0>
    14ac:	89 36       	cpi	r24, 0x69	; 105
    14ae:	39 f5       	brne	.+78     	; 0x14fe <vfprintf+0x23e>
    14b0:	f8 01       	movw	r30, r16
    14b2:	37 fe       	sbrs	r3, 7
    14b4:	07 c0       	rjmp	.+14     	; 0x14c4 <vfprintf+0x204>
    14b6:	60 81       	ld	r22, Z
    14b8:	71 81       	ldd	r23, Z+1	; 0x01
    14ba:	82 81       	ldd	r24, Z+2	; 0x02
    14bc:	93 81       	ldd	r25, Z+3	; 0x03
    14be:	0c 5f       	subi	r16, 0xFC	; 252
    14c0:	1f 4f       	sbci	r17, 0xFF	; 255
    14c2:	08 c0       	rjmp	.+16     	; 0x14d4 <vfprintf+0x214>
    14c4:	60 81       	ld	r22, Z
    14c6:	71 81       	ldd	r23, Z+1	; 0x01
    14c8:	07 2e       	mov	r0, r23
    14ca:	00 0c       	add	r0, r0
    14cc:	88 0b       	sbc	r24, r24
    14ce:	99 0b       	sbc	r25, r25
    14d0:	0e 5f       	subi	r16, 0xFE	; 254
    14d2:	1f 4f       	sbci	r17, 0xFF	; 255
    14d4:	f3 2d       	mov	r31, r3
    14d6:	ff 76       	andi	r31, 0x6F	; 111
    14d8:	3f 2e       	mov	r3, r31
    14da:	97 ff       	sbrs	r25, 7
    14dc:	09 c0       	rjmp	.+18     	; 0x14f0 <vfprintf+0x230>
    14de:	90 95       	com	r25
    14e0:	80 95       	com	r24
    14e2:	70 95       	com	r23
    14e4:	61 95       	neg	r22
    14e6:	7f 4f       	sbci	r23, 0xFF	; 255
    14e8:	8f 4f       	sbci	r24, 0xFF	; 255
    14ea:	9f 4f       	sbci	r25, 0xFF	; 255
    14ec:	f0 68       	ori	r31, 0x80	; 128
    14ee:	3f 2e       	mov	r3, r31
    14f0:	2a e0       	ldi	r18, 0x0A	; 10
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	a3 01       	movw	r20, r6
    14f6:	75 d2       	rcall	.+1258   	; 0x19e2 <__ultoa_invert>
    14f8:	88 2e       	mov	r8, r24
    14fa:	86 18       	sub	r8, r6
    14fc:	44 c0       	rjmp	.+136    	; 0x1586 <vfprintf+0x2c6>
    14fe:	85 37       	cpi	r24, 0x75	; 117
    1500:	31 f4       	brne	.+12     	; 0x150e <vfprintf+0x24e>
    1502:	23 2d       	mov	r18, r3
    1504:	2f 7e       	andi	r18, 0xEF	; 239
    1506:	b2 2e       	mov	r11, r18
    1508:	2a e0       	ldi	r18, 0x0A	; 10
    150a:	30 e0       	ldi	r19, 0x00	; 0
    150c:	25 c0       	rjmp	.+74     	; 0x1558 <vfprintf+0x298>
    150e:	93 2d       	mov	r25, r3
    1510:	99 7f       	andi	r25, 0xF9	; 249
    1512:	b9 2e       	mov	r11, r25
    1514:	8f 36       	cpi	r24, 0x6F	; 111
    1516:	c1 f0       	breq	.+48     	; 0x1548 <vfprintf+0x288>
    1518:	18 f4       	brcc	.+6      	; 0x1520 <vfprintf+0x260>
    151a:	88 35       	cpi	r24, 0x58	; 88
    151c:	79 f0       	breq	.+30     	; 0x153c <vfprintf+0x27c>
    151e:	ae c0       	rjmp	.+348    	; 0x167c <vfprintf+0x3bc>
    1520:	80 37       	cpi	r24, 0x70	; 112
    1522:	19 f0       	breq	.+6      	; 0x152a <vfprintf+0x26a>
    1524:	88 37       	cpi	r24, 0x78	; 120
    1526:	21 f0       	breq	.+8      	; 0x1530 <vfprintf+0x270>
    1528:	a9 c0       	rjmp	.+338    	; 0x167c <vfprintf+0x3bc>
    152a:	e9 2f       	mov	r30, r25
    152c:	e0 61       	ori	r30, 0x10	; 16
    152e:	be 2e       	mov	r11, r30
    1530:	b4 fe       	sbrs	r11, 4
    1532:	0d c0       	rjmp	.+26     	; 0x154e <vfprintf+0x28e>
    1534:	fb 2d       	mov	r31, r11
    1536:	f4 60       	ori	r31, 0x04	; 4
    1538:	bf 2e       	mov	r11, r31
    153a:	09 c0       	rjmp	.+18     	; 0x154e <vfprintf+0x28e>
    153c:	34 fe       	sbrs	r3, 4
    153e:	0a c0       	rjmp	.+20     	; 0x1554 <vfprintf+0x294>
    1540:	29 2f       	mov	r18, r25
    1542:	26 60       	ori	r18, 0x06	; 6
    1544:	b2 2e       	mov	r11, r18
    1546:	06 c0       	rjmp	.+12     	; 0x1554 <vfprintf+0x294>
    1548:	28 e0       	ldi	r18, 0x08	; 8
    154a:	30 e0       	ldi	r19, 0x00	; 0
    154c:	05 c0       	rjmp	.+10     	; 0x1558 <vfprintf+0x298>
    154e:	20 e1       	ldi	r18, 0x10	; 16
    1550:	30 e0       	ldi	r19, 0x00	; 0
    1552:	02 c0       	rjmp	.+4      	; 0x1558 <vfprintf+0x298>
    1554:	20 e1       	ldi	r18, 0x10	; 16
    1556:	32 e0       	ldi	r19, 0x02	; 2
    1558:	f8 01       	movw	r30, r16
    155a:	b7 fe       	sbrs	r11, 7
    155c:	07 c0       	rjmp	.+14     	; 0x156c <vfprintf+0x2ac>
    155e:	60 81       	ld	r22, Z
    1560:	71 81       	ldd	r23, Z+1	; 0x01
    1562:	82 81       	ldd	r24, Z+2	; 0x02
    1564:	93 81       	ldd	r25, Z+3	; 0x03
    1566:	0c 5f       	subi	r16, 0xFC	; 252
    1568:	1f 4f       	sbci	r17, 0xFF	; 255
    156a:	06 c0       	rjmp	.+12     	; 0x1578 <vfprintf+0x2b8>
    156c:	60 81       	ld	r22, Z
    156e:	71 81       	ldd	r23, Z+1	; 0x01
    1570:	80 e0       	ldi	r24, 0x00	; 0
    1572:	90 e0       	ldi	r25, 0x00	; 0
    1574:	0e 5f       	subi	r16, 0xFE	; 254
    1576:	1f 4f       	sbci	r17, 0xFF	; 255
    1578:	a3 01       	movw	r20, r6
    157a:	33 d2       	rcall	.+1126   	; 0x19e2 <__ultoa_invert>
    157c:	88 2e       	mov	r8, r24
    157e:	86 18       	sub	r8, r6
    1580:	fb 2d       	mov	r31, r11
    1582:	ff 77       	andi	r31, 0x7F	; 127
    1584:	3f 2e       	mov	r3, r31
    1586:	36 fe       	sbrs	r3, 6
    1588:	0d c0       	rjmp	.+26     	; 0x15a4 <vfprintf+0x2e4>
    158a:	23 2d       	mov	r18, r3
    158c:	2e 7f       	andi	r18, 0xFE	; 254
    158e:	a2 2e       	mov	r10, r18
    1590:	89 14       	cp	r8, r9
    1592:	58 f4       	brcc	.+22     	; 0x15aa <vfprintf+0x2ea>
    1594:	34 fe       	sbrs	r3, 4
    1596:	0b c0       	rjmp	.+22     	; 0x15ae <vfprintf+0x2ee>
    1598:	32 fc       	sbrc	r3, 2
    159a:	09 c0       	rjmp	.+18     	; 0x15ae <vfprintf+0x2ee>
    159c:	83 2d       	mov	r24, r3
    159e:	8e 7e       	andi	r24, 0xEE	; 238
    15a0:	a8 2e       	mov	r10, r24
    15a2:	05 c0       	rjmp	.+10     	; 0x15ae <vfprintf+0x2ee>
    15a4:	b8 2c       	mov	r11, r8
    15a6:	a3 2c       	mov	r10, r3
    15a8:	03 c0       	rjmp	.+6      	; 0x15b0 <vfprintf+0x2f0>
    15aa:	b8 2c       	mov	r11, r8
    15ac:	01 c0       	rjmp	.+2      	; 0x15b0 <vfprintf+0x2f0>
    15ae:	b9 2c       	mov	r11, r9
    15b0:	a4 fe       	sbrs	r10, 4
    15b2:	0f c0       	rjmp	.+30     	; 0x15d2 <vfprintf+0x312>
    15b4:	fe 01       	movw	r30, r28
    15b6:	e8 0d       	add	r30, r8
    15b8:	f1 1d       	adc	r31, r1
    15ba:	80 81       	ld	r24, Z
    15bc:	80 33       	cpi	r24, 0x30	; 48
    15be:	21 f4       	brne	.+8      	; 0x15c8 <vfprintf+0x308>
    15c0:	9a 2d       	mov	r25, r10
    15c2:	99 7e       	andi	r25, 0xE9	; 233
    15c4:	a9 2e       	mov	r10, r25
    15c6:	09 c0       	rjmp	.+18     	; 0x15da <vfprintf+0x31a>
    15c8:	a2 fe       	sbrs	r10, 2
    15ca:	06 c0       	rjmp	.+12     	; 0x15d8 <vfprintf+0x318>
    15cc:	b3 94       	inc	r11
    15ce:	b3 94       	inc	r11
    15d0:	04 c0       	rjmp	.+8      	; 0x15da <vfprintf+0x31a>
    15d2:	8a 2d       	mov	r24, r10
    15d4:	86 78       	andi	r24, 0x86	; 134
    15d6:	09 f0       	breq	.+2      	; 0x15da <vfprintf+0x31a>
    15d8:	b3 94       	inc	r11
    15da:	a3 fc       	sbrc	r10, 3
    15dc:	10 c0       	rjmp	.+32     	; 0x15fe <vfprintf+0x33e>
    15de:	a0 fe       	sbrs	r10, 0
    15e0:	06 c0       	rjmp	.+12     	; 0x15ee <vfprintf+0x32e>
    15e2:	b2 14       	cp	r11, r2
    15e4:	80 f4       	brcc	.+32     	; 0x1606 <vfprintf+0x346>
    15e6:	28 0c       	add	r2, r8
    15e8:	92 2c       	mov	r9, r2
    15ea:	9b 18       	sub	r9, r11
    15ec:	0d c0       	rjmp	.+26     	; 0x1608 <vfprintf+0x348>
    15ee:	b2 14       	cp	r11, r2
    15f0:	58 f4       	brcc	.+22     	; 0x1608 <vfprintf+0x348>
    15f2:	b6 01       	movw	r22, r12
    15f4:	80 e2       	ldi	r24, 0x20	; 32
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	b8 d1       	rcall	.+880    	; 0x196a <fputc>
    15fa:	b3 94       	inc	r11
    15fc:	f8 cf       	rjmp	.-16     	; 0x15ee <vfprintf+0x32e>
    15fe:	b2 14       	cp	r11, r2
    1600:	18 f4       	brcc	.+6      	; 0x1608 <vfprintf+0x348>
    1602:	2b 18       	sub	r2, r11
    1604:	02 c0       	rjmp	.+4      	; 0x160a <vfprintf+0x34a>
    1606:	98 2c       	mov	r9, r8
    1608:	21 2c       	mov	r2, r1
    160a:	a4 fe       	sbrs	r10, 4
    160c:	0f c0       	rjmp	.+30     	; 0x162c <vfprintf+0x36c>
    160e:	b6 01       	movw	r22, r12
    1610:	80 e3       	ldi	r24, 0x30	; 48
    1612:	90 e0       	ldi	r25, 0x00	; 0
    1614:	aa d1       	rcall	.+852    	; 0x196a <fputc>
    1616:	a2 fe       	sbrs	r10, 2
    1618:	16 c0       	rjmp	.+44     	; 0x1646 <vfprintf+0x386>
    161a:	a1 fc       	sbrc	r10, 1
    161c:	03 c0       	rjmp	.+6      	; 0x1624 <vfprintf+0x364>
    161e:	88 e7       	ldi	r24, 0x78	; 120
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	02 c0       	rjmp	.+4      	; 0x1628 <vfprintf+0x368>
    1624:	88 e5       	ldi	r24, 0x58	; 88
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	b6 01       	movw	r22, r12
    162a:	0c c0       	rjmp	.+24     	; 0x1644 <vfprintf+0x384>
    162c:	8a 2d       	mov	r24, r10
    162e:	86 78       	andi	r24, 0x86	; 134
    1630:	51 f0       	breq	.+20     	; 0x1646 <vfprintf+0x386>
    1632:	a1 fe       	sbrs	r10, 1
    1634:	02 c0       	rjmp	.+4      	; 0x163a <vfprintf+0x37a>
    1636:	8b e2       	ldi	r24, 0x2B	; 43
    1638:	01 c0       	rjmp	.+2      	; 0x163c <vfprintf+0x37c>
    163a:	80 e2       	ldi	r24, 0x20	; 32
    163c:	a7 fc       	sbrc	r10, 7
    163e:	8d e2       	ldi	r24, 0x2D	; 45
    1640:	b6 01       	movw	r22, r12
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	92 d1       	rcall	.+804    	; 0x196a <fputc>
    1646:	89 14       	cp	r8, r9
    1648:	30 f4       	brcc	.+12     	; 0x1656 <vfprintf+0x396>
    164a:	b6 01       	movw	r22, r12
    164c:	80 e3       	ldi	r24, 0x30	; 48
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	8c d1       	rcall	.+792    	; 0x196a <fputc>
    1652:	9a 94       	dec	r9
    1654:	f8 cf       	rjmp	.-16     	; 0x1646 <vfprintf+0x386>
    1656:	8a 94       	dec	r8
    1658:	f3 01       	movw	r30, r6
    165a:	e8 0d       	add	r30, r8
    165c:	f1 1d       	adc	r31, r1
    165e:	80 81       	ld	r24, Z
    1660:	b6 01       	movw	r22, r12
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	82 d1       	rcall	.+772    	; 0x196a <fputc>
    1666:	81 10       	cpse	r8, r1
    1668:	f6 cf       	rjmp	.-20     	; 0x1656 <vfprintf+0x396>
    166a:	22 20       	and	r2, r2
    166c:	09 f4       	brne	.+2      	; 0x1670 <vfprintf+0x3b0>
    166e:	4e ce       	rjmp	.-868    	; 0x130c <vfprintf+0x4c>
    1670:	b6 01       	movw	r22, r12
    1672:	80 e2       	ldi	r24, 0x20	; 32
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	79 d1       	rcall	.+754    	; 0x196a <fputc>
    1678:	2a 94       	dec	r2
    167a:	f7 cf       	rjmp	.-18     	; 0x166a <vfprintf+0x3aa>
    167c:	f6 01       	movw	r30, r12
    167e:	86 81       	ldd	r24, Z+6	; 0x06
    1680:	97 81       	ldd	r25, Z+7	; 0x07
    1682:	02 c0       	rjmp	.+4      	; 0x1688 <vfprintf+0x3c8>
    1684:	8f ef       	ldi	r24, 0xFF	; 255
    1686:	9f ef       	ldi	r25, 0xFF	; 255
    1688:	2b 96       	adiw	r28, 0x0b	; 11
    168a:	0f b6       	in	r0, 0x3f	; 63
    168c:	f8 94       	cli
    168e:	de bf       	out	0x3e, r29	; 62
    1690:	0f be       	out	0x3f, r0	; 63
    1692:	cd bf       	out	0x3d, r28	; 61
    1694:	df 91       	pop	r29
    1696:	cf 91       	pop	r28
    1698:	1f 91       	pop	r17
    169a:	0f 91       	pop	r16
    169c:	ff 90       	pop	r15
    169e:	ef 90       	pop	r14
    16a0:	df 90       	pop	r13
    16a2:	cf 90       	pop	r12
    16a4:	bf 90       	pop	r11
    16a6:	af 90       	pop	r10
    16a8:	9f 90       	pop	r9
    16aa:	8f 90       	pop	r8
    16ac:	7f 90       	pop	r7
    16ae:	6f 90       	pop	r6
    16b0:	5f 90       	pop	r5
    16b2:	4f 90       	pop	r4
    16b4:	3f 90       	pop	r3
    16b6:	2f 90       	pop	r2
    16b8:	08 95       	ret

000016ba <calloc>:
    16ba:	0f 93       	push	r16
    16bc:	1f 93       	push	r17
    16be:	cf 93       	push	r28
    16c0:	df 93       	push	r29
    16c2:	86 9f       	mul	r24, r22
    16c4:	80 01       	movw	r16, r0
    16c6:	87 9f       	mul	r24, r23
    16c8:	10 0d       	add	r17, r0
    16ca:	96 9f       	mul	r25, r22
    16cc:	10 0d       	add	r17, r0
    16ce:	11 24       	eor	r1, r1
    16d0:	c8 01       	movw	r24, r16
    16d2:	0d d0       	rcall	.+26     	; 0x16ee <malloc>
    16d4:	ec 01       	movw	r28, r24
    16d6:	00 97       	sbiw	r24, 0x00	; 0
    16d8:	21 f0       	breq	.+8      	; 0x16e2 <calloc+0x28>
    16da:	a8 01       	movw	r20, r16
    16dc:	60 e0       	ldi	r22, 0x00	; 0
    16de:	70 e0       	ldi	r23, 0x00	; 0
    16e0:	32 d1       	rcall	.+612    	; 0x1946 <memset>
    16e2:	ce 01       	movw	r24, r28
    16e4:	df 91       	pop	r29
    16e6:	cf 91       	pop	r28
    16e8:	1f 91       	pop	r17
    16ea:	0f 91       	pop	r16
    16ec:	08 95       	ret

000016ee <malloc>:
    16ee:	0f 93       	push	r16
    16f0:	1f 93       	push	r17
    16f2:	cf 93       	push	r28
    16f4:	df 93       	push	r29
    16f6:	82 30       	cpi	r24, 0x02	; 2
    16f8:	91 05       	cpc	r25, r1
    16fa:	10 f4       	brcc	.+4      	; 0x1700 <malloc+0x12>
    16fc:	82 e0       	ldi	r24, 0x02	; 2
    16fe:	90 e0       	ldi	r25, 0x00	; 0
    1700:	e0 91 ee 03 	lds	r30, 0x03EE	; 0x8003ee <__flp>
    1704:	f0 91 ef 03 	lds	r31, 0x03EF	; 0x8003ef <__flp+0x1>
    1708:	20 e0       	ldi	r18, 0x00	; 0
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	a0 e0       	ldi	r26, 0x00	; 0
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	30 97       	sbiw	r30, 0x00	; 0
    1712:	19 f1       	breq	.+70     	; 0x175a <malloc+0x6c>
    1714:	40 81       	ld	r20, Z
    1716:	51 81       	ldd	r21, Z+1	; 0x01
    1718:	02 81       	ldd	r16, Z+2	; 0x02
    171a:	13 81       	ldd	r17, Z+3	; 0x03
    171c:	48 17       	cp	r20, r24
    171e:	59 07       	cpc	r21, r25
    1720:	c8 f0       	brcs	.+50     	; 0x1754 <malloc+0x66>
    1722:	84 17       	cp	r24, r20
    1724:	95 07       	cpc	r25, r21
    1726:	69 f4       	brne	.+26     	; 0x1742 <malloc+0x54>
    1728:	10 97       	sbiw	r26, 0x00	; 0
    172a:	31 f0       	breq	.+12     	; 0x1738 <malloc+0x4a>
    172c:	12 96       	adiw	r26, 0x02	; 2
    172e:	0c 93       	st	X, r16
    1730:	12 97       	sbiw	r26, 0x02	; 2
    1732:	13 96       	adiw	r26, 0x03	; 3
    1734:	1c 93       	st	X, r17
    1736:	27 c0       	rjmp	.+78     	; 0x1786 <malloc+0x98>
    1738:	00 93 ee 03 	sts	0x03EE, r16	; 0x8003ee <__flp>
    173c:	10 93 ef 03 	sts	0x03EF, r17	; 0x8003ef <__flp+0x1>
    1740:	22 c0       	rjmp	.+68     	; 0x1786 <malloc+0x98>
    1742:	21 15       	cp	r18, r1
    1744:	31 05       	cpc	r19, r1
    1746:	19 f0       	breq	.+6      	; 0x174e <malloc+0x60>
    1748:	42 17       	cp	r20, r18
    174a:	53 07       	cpc	r21, r19
    174c:	18 f4       	brcc	.+6      	; 0x1754 <malloc+0x66>
    174e:	9a 01       	movw	r18, r20
    1750:	bd 01       	movw	r22, r26
    1752:	ef 01       	movw	r28, r30
    1754:	df 01       	movw	r26, r30
    1756:	f8 01       	movw	r30, r16
    1758:	db cf       	rjmp	.-74     	; 0x1710 <malloc+0x22>
    175a:	21 15       	cp	r18, r1
    175c:	31 05       	cpc	r19, r1
    175e:	f9 f0       	breq	.+62     	; 0x179e <malloc+0xb0>
    1760:	28 1b       	sub	r18, r24
    1762:	39 0b       	sbc	r19, r25
    1764:	24 30       	cpi	r18, 0x04	; 4
    1766:	31 05       	cpc	r19, r1
    1768:	80 f4       	brcc	.+32     	; 0x178a <malloc+0x9c>
    176a:	8a 81       	ldd	r24, Y+2	; 0x02
    176c:	9b 81       	ldd	r25, Y+3	; 0x03
    176e:	61 15       	cp	r22, r1
    1770:	71 05       	cpc	r23, r1
    1772:	21 f0       	breq	.+8      	; 0x177c <malloc+0x8e>
    1774:	fb 01       	movw	r30, r22
    1776:	93 83       	std	Z+3, r25	; 0x03
    1778:	82 83       	std	Z+2, r24	; 0x02
    177a:	04 c0       	rjmp	.+8      	; 0x1784 <malloc+0x96>
    177c:	90 93 ef 03 	sts	0x03EF, r25	; 0x8003ef <__flp+0x1>
    1780:	80 93 ee 03 	sts	0x03EE, r24	; 0x8003ee <__flp>
    1784:	fe 01       	movw	r30, r28
    1786:	32 96       	adiw	r30, 0x02	; 2
    1788:	44 c0       	rjmp	.+136    	; 0x1812 <malloc+0x124>
    178a:	fe 01       	movw	r30, r28
    178c:	e2 0f       	add	r30, r18
    178e:	f3 1f       	adc	r31, r19
    1790:	81 93       	st	Z+, r24
    1792:	91 93       	st	Z+, r25
    1794:	22 50       	subi	r18, 0x02	; 2
    1796:	31 09       	sbc	r19, r1
    1798:	39 83       	std	Y+1, r19	; 0x01
    179a:	28 83       	st	Y, r18
    179c:	3a c0       	rjmp	.+116    	; 0x1812 <malloc+0x124>
    179e:	20 91 ec 03 	lds	r18, 0x03EC	; 0x8003ec <__brkval>
    17a2:	30 91 ed 03 	lds	r19, 0x03ED	; 0x8003ed <__brkval+0x1>
    17a6:	23 2b       	or	r18, r19
    17a8:	41 f4       	brne	.+16     	; 0x17ba <malloc+0xcc>
    17aa:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    17ae:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    17b2:	30 93 ed 03 	sts	0x03ED, r19	; 0x8003ed <__brkval+0x1>
    17b6:	20 93 ec 03 	sts	0x03EC, r18	; 0x8003ec <__brkval>
    17ba:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    17be:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    17c2:	21 15       	cp	r18, r1
    17c4:	31 05       	cpc	r19, r1
    17c6:	41 f4       	brne	.+16     	; 0x17d8 <malloc+0xea>
    17c8:	2d b7       	in	r18, 0x3d	; 61
    17ca:	3e b7       	in	r19, 0x3e	; 62
    17cc:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    17d0:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    17d4:	24 1b       	sub	r18, r20
    17d6:	35 0b       	sbc	r19, r21
    17d8:	e0 91 ec 03 	lds	r30, 0x03EC	; 0x8003ec <__brkval>
    17dc:	f0 91 ed 03 	lds	r31, 0x03ED	; 0x8003ed <__brkval+0x1>
    17e0:	e2 17       	cp	r30, r18
    17e2:	f3 07       	cpc	r31, r19
    17e4:	a0 f4       	brcc	.+40     	; 0x180e <malloc+0x120>
    17e6:	2e 1b       	sub	r18, r30
    17e8:	3f 0b       	sbc	r19, r31
    17ea:	28 17       	cp	r18, r24
    17ec:	39 07       	cpc	r19, r25
    17ee:	78 f0       	brcs	.+30     	; 0x180e <malloc+0x120>
    17f0:	ac 01       	movw	r20, r24
    17f2:	4e 5f       	subi	r20, 0xFE	; 254
    17f4:	5f 4f       	sbci	r21, 0xFF	; 255
    17f6:	24 17       	cp	r18, r20
    17f8:	35 07       	cpc	r19, r21
    17fa:	48 f0       	brcs	.+18     	; 0x180e <malloc+0x120>
    17fc:	4e 0f       	add	r20, r30
    17fe:	5f 1f       	adc	r21, r31
    1800:	50 93 ed 03 	sts	0x03ED, r21	; 0x8003ed <__brkval+0x1>
    1804:	40 93 ec 03 	sts	0x03EC, r20	; 0x8003ec <__brkval>
    1808:	81 93       	st	Z+, r24
    180a:	91 93       	st	Z+, r25
    180c:	02 c0       	rjmp	.+4      	; 0x1812 <malloc+0x124>
    180e:	e0 e0       	ldi	r30, 0x00	; 0
    1810:	f0 e0       	ldi	r31, 0x00	; 0
    1812:	cf 01       	movw	r24, r30
    1814:	df 91       	pop	r29
    1816:	cf 91       	pop	r28
    1818:	1f 91       	pop	r17
    181a:	0f 91       	pop	r16
    181c:	08 95       	ret

0000181e <free>:
    181e:	cf 93       	push	r28
    1820:	df 93       	push	r29
    1822:	00 97       	sbiw	r24, 0x00	; 0
    1824:	09 f4       	brne	.+2      	; 0x1828 <free+0xa>
    1826:	81 c0       	rjmp	.+258    	; 0x192a <free+0x10c>
    1828:	fc 01       	movw	r30, r24
    182a:	32 97       	sbiw	r30, 0x02	; 2
    182c:	13 82       	std	Z+3, r1	; 0x03
    182e:	12 82       	std	Z+2, r1	; 0x02
    1830:	a0 91 ee 03 	lds	r26, 0x03EE	; 0x8003ee <__flp>
    1834:	b0 91 ef 03 	lds	r27, 0x03EF	; 0x8003ef <__flp+0x1>
    1838:	10 97       	sbiw	r26, 0x00	; 0
    183a:	81 f4       	brne	.+32     	; 0x185c <free+0x3e>
    183c:	20 81       	ld	r18, Z
    183e:	31 81       	ldd	r19, Z+1	; 0x01
    1840:	82 0f       	add	r24, r18
    1842:	93 1f       	adc	r25, r19
    1844:	20 91 ec 03 	lds	r18, 0x03EC	; 0x8003ec <__brkval>
    1848:	30 91 ed 03 	lds	r19, 0x03ED	; 0x8003ed <__brkval+0x1>
    184c:	28 17       	cp	r18, r24
    184e:	39 07       	cpc	r19, r25
    1850:	51 f5       	brne	.+84     	; 0x18a6 <free+0x88>
    1852:	f0 93 ed 03 	sts	0x03ED, r31	; 0x8003ed <__brkval+0x1>
    1856:	e0 93 ec 03 	sts	0x03EC, r30	; 0x8003ec <__brkval>
    185a:	67 c0       	rjmp	.+206    	; 0x192a <free+0x10c>
    185c:	ed 01       	movw	r28, r26
    185e:	20 e0       	ldi	r18, 0x00	; 0
    1860:	30 e0       	ldi	r19, 0x00	; 0
    1862:	ce 17       	cp	r28, r30
    1864:	df 07       	cpc	r29, r31
    1866:	40 f4       	brcc	.+16     	; 0x1878 <free+0x5a>
    1868:	4a 81       	ldd	r20, Y+2	; 0x02
    186a:	5b 81       	ldd	r21, Y+3	; 0x03
    186c:	9e 01       	movw	r18, r28
    186e:	41 15       	cp	r20, r1
    1870:	51 05       	cpc	r21, r1
    1872:	f1 f0       	breq	.+60     	; 0x18b0 <free+0x92>
    1874:	ea 01       	movw	r28, r20
    1876:	f5 cf       	rjmp	.-22     	; 0x1862 <free+0x44>
    1878:	d3 83       	std	Z+3, r29	; 0x03
    187a:	c2 83       	std	Z+2, r28	; 0x02
    187c:	40 81       	ld	r20, Z
    187e:	51 81       	ldd	r21, Z+1	; 0x01
    1880:	84 0f       	add	r24, r20
    1882:	95 1f       	adc	r25, r21
    1884:	c8 17       	cp	r28, r24
    1886:	d9 07       	cpc	r29, r25
    1888:	59 f4       	brne	.+22     	; 0x18a0 <free+0x82>
    188a:	88 81       	ld	r24, Y
    188c:	99 81       	ldd	r25, Y+1	; 0x01
    188e:	84 0f       	add	r24, r20
    1890:	95 1f       	adc	r25, r21
    1892:	02 96       	adiw	r24, 0x02	; 2
    1894:	91 83       	std	Z+1, r25	; 0x01
    1896:	80 83       	st	Z, r24
    1898:	8a 81       	ldd	r24, Y+2	; 0x02
    189a:	9b 81       	ldd	r25, Y+3	; 0x03
    189c:	93 83       	std	Z+3, r25	; 0x03
    189e:	82 83       	std	Z+2, r24	; 0x02
    18a0:	21 15       	cp	r18, r1
    18a2:	31 05       	cpc	r19, r1
    18a4:	29 f4       	brne	.+10     	; 0x18b0 <free+0x92>
    18a6:	f0 93 ef 03 	sts	0x03EF, r31	; 0x8003ef <__flp+0x1>
    18aa:	e0 93 ee 03 	sts	0x03EE, r30	; 0x8003ee <__flp>
    18ae:	3d c0       	rjmp	.+122    	; 0x192a <free+0x10c>
    18b0:	e9 01       	movw	r28, r18
    18b2:	fb 83       	std	Y+3, r31	; 0x03
    18b4:	ea 83       	std	Y+2, r30	; 0x02
    18b6:	49 91       	ld	r20, Y+
    18b8:	59 91       	ld	r21, Y+
    18ba:	c4 0f       	add	r28, r20
    18bc:	d5 1f       	adc	r29, r21
    18be:	ec 17       	cp	r30, r28
    18c0:	fd 07       	cpc	r31, r29
    18c2:	61 f4       	brne	.+24     	; 0x18dc <free+0xbe>
    18c4:	80 81       	ld	r24, Z
    18c6:	91 81       	ldd	r25, Z+1	; 0x01
    18c8:	84 0f       	add	r24, r20
    18ca:	95 1f       	adc	r25, r21
    18cc:	02 96       	adiw	r24, 0x02	; 2
    18ce:	e9 01       	movw	r28, r18
    18d0:	99 83       	std	Y+1, r25	; 0x01
    18d2:	88 83       	st	Y, r24
    18d4:	82 81       	ldd	r24, Z+2	; 0x02
    18d6:	93 81       	ldd	r25, Z+3	; 0x03
    18d8:	9b 83       	std	Y+3, r25	; 0x03
    18da:	8a 83       	std	Y+2, r24	; 0x02
    18dc:	e0 e0       	ldi	r30, 0x00	; 0
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	12 96       	adiw	r26, 0x02	; 2
    18e2:	8d 91       	ld	r24, X+
    18e4:	9c 91       	ld	r25, X
    18e6:	13 97       	sbiw	r26, 0x03	; 3
    18e8:	00 97       	sbiw	r24, 0x00	; 0
    18ea:	19 f0       	breq	.+6      	; 0x18f2 <free+0xd4>
    18ec:	fd 01       	movw	r30, r26
    18ee:	dc 01       	movw	r26, r24
    18f0:	f7 cf       	rjmp	.-18     	; 0x18e0 <free+0xc2>
    18f2:	8d 91       	ld	r24, X+
    18f4:	9c 91       	ld	r25, X
    18f6:	11 97       	sbiw	r26, 0x01	; 1
    18f8:	9d 01       	movw	r18, r26
    18fa:	2e 5f       	subi	r18, 0xFE	; 254
    18fc:	3f 4f       	sbci	r19, 0xFF	; 255
    18fe:	82 0f       	add	r24, r18
    1900:	93 1f       	adc	r25, r19
    1902:	20 91 ec 03 	lds	r18, 0x03EC	; 0x8003ec <__brkval>
    1906:	30 91 ed 03 	lds	r19, 0x03ED	; 0x8003ed <__brkval+0x1>
    190a:	28 17       	cp	r18, r24
    190c:	39 07       	cpc	r19, r25
    190e:	69 f4       	brne	.+26     	; 0x192a <free+0x10c>
    1910:	30 97       	sbiw	r30, 0x00	; 0
    1912:	29 f4       	brne	.+10     	; 0x191e <free+0x100>
    1914:	10 92 ef 03 	sts	0x03EF, r1	; 0x8003ef <__flp+0x1>
    1918:	10 92 ee 03 	sts	0x03EE, r1	; 0x8003ee <__flp>
    191c:	02 c0       	rjmp	.+4      	; 0x1922 <free+0x104>
    191e:	13 82       	std	Z+3, r1	; 0x03
    1920:	12 82       	std	Z+2, r1	; 0x02
    1922:	b0 93 ed 03 	sts	0x03ED, r27	; 0x8003ed <__brkval+0x1>
    1926:	a0 93 ec 03 	sts	0x03EC, r26	; 0x8003ec <__brkval>
    192a:	df 91       	pop	r29
    192c:	cf 91       	pop	r28
    192e:	08 95       	ret

00001930 <strnlen_P>:
    1930:	fc 01       	movw	r30, r24
    1932:	05 90       	lpm	r0, Z+
    1934:	61 50       	subi	r22, 0x01	; 1
    1936:	70 40       	sbci	r23, 0x00	; 0
    1938:	01 10       	cpse	r0, r1
    193a:	d8 f7       	brcc	.-10     	; 0x1932 <strnlen_P+0x2>
    193c:	80 95       	com	r24
    193e:	90 95       	com	r25
    1940:	8e 0f       	add	r24, r30
    1942:	9f 1f       	adc	r25, r31
    1944:	08 95       	ret

00001946 <memset>:
    1946:	dc 01       	movw	r26, r24
    1948:	01 c0       	rjmp	.+2      	; 0x194c <memset+0x6>
    194a:	6d 93       	st	X+, r22
    194c:	41 50       	subi	r20, 0x01	; 1
    194e:	50 40       	sbci	r21, 0x00	; 0
    1950:	e0 f7       	brcc	.-8      	; 0x194a <memset+0x4>
    1952:	08 95       	ret

00001954 <strnlen>:
    1954:	fc 01       	movw	r30, r24
    1956:	61 50       	subi	r22, 0x01	; 1
    1958:	70 40       	sbci	r23, 0x00	; 0
    195a:	01 90       	ld	r0, Z+
    195c:	01 10       	cpse	r0, r1
    195e:	d8 f7       	brcc	.-10     	; 0x1956 <strnlen+0x2>
    1960:	80 95       	com	r24
    1962:	90 95       	com	r25
    1964:	8e 0f       	add	r24, r30
    1966:	9f 1f       	adc	r25, r31
    1968:	08 95       	ret

0000196a <fputc>:
    196a:	0f 93       	push	r16
    196c:	1f 93       	push	r17
    196e:	cf 93       	push	r28
    1970:	df 93       	push	r29
    1972:	fb 01       	movw	r30, r22
    1974:	23 81       	ldd	r18, Z+3	; 0x03
    1976:	21 fd       	sbrc	r18, 1
    1978:	03 c0       	rjmp	.+6      	; 0x1980 <fputc+0x16>
    197a:	8f ef       	ldi	r24, 0xFF	; 255
    197c:	9f ef       	ldi	r25, 0xFF	; 255
    197e:	2c c0       	rjmp	.+88     	; 0x19d8 <fputc+0x6e>
    1980:	22 ff       	sbrs	r18, 2
    1982:	16 c0       	rjmp	.+44     	; 0x19b0 <fputc+0x46>
    1984:	46 81       	ldd	r20, Z+6	; 0x06
    1986:	57 81       	ldd	r21, Z+7	; 0x07
    1988:	24 81       	ldd	r18, Z+4	; 0x04
    198a:	35 81       	ldd	r19, Z+5	; 0x05
    198c:	42 17       	cp	r20, r18
    198e:	53 07       	cpc	r21, r19
    1990:	44 f4       	brge	.+16     	; 0x19a2 <fputc+0x38>
    1992:	a0 81       	ld	r26, Z
    1994:	b1 81       	ldd	r27, Z+1	; 0x01
    1996:	9d 01       	movw	r18, r26
    1998:	2f 5f       	subi	r18, 0xFF	; 255
    199a:	3f 4f       	sbci	r19, 0xFF	; 255
    199c:	31 83       	std	Z+1, r19	; 0x01
    199e:	20 83       	st	Z, r18
    19a0:	8c 93       	st	X, r24
    19a2:	26 81       	ldd	r18, Z+6	; 0x06
    19a4:	37 81       	ldd	r19, Z+7	; 0x07
    19a6:	2f 5f       	subi	r18, 0xFF	; 255
    19a8:	3f 4f       	sbci	r19, 0xFF	; 255
    19aa:	37 83       	std	Z+7, r19	; 0x07
    19ac:	26 83       	std	Z+6, r18	; 0x06
    19ae:	14 c0       	rjmp	.+40     	; 0x19d8 <fputc+0x6e>
    19b0:	8b 01       	movw	r16, r22
    19b2:	ec 01       	movw	r28, r24
    19b4:	fb 01       	movw	r30, r22
    19b6:	00 84       	ldd	r0, Z+8	; 0x08
    19b8:	f1 85       	ldd	r31, Z+9	; 0x09
    19ba:	e0 2d       	mov	r30, r0
    19bc:	19 95       	eicall
    19be:	89 2b       	or	r24, r25
    19c0:	e1 f6       	brne	.-72     	; 0x197a <fputc+0x10>
    19c2:	d8 01       	movw	r26, r16
    19c4:	16 96       	adiw	r26, 0x06	; 6
    19c6:	8d 91       	ld	r24, X+
    19c8:	9c 91       	ld	r25, X
    19ca:	17 97       	sbiw	r26, 0x07	; 7
    19cc:	01 96       	adiw	r24, 0x01	; 1
    19ce:	17 96       	adiw	r26, 0x07	; 7
    19d0:	9c 93       	st	X, r25
    19d2:	8e 93       	st	-X, r24
    19d4:	16 97       	sbiw	r26, 0x06	; 6
    19d6:	ce 01       	movw	r24, r28
    19d8:	df 91       	pop	r29
    19da:	cf 91       	pop	r28
    19dc:	1f 91       	pop	r17
    19de:	0f 91       	pop	r16
    19e0:	08 95       	ret

000019e2 <__ultoa_invert>:
    19e2:	fa 01       	movw	r30, r20
    19e4:	aa 27       	eor	r26, r26
    19e6:	28 30       	cpi	r18, 0x08	; 8
    19e8:	51 f1       	breq	.+84     	; 0x1a3e <__ultoa_invert+0x5c>
    19ea:	20 31       	cpi	r18, 0x10	; 16
    19ec:	81 f1       	breq	.+96     	; 0x1a4e <__ultoa_invert+0x6c>
    19ee:	e8 94       	clt
    19f0:	6f 93       	push	r22
    19f2:	6e 7f       	andi	r22, 0xFE	; 254
    19f4:	6e 5f       	subi	r22, 0xFE	; 254
    19f6:	7f 4f       	sbci	r23, 0xFF	; 255
    19f8:	8f 4f       	sbci	r24, 0xFF	; 255
    19fa:	9f 4f       	sbci	r25, 0xFF	; 255
    19fc:	af 4f       	sbci	r26, 0xFF	; 255
    19fe:	b1 e0       	ldi	r27, 0x01	; 1
    1a00:	3e d0       	rcall	.+124    	; 0x1a7e <__ultoa_invert+0x9c>
    1a02:	b4 e0       	ldi	r27, 0x04	; 4
    1a04:	3c d0       	rcall	.+120    	; 0x1a7e <__ultoa_invert+0x9c>
    1a06:	67 0f       	add	r22, r23
    1a08:	78 1f       	adc	r23, r24
    1a0a:	89 1f       	adc	r24, r25
    1a0c:	9a 1f       	adc	r25, r26
    1a0e:	a1 1d       	adc	r26, r1
    1a10:	68 0f       	add	r22, r24
    1a12:	79 1f       	adc	r23, r25
    1a14:	8a 1f       	adc	r24, r26
    1a16:	91 1d       	adc	r25, r1
    1a18:	a1 1d       	adc	r26, r1
    1a1a:	6a 0f       	add	r22, r26
    1a1c:	71 1d       	adc	r23, r1
    1a1e:	81 1d       	adc	r24, r1
    1a20:	91 1d       	adc	r25, r1
    1a22:	a1 1d       	adc	r26, r1
    1a24:	20 d0       	rcall	.+64     	; 0x1a66 <__ultoa_invert+0x84>
    1a26:	09 f4       	brne	.+2      	; 0x1a2a <__ultoa_invert+0x48>
    1a28:	68 94       	set
    1a2a:	3f 91       	pop	r19
    1a2c:	2a e0       	ldi	r18, 0x0A	; 10
    1a2e:	26 9f       	mul	r18, r22
    1a30:	11 24       	eor	r1, r1
    1a32:	30 19       	sub	r19, r0
    1a34:	30 5d       	subi	r19, 0xD0	; 208
    1a36:	31 93       	st	Z+, r19
    1a38:	de f6       	brtc	.-74     	; 0x19f0 <__ultoa_invert+0xe>
    1a3a:	cf 01       	movw	r24, r30
    1a3c:	08 95       	ret
    1a3e:	46 2f       	mov	r20, r22
    1a40:	47 70       	andi	r20, 0x07	; 7
    1a42:	40 5d       	subi	r20, 0xD0	; 208
    1a44:	41 93       	st	Z+, r20
    1a46:	b3 e0       	ldi	r27, 0x03	; 3
    1a48:	0f d0       	rcall	.+30     	; 0x1a68 <__ultoa_invert+0x86>
    1a4a:	c9 f7       	brne	.-14     	; 0x1a3e <__ultoa_invert+0x5c>
    1a4c:	f6 cf       	rjmp	.-20     	; 0x1a3a <__ultoa_invert+0x58>
    1a4e:	46 2f       	mov	r20, r22
    1a50:	4f 70       	andi	r20, 0x0F	; 15
    1a52:	40 5d       	subi	r20, 0xD0	; 208
    1a54:	4a 33       	cpi	r20, 0x3A	; 58
    1a56:	18 f0       	brcs	.+6      	; 0x1a5e <__ultoa_invert+0x7c>
    1a58:	49 5d       	subi	r20, 0xD9	; 217
    1a5a:	31 fd       	sbrc	r19, 1
    1a5c:	40 52       	subi	r20, 0x20	; 32
    1a5e:	41 93       	st	Z+, r20
    1a60:	02 d0       	rcall	.+4      	; 0x1a66 <__ultoa_invert+0x84>
    1a62:	a9 f7       	brne	.-22     	; 0x1a4e <__ultoa_invert+0x6c>
    1a64:	ea cf       	rjmp	.-44     	; 0x1a3a <__ultoa_invert+0x58>
    1a66:	b4 e0       	ldi	r27, 0x04	; 4
    1a68:	a6 95       	lsr	r26
    1a6a:	97 95       	ror	r25
    1a6c:	87 95       	ror	r24
    1a6e:	77 95       	ror	r23
    1a70:	67 95       	ror	r22
    1a72:	ba 95       	dec	r27
    1a74:	c9 f7       	brne	.-14     	; 0x1a68 <__ultoa_invert+0x86>
    1a76:	00 97       	sbiw	r24, 0x00	; 0
    1a78:	61 05       	cpc	r22, r1
    1a7a:	71 05       	cpc	r23, r1
    1a7c:	08 95       	ret
    1a7e:	9b 01       	movw	r18, r22
    1a80:	ac 01       	movw	r20, r24
    1a82:	0a 2e       	mov	r0, r26
    1a84:	06 94       	lsr	r0
    1a86:	57 95       	ror	r21
    1a88:	47 95       	ror	r20
    1a8a:	37 95       	ror	r19
    1a8c:	27 95       	ror	r18
    1a8e:	ba 95       	dec	r27
    1a90:	c9 f7       	brne	.-14     	; 0x1a84 <__ultoa_invert+0xa2>
    1a92:	62 0f       	add	r22, r18
    1a94:	73 1f       	adc	r23, r19
    1a96:	84 1f       	adc	r24, r20
    1a98:	95 1f       	adc	r25, r21
    1a9a:	a0 1d       	adc	r26, r0
    1a9c:	08 95       	ret

00001a9e <_exit>:
    1a9e:	f8 94       	cli

00001aa0 <__stop_program>:
    1aa0:	ff cf       	rjmp	.-2      	; 0x1aa0 <__stop_program>
