{"vcs1":{"timestamp_begin":1759394980.014323234, "rt":0.80, "ut":0.31, "st":0.13}}
{"vcselab":{"timestamp_begin":1759394980.884157685, "rt":0.55, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1759394981.492065858, "rt":0.21, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759394979.682711920}
{"VCS_COMP_START_TIME": 1759394979.682711920}
{"VCS_COMP_END_TIME": 1759394982.473140349}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 368960}}
{"vcselab": {"peak_mem": 229972}}
