// Seed: 3625111829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_3;
  assign id_2 = 1;
  uwire id_18 = 1'b0;
  always_ff @(posedge !id_13 or posedge 1) begin : LABEL_0
    id_13 <= #1 "";
  end
  wire id_19;
  wire id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_7,
      id_5,
      id_3,
      id_3,
      id_15,
      id_19,
      id_16,
      id_17,
      id_17,
      id_16,
      id_14
  );
  wire id_22;
endmodule
