<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1602' ll='1608' type='bool llvm::TargetInstrInfo::hasHighOperandLatency(const llvm::TargetSchedModel &amp; SchedModel, const llvm::MachineRegisterInfo * MRI, const llvm::MachineInstr &amp; DefMI, unsigned int DefIdx, const llvm::MachineInstr &amp; UseMI, unsigned int UseIdx) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='1597'>/// Compute operand latency between a def of &apos;Reg&apos;
  /// and a use in the current loop. Return true if the target considered
  /// it &apos;high&apos;. This is used by optimization passes such as machine LICM to
  /// determine whether it makes sense to hoist an instruction out even in a
  /// high register pressure situation.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1145' u='c' c='_ZNK12_GLOBAL__N_115MachineLICMBase21HasHighOperandLatencyERN4llvm12MachineInstrEjNS1_8RegisterE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4773' c='_ZNK4llvm16ARMBaseInstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8030' c='_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j'/>
