* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Oct 30 2022 13:51:39

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX8K
    Package:       CB132

Design statistics:
------------------
    FFs:                  56
    LUTs:                 100
    RAMs:                 0
    IOBs:                 12
    GBs:                  2
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 100/7680
        Combinational Logic Cells: 44       out of   7680      0.572917%
        Sequential Logic Cells:    56       out of   7680      0.729167%
        Logic Tiles:               21       out of   960       2.1875%
    Registers: 
        Logic Registers:           56       out of   7680      0.729167%
        IO Registers:              0        out of   1280      0
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   95        3.15789%
        Output Pins:               9        out of   95        9.47368%
        InOut Pins:                0        out of   95        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 8        out of   25        32%
    Bank 0: 0        out of   24        0%
    Bank 2: 3        out of   22        13.6364%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    H1          Input      SB_LVCMOS    No       3        Simple Input   trigger  
    P7          Input      SB_LVCMOS    No       2        Simple Input   clk      
    P8          Input      SB_LVCMOS    No       2        Simple Input   rst_n    

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    J11         Output     SB_LVCMOS    No       1        Simple Output  led[0]   
    K11         Output     SB_LVCMOS    No       1        Simple Output  led[1]   
    K12         Output     SB_LVCMOS    No       1        Simple Output  led[2]   
    K14         Output     SB_LVCMOS    No       1        Simple Output  led[3]   
    L12         Output     SB_LVCMOS    No       1        Simple Output  led[4]   
    L14         Output     SB_LVCMOS    No       1        Simple Output  led[5]   
    M9          Output     SB_LVCMOS    No       2        Simple Output  usb_tx   
    M12         Output     SB_LVCMOS    No       1        Simple Output  led[6]   
    N14         Output     SB_LVCMOS    No       1        Simple Output  led[7]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                
    -------------  -------  ---------  ------  -----------                
    6              2        IO         56      clk_c_g                    
    4              0                   20      btn_cond.M_sync_out_i_g_0  
