<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v</a>
defines: 
time_elapsed: 1.256s
ram usage: 36408 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpn827vomp/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>: No timescale set for &#34;forloops01&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:15</a>: No timescale set for &#34;forloops02&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>: Compile module &#34;work@forloops01&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:15</a>: Compile module &#34;work@forloops02&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:15</a>: Implicit port type (wire) for &#34;y&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>: Top level module &#34;work@forloops01&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:15</a>: Top level module &#34;work@forloops02&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 8
+ cat /tmpfs/tmp/tmpn827vomp/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_forloops01
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpn827vomp/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 69560e94, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1599047454335/work=/usr/local/src/conda/uhdm-integration-0.0_0129_g3867371 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpn827vomp/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_forloops01&#39;.
verilog-ast&gt; AST_MODULE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2cc3870] str=&#39;\work_forloops01&#39;
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce3d10] str=&#39;\clk&#39; input basic_prep port=14 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce3e90] str=&#39;\a&#39; input basic_prep port=15 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce4030] str=&#39;\b&#39; input basic_prep port=16 range=[0:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce4210] str=&#39;\p&#39; output reg basic_prep port=17 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce25b0] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce2750] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce2930] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce4450] str=&#39;\q&#39; output reg basic_prep port=18 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce2bf0] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce2df0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce2fb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce4650] str=&#39;\x&#39; output reg basic_prep port=19 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce3230] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce33f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce35b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce4850] str=&#39;\y&#39; output reg basic_prep port=20 range=[3:0]
verilog-ast&gt;     AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:1</a>.0-1.0&gt; [0x2ce3830] basic_prep range=[3:0]
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce39f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
verilog-ast&gt;       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ce3bb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:2</a>.0-2.0&gt; [0x2ce4a50 -&gt; 0x2cf06e0] str=&#39;\k&#39; basic_prep
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:3</a>.0-3.0&gt; [0x2cc5730]
verilog-ast&gt;     AST_POSEDGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:3</a>.0-3.0&gt; [0x2cc5a70] basic_prep
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:3</a>.0-3.0&gt; [0x2cc5c70 -&gt; 0x2ce3d10] str=&#39;\clk&#39; basic_prep
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc6850] reg basic_prep range=[0:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:3</a>.0-3.0&gt; [0x2cc5890]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:3</a>.0-3.0&gt; [0x2cc5e90]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc5ff0]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc6210]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc64b0] basic_prep range=[0:0]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc66f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc6970]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc6a90] str=&#39;\k&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc6cd0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc6e30]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc6f50] str=&#39;\k&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc7150]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>.0-4.0&gt; [0x2cc7310] str=&#39;\k&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc7550] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc95b0]
verilog-ast&gt;             AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc76b0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc77d0] str=&#39;\p&#39;
verilog-ast&gt;                 AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc7a70]
verilog-ast&gt;                   AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc7bf0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc7df0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc7fb0] str=&#39;\k&#39;
verilog-ast&gt;                   AST_ADD &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc8270]
verilog-ast&gt;                     AST_MUL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc8390]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc84b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                       AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc85d0] str=&#39;\k&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc8150] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;               AST_BIT_XOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc87b0]
verilog-ast&gt;                 AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc8930]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc8d70] str=&#39;\b&#39;
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc8b50] str=&#39;\a&#39;
verilog-ast&gt;                 AST_REPLICATE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc8f30]
verilog-ast&gt;                   AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc9090] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                   AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cc9250]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:5</a>.0-5.0&gt; [0x2cc93f0] str=&#39;\k&#39;
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc96d0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc97f0] str=&#39;\x&#39;
verilog-ast&gt;           AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc99d0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc9af0] str=&#39;\k&#39;
verilog-ast&gt;             AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc9cd0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cca160] str=&#39;\b&#39;
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:6</a>.0-6.0&gt; [0x2cc6330] str=&#39;\a&#39;
verilog-ast&gt;   AST_ALWAYS &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:8</a>.0-8.0&gt; [0x2cca3b0]
verilog-ast&gt;     AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ccae10] reg range=[31:0]!
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:8</a>.0-8.0&gt; [0x2cca4d0]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:8</a>.0-8.0&gt; [0x2cca650]
verilog-ast&gt;         AST_FOR &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cca7d0]
verilog-ast&gt;           AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cca950]
verilog-ast&gt;             AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2ccaa70]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ccacb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd8880]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd89a0] str=&#39;\k&#39;
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd8b80] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;           AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd8ce0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd8e00] str=&#39;\k&#39;
verilog-ast&gt;             AST_ADD &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd9000]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-9" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:9</a>.0-9.0&gt; [0x2cd91c0] str=&#39;\k&#39;
verilog-ast&gt;               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cd9400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;           AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cdb0a0]
verilog-ast&gt;             AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9560]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9680] str=&#39;\q&#39;
verilog-ast&gt;                 AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd99e0]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9800] str=&#39;\k&#39;
verilog-ast&gt;               AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9b60]
verilog-ast&gt;                 AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9ce0]
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda840] str=&#39;\b&#39;
verilog-ast&gt;                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda6c0] str=&#39;\a&#39;
verilog-ast&gt;                   AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda340]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda4a0] str=&#39;\b&#39;
verilog-ast&gt;                   AST_BIT_NOT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cd9f00]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda120] str=&#39;\a&#39;
verilog-ast&gt;                 AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cda9c0] str=&#39;\k&#39;
verilog-ast&gt;                   AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-10" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:10</a>.0-10.0&gt; [0x2cdac00]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cdad80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2cdaf40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb1c0]
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb2e0] str=&#39;\y&#39;
verilog-ast&gt;           AST_SUB &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb4c0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb5e0] str=&#39;\k&#39;
verilog-ast&gt;             AST_CONCAT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb7e0]
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdbbc0] str=&#39;\b&#39;
verilog-ast&gt;               AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:11</a>.0-11.0&gt; [0x2cdb9a0] str=&#39;\a&#39;
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-0" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:0</a>.0-0.0&gt; [0x2cf06e0] str=&#39;\k&#39;
<a href="../../../../third_party/tools/yosys/tests/simple/forloops.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forloops.v:4</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>