vhdl util_vector_logic_v1_00_a "C:\Xilinx\13.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\util_vector_logic_v1_00_a\hdl\vhdl\util_vector_logic.vhd"
vhdl work "C:\git\h3dge\src\hdl\system\hdl\util_vector_logic_0_wrapper.vhd"
