{
  "module_name": "clk-zynqmp.h",
  "hash_id": "d5af88ebfb7f578c221ce5864dc3a5c3254a377d8793b5f98714bfebd4261567",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/zynqmp/clk-zynqmp.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_CLK_ZYNQMP_H_\n#define __LINUX_CLK_ZYNQMP_H_\n\n#include <linux/spinlock.h>\n\n#include <linux/firmware/xlnx-zynqmp.h>\n\n \n \n#define ZYNQMP_CLK_SET_RATE_GATE\tBIT(0)\n \n#define ZYNQMP_CLK_SET_PARENT_GATE\tBIT(1)\n \n#define ZYNQMP_CLK_SET_RATE_PARENT\tBIT(2)\n \n#define ZYNQMP_CLK_IGNORE_UNUSED\tBIT(3)\n \n#define ZYNQMP_CLK_SET_RATE_NO_REPARENT\tBIT(7)\n \n#define ZYNQMP_CLK_IS_CRITICAL\t\tBIT(11)\n\n \n#define ZYNQMP_CLK_DIVIDER_ONE_BASED\t\tBIT(0)\n#define ZYNQMP_CLK_DIVIDER_POWER_OF_TWO\t\tBIT(1)\n#define ZYNQMP_CLK_DIVIDER_ALLOW_ZERO\t\tBIT(2)\n#define ZYNQMP_CLK_DIVIDER_HIWORD_MASK\t\tBIT(3)\n#define ZYNQMP_CLK_DIVIDER_ROUND_CLOSEST\tBIT(4)\n#define ZYNQMP_CLK_DIVIDER_READ_ONLY\t\tBIT(5)\n#define ZYNQMP_CLK_DIVIDER_MAX_AT_ZERO\t\tBIT(6)\n\n \n#define ZYNQMP_CLK_MUX_INDEX_ONE\t\tBIT(0)\n#define ZYNQMP_CLK_MUX_INDEX_BIT\t\tBIT(1)\n#define ZYNQMP_CLK_MUX_HIWORD_MASK\t\tBIT(2)\n#define ZYNQMP_CLK_MUX_READ_ONLY\t\tBIT(3)\n#define ZYNQMP_CLK_MUX_ROUND_CLOSEST\t\tBIT(4)\n#define ZYNQMP_CLK_MUX_BIG_ENDIAN\t\tBIT(5)\n\nenum topology_type {\n\tTYPE_INVALID,\n\tTYPE_MUX,\n\tTYPE_PLL,\n\tTYPE_FIXEDFACTOR,\n\tTYPE_DIV1,\n\tTYPE_DIV2,\n\tTYPE_GATE,\n};\n\n \nstruct clock_topology {\n\tu32 type;\n\tu32 flag;\n\tu32 type_flag;\n\tu8 custom_type_flag;\n};\n\nunsigned long zynqmp_clk_map_common_ccf_flags(const u32 zynqmp_flag);\n\nstruct clk_hw *zynqmp_clk_register_pll(const char *name, u32 clk_id,\n\t\t\t\t       const char * const *parents,\n\t\t\t\t       u8 num_parents,\n\t\t\t\t       const struct clock_topology *nodes);\n\nstruct clk_hw *zynqmp_clk_register_gate(const char *name, u32 clk_id,\n\t\t\t\t\tconst char * const *parents,\n\t\t\t\t\tu8 num_parents,\n\t\t\t\t\tconst struct clock_topology *nodes);\n\nstruct clk_hw *zynqmp_clk_register_divider(const char *name,\n\t\t\t\t\t   u32 clk_id,\n\t\t\t\t\t   const char * const *parents,\n\t\t\t\t\t   u8 num_parents,\n\t\t\t\t\t   const struct clock_topology *nodes);\n\nstruct clk_hw *zynqmp_clk_register_mux(const char *name, u32 clk_id,\n\t\t\t\t       const char * const *parents,\n\t\t\t\t       u8 num_parents,\n\t\t\t\t       const struct clock_topology *nodes);\n\nstruct clk_hw *zynqmp_clk_register_fixed_factor(const char *name,\n\t\t\t\t\tu32 clk_id,\n\t\t\t\t\tconst char * const *parents,\n\t\t\t\t\tu8 num_parents,\n\t\t\t\t\tconst struct clock_topology *nodes);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}