
Variance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000018f8  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  100028f8  100028f8  000028f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000080  10002908  10002908  00002908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .VENEER_Code  00000138  2000000c  10002990  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .GUARD_Band   0000000c  20000144  00000000  00000144  2**0
                  ALLOC
  5 Stack         00000800  20000150  00000000  00000150  2**0
                  ALLOC
  6 .bss          00000184  20000950  20000950  00010950  2**2
                  ALLOC
  7 .data         00000088  20000ae0  10002ac8  00008ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .debug_aranges 00000128  00000000  00000000  00008b68  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000097b  00000000  00000000  00008c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000453  00000000  00000000  0000960b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000015f6  00000000  00000000  00009a5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  0000037c  00000000  00000000  0000b054  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00037493  00000000  00000000  0000b3d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000050b  00000000  00000000  00042863  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000b0  00000000  00000000  00042d70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 0000037c  00000000  00000000  00042e20  2**0
                  CONTENTS, READONLY
 17 .debug_macro  0000a884  00000000  00000000  0004319c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10001000 <__Xmc1300_interrupt_vector_cortex_m>:
10001000:	50 09 00 20 19 10 00 10 29 12 00 10 2b 12 00 10     P.. ....)...+...
10001010:	00 00 00 80 00 00 00 80                             ........

10001018 <__Xmc1300_reset_cortex_m>:
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001018:	4803      	ldr	r0, [pc, #12]	; (10001028 <__Xmc1300_reset_cortex_m+0x10>)
    MOV SP,R0
1000101a:	4685      	mov	sp, r0

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
1000101c:	4803      	ldr	r0, [pc, #12]	; (1000102c <__Xmc1300_reset_cortex_m+0x14>)
    BLX     R0
1000101e:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3 	
10001020:	4803      	ldr	r0, [pc, #12]	; (10001030 <__Xmc1300_reset_cortex_m+0x18>)
    BLX     R0
10001022:	4780      	blx	r0

    B       __Xmc1300_Program_Loader 
10001024:	e006      	b.n	10001034 <__Xmc1300_Program_Loader>
10001026:	0000      	.short	0x0000
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001028:	20000950 	.word	0x20000950
    MOV SP,R0

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
1000102c:	1000126d 	.word	0x1000126d

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3 	
10001030:	100010c9 	.word	0x100010c9

10001034 <__Xmc1300_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001034:	4818      	ldr	r0, [pc, #96]	; (10001098 <SKIPVENEERCOPY+0x12>)
   LDR R1, =__Xmc1300_sData
10001036:	4919      	ldr	r1, [pc, #100]	; (1000109c <SKIPVENEERCOPY+0x16>)
   LDR R2, =__Xmc1300_Data_Size
10001038:	4a19      	ldr	r2, [pc, #100]	; (100010a0 <SKIPVENEERCOPY+0x1a>)

   /* Is there anything to be copied? */
   CMP R2,#0
1000103a:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
1000103c:	d00a      	beq.n	10001054 <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
1000103e:	2a04      	cmp	r2, #4
   BCS STARTCOPY
10001040:	d200      	bcs.n	10001044 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOVS R2,#4
10001042:	2204      	movs	r2, #4

10001044 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001044:	0892      	lsrs	r2, r2, #2

10001046 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
10001046:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
10001048:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000104a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
1000104c:	d002      	beq.n	10001054 <SKIPCOPY>
   ADDS R0,#4
1000104e:	3004      	adds	r0, #4
   ADDS R1,#4
10001050:	3104      	adds	r1, #4
   B COPYLOOP
10001052:	e7f8      	b.n	10001046 <COPYLOOP>

10001054 <SKIPCOPY>:
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
10001054:	4813      	ldr	r0, [pc, #76]	; (100010a4 <SKIPVENEERCOPY+0x1e>)
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
10001056:	4914      	ldr	r1, [pc, #80]	; (100010a8 <SKIPVENEERCOPY+0x22>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
10001058:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
1000105a:	d009      	beq.n	10001070 <SKIPCLEAR>

   /* At least 1 word must be copied */
   CMP R1,#4
1000105c:	2904      	cmp	r1, #4
   BCS STARTCLEAR
1000105e:	d200      	bcs.n	10001062 <STARTCLEAR>
   
   /* Byte count < 4 ; so bump it up to a word*/
   MOVS R1,#4
10001060:	2104      	movs	r1, #4

10001062 <STARTCLEAR>:

STARTCLEAR:
   LSRS R1,R1,#2            /* BSS size in words */
10001062:	0889      	lsrs	r1, r1, #2
   
   MOVS R2,#0
10001064:	2200      	movs	r2, #0

10001066 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
10001066:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
10001068:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
1000106a:	d001      	beq.n	10001070 <SKIPCLEAR>
   ADDS R0,#4
1000106c:	3004      	adds	r0, #4
   B CLEARLOOP
1000106e:	e7fa      	b.n	10001066 <CLEARLOOP>

10001070 <SKIPCLEAR>:
    
SKIPCLEAR:

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
10001070:	480e      	ldr	r0, [pc, #56]	; (100010ac <SKIPVENEERCOPY+0x26>)
   LDR R1, =VeneerStart
10001072:	490f      	ldr	r1, [pc, #60]	; (100010b0 <SKIPVENEERCOPY+0x2a>)
   LDR R2, =VeneerSize
10001074:	4a0f      	ldr	r2, [pc, #60]	; (100010b4 <SKIPVENEERCOPY+0x2e>)

10001076 <STARTVENEERCOPY>:
STARTVENEERCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001076:	0892      	lsrs	r2, r2, #2

10001078 <VENEERCOPYLOOP>:

   /* The proverbial loop from the schooldays */
VENEERCOPYLOOP:
   LDR R3,[R0]
10001078:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
1000107a:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000107c:	3a01      	subs	r2, #1
   BEQ SKIPVENEERCOPY
1000107e:	d002      	beq.n	10001086 <SKIPVENEERCOPY>
   ADDS R0,#4
10001080:	3004      	adds	r0, #4
   ADDS R1,#4
10001082:	3104      	adds	r1, #4
   B VENEERCOPYLOOP
10001084:	e7f8      	b.n	10001078 <VENEERCOPYLOOP>

10001086 <SKIPVENEERCOPY>:
    
SKIPVENEERCOPY:
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
10001086:	480c      	ldr	r0, [pc, #48]	; (100010b8 <SKIPVENEERCOPY+0x32>)
   BLX R0
10001088:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
1000108a:	480c      	ldr	r0, [pc, #48]	; (100010bc <SKIPVENEERCOPY+0x36>)
   MOV SP,R0
1000108c:	4685      	mov	sp, r0

   MOVS R0,#0
1000108e:	2000      	movs	r0, #0
   MOVS R1,#0
10001090:	2100      	movs	r1, #0
   LDR R2, =main
10001092:	4a0b      	ldr	r2, [pc, #44]	; (100010c0 <SKIPVENEERCOPY+0x3a>)
   MOV PC,R2
10001094:	4697      	mov	pc, r2
10001096:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001098:	10002ac8 	.word	0x10002ac8
   LDR R1, =__Xmc1300_sData
1000109c:	20000ae0 	.word	0x20000ae0
   LDR R2, =__Xmc1300_Data_Size
100010a0:	00000088 	.word	0x00000088
   ADDS R1,#4
   B COPYLOOP
    
SKIPCOPY:
   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
100010a4:	20000950 	.word	0x20000950
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
100010a8:	00000184 	.word	0x00000184
    
SKIPCLEAR:

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
100010ac:	10002990 	.word	0x10002990
   LDR R1, =VeneerStart
100010b0:	2000000c 	.word	0x2000000c
   LDR R2, =VeneerSize
100010b4:	00000138 	.word	0x00000138
   ADDS R1,#4
   B VENEERCOPYLOOP
    
SKIPVENEERCOPY:
   /* Update System Clock */
   LDR R0,=SystemCoreClockUpdate
100010b8:	10001279 	.word	0x10001279
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
100010bc:	20000950 	.word	0x20000950
   MOV SP,R0

   MOVS R0,#0
   MOVS R1,#0
   LDR R2, =main
100010c0:	100010d1 	.word	0x100010d1

100010c4 <AllowClkInitByStartup>:
*/   
     .section ".XmcStartup"
    .weak   AllowClkInitByStartup
    .type   AllowClkInitByStartup, %function
AllowClkInitByStartup:
    MOVS R0,#1
100010c4:	2001      	movs	r0, #1
    BX LR
100010c6:	4770      	bx	lr

100010c8 <SystemInit_DAVE3>:
setting up of external memory interfaces.
*/
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
100010c8:	46c0      	nop			; (mov r8, r8)
     BX LR
100010ca:	4770      	bx	lr
100010cc:	0000      	movs	r0, r0
	...

100010d0 <main>:
/* ----------------------------------------------------------------------
* Variance calculation test
* ------------------------------------------------------------------- */

int32_t main(void)
{
100010d0:	b590      	push	{r4, r7, lr}
100010d2:	b087      	sub	sp, #28
100010d4:	af00      	add	r7, sp, #0
  arm_status status;
  float32_t mean, oneByBlockSize;
  float32_t variance;
  float32_t diff;

  status = ARM_MATH_SUCCESS;
100010d6:	1c3b      	adds	r3, r7, #0
100010d8:	3317      	adds	r3, #23
100010da:	2200      	movs	r2, #0
100010dc:	701a      	strb	r2, [r3, #0]
  /* Calculation of mean value of input */

  /* x' = 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1) */

  /* Fill wire1 buffer with 1.0 value */
  arm_fill_f32(1.0,  wire1, blockSize);
100010de:	4b4a      	ldr	r3, [pc, #296]	; (10001208 <main+0x138>)
100010e0:	681b      	ldr	r3, [r3, #0]
100010e2:	21fe      	movs	r1, #254	; 0xfe
100010e4:	0589      	lsls	r1, r1, #22
100010e6:	4a49      	ldr	r2, [pc, #292]	; (1000120c <main+0x13c>)
100010e8:	1c08      	adds	r0, r1, #0
100010ea:	1c11      	adds	r1, r2, #0
100010ec:	1c1a      	adds	r2, r3, #0
100010ee:	f000 f923 	bl	10001338 <arm_fill_f32>

  /* Calculate the dot product of wire1 and wire2 */
  /* (x(0)* 1 + x(1) * 1 + ...+ x(n-1) * 1) */
  arm_dot_prod_f32(testInput_f32, wire1, blockSize, &mean);
100010f2:	4b45      	ldr	r3, [pc, #276]	; (10001208 <main+0x138>)
100010f4:	681a      	ldr	r2, [r3, #0]
100010f6:	4846      	ldr	r0, [pc, #280]	; (10001210 <main+0x140>)
100010f8:	4944      	ldr	r1, [pc, #272]	; (1000120c <main+0x13c>)
100010fa:	1c3b      	adds	r3, r7, #0
100010fc:	330c      	adds	r3, #12
100010fe:	f000 f933 	bl	10001368 <arm_dot_prod_f32>

  /* Calculation of 1/blockSize */
  oneByBlockSize = 1.0 / (blockSize);
10001102:	4b41      	ldr	r3, [pc, #260]	; (10001208 <main+0x138>)
10001104:	681b      	ldr	r3, [r3, #0]
10001106:	1c18      	adds	r0, r3, #0
10001108:	f001 fb04 	bl	10002714 <__aeabi_ui2d>
1000110c:	1c03      	adds	r3, r0, #0
1000110e:	1c0c      	adds	r4, r1, #0
10001110:	493c      	ldr	r1, [pc, #240]	; (10001204 <main+0x134>)
10001112:	483b      	ldr	r0, [pc, #236]	; (10001200 <main+0x130>)
10001114:	1c1a      	adds	r2, r3, #0
10001116:	1c23      	adds	r3, r4, #0
10001118:	f001 f820 	bl	1000215c <__aeabi_ddiv>
1000111c:	1c03      	adds	r3, r0, #0
1000111e:	1c0c      	adds	r4, r1, #0
10001120:	1c18      	adds	r0, r3, #0
10001122:	1c21      	adds	r1, r4, #0
10001124:	f001 fb28 	bl	10002778 <__aeabi_d2f>
10001128:	1c03      	adds	r3, r0, #0
1000112a:	60bb      	str	r3, [r7, #8]

  /* 1/blockSize * (x(0)* 1 + x(1) * 1 + ... + x(n-1) * 1)  */
  arm_mult_f32(&mean, &oneByBlockSize, &mean, 1);
1000112c:	1c39      	adds	r1, r7, #0
1000112e:	310c      	adds	r1, #12
10001130:	1c3a      	adds	r2, r7, #0
10001132:	3208      	adds	r2, #8
10001134:	1c3b      	adds	r3, r7, #0
10001136:	330c      	adds	r3, #12
10001138:	1c08      	adds	r0, r1, #0
1000113a:	1c11      	adds	r1, r2, #0
1000113c:	1c1a      	adds	r2, r3, #0
1000113e:	2301      	movs	r3, #1
10001140:	f000 f966 	bl	10001410 <arm_mult_f32>
  /* Calculation of variance value of input */

  /* (1/blockSize) * (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */

  /* Fill wire2 with mean value x' */
  arm_fill_f32(mean,  wire2, blockSize);
10001144:	68f9      	ldr	r1, [r7, #12]
10001146:	4b30      	ldr	r3, [pc, #192]	; (10001208 <main+0x138>)
10001148:	681b      	ldr	r3, [r3, #0]
1000114a:	4a32      	ldr	r2, [pc, #200]	; (10001214 <main+0x144>)
1000114c:	1c08      	adds	r0, r1, #0
1000114e:	1c11      	adds	r1, r2, #0
10001150:	1c1a      	adds	r2, r3, #0
10001152:	f000 f8f1 	bl	10001338 <arm_fill_f32>

  /* wire3 contains (x-x') */
  arm_sub_f32(testInput_f32, wire2, wire3, blockSize);
10001156:	4b2c      	ldr	r3, [pc, #176]	; (10001208 <main+0x138>)
10001158:	681b      	ldr	r3, [r3, #0]
1000115a:	482d      	ldr	r0, [pc, #180]	; (10001210 <main+0x140>)
1000115c:	492d      	ldr	r1, [pc, #180]	; (10001214 <main+0x144>)
1000115e:	4a2e      	ldr	r2, [pc, #184]	; (10001218 <main+0x148>)
10001160:	f000 f998 	bl	10001494 <arm_sub_f32>

  /* wire2 contains (x-x') */
  arm_copy_f32(wire3, wire2, blockSize);
10001164:	4b28      	ldr	r3, [pc, #160]	; (10001208 <main+0x138>)
10001166:	681b      	ldr	r3, [r3, #0]
10001168:	492b      	ldr	r1, [pc, #172]	; (10001218 <main+0x148>)
1000116a:	4a2a      	ldr	r2, [pc, #168]	; (10001214 <main+0x144>)
1000116c:	1c08      	adds	r0, r1, #0
1000116e:	1c11      	adds	r1, r2, #0
10001170:	1c1a      	adds	r2, r3, #0
10001172:	f000 f8c3 	bl	100012fc <arm_copy_f32>

  /* (x(0) - x') * (x(0) - x') + (x(1) - x') * (x(1) - x') + ... + (x(n-1) - x') * (x(n-1) - x') */
  arm_dot_prod_f32(wire2, wire3, blockSize, &variance);
10001176:	4b24      	ldr	r3, [pc, #144]	; (10001208 <main+0x138>)
10001178:	681a      	ldr	r2, [r3, #0]
1000117a:	4826      	ldr	r0, [pc, #152]	; (10001214 <main+0x144>)
1000117c:	4926      	ldr	r1, [pc, #152]	; (10001218 <main+0x148>)
1000117e:	1d3b      	adds	r3, r7, #4
10001180:	f000 f8f2 	bl	10001368 <arm_dot_prod_f32>

    /* Calculation of 1/blockSize */
  oneByBlockSize = 1.0 / (blockSize - 1);
10001184:	4b20      	ldr	r3, [pc, #128]	; (10001208 <main+0x138>)
10001186:	681b      	ldr	r3, [r3, #0]
10001188:	3b01      	subs	r3, #1
1000118a:	1c18      	adds	r0, r3, #0
1000118c:	f001 fac2 	bl	10002714 <__aeabi_ui2d>
10001190:	1c03      	adds	r3, r0, #0
10001192:	1c0c      	adds	r4, r1, #0
10001194:	491b      	ldr	r1, [pc, #108]	; (10001204 <main+0x134>)
10001196:	481a      	ldr	r0, [pc, #104]	; (10001200 <main+0x130>)
10001198:	1c1a      	adds	r2, r3, #0
1000119a:	1c23      	adds	r3, r4, #0
1000119c:	f000 ffde 	bl	1000215c <__aeabi_ddiv>
100011a0:	1c03      	adds	r3, r0, #0
100011a2:	1c0c      	adds	r4, r1, #0
100011a4:	1c18      	adds	r0, r3, #0
100011a6:	1c21      	adds	r1, r4, #0
100011a8:	f001 fae6 	bl	10002778 <__aeabi_d2f>
100011ac:	1c03      	adds	r3, r0, #0
100011ae:	60bb      	str	r3, [r7, #8]

  /* Calculation of variance */
  arm_mult_f32(&variance, &oneByBlockSize, &variance, 1);
100011b0:	1d39      	adds	r1, r7, #4
100011b2:	1c3a      	adds	r2, r7, #0
100011b4:	3208      	adds	r2, #8
100011b6:	1d3b      	adds	r3, r7, #4
100011b8:	1c08      	adds	r0, r1, #0
100011ba:	1c11      	adds	r1, r2, #0
100011bc:	1c1a      	adds	r2, r3, #0
100011be:	2301      	movs	r3, #1
100011c0:	f000 f926 	bl	10001410 <arm_mult_f32>

  /* absolute value of difference between ref and test */
  diff = fabsf(refVarianceOut - variance);
100011c4:	4b15      	ldr	r3, [pc, #84]	; (1000121c <main+0x14c>)
100011c6:	681a      	ldr	r2, [r3, #0]
100011c8:	687b      	ldr	r3, [r7, #4]
100011ca:	1c10      	adds	r0, r2, #0
100011cc:	1c19      	adds	r1, r3, #0
100011ce:	f000 fdeb 	bl	10001da8 <__aeabi_fsub>
100011d2:	1c03      	adds	r3, r0, #0
100011d4:	005b      	lsls	r3, r3, #1
100011d6:	085b      	lsrs	r3, r3, #1
100011d8:	613b      	str	r3, [r7, #16]

  /* Comparison of variance value with reference */
  if(diff > DELTA)
100011da:	6938      	ldr	r0, [r7, #16]
100011dc:	4910      	ldr	r1, [pc, #64]	; (10001220 <main+0x150>)
100011de:	f000 fa11 	bl	10001604 <__aeabi_fcmpgt>
100011e2:	1c03      	adds	r3, r0, #0
100011e4:	2b00      	cmp	r3, #0
100011e6:	d003      	beq.n	100011f0 <main+0x120>
  {
    status = ARM_MATH_TEST_FAILURE;
100011e8:	1c3b      	adds	r3, r7, #0
100011ea:	3317      	adds	r3, #23
100011ec:	22fa      	movs	r2, #250	; 0xfa
100011ee:	701a      	strb	r2, [r3, #0]
  }

  if( status != ARM_MATH_SUCCESS)
100011f0:	1c3b      	adds	r3, r7, #0
100011f2:	3317      	adds	r3, #23
100011f4:	781b      	ldrb	r3, [r3, #0]
100011f6:	b25b      	sxtb	r3, r3
100011f8:	2b00      	cmp	r3, #0
100011fa:	d000      	beq.n	100011fe <main+0x12e>
  {
    while(1);
100011fc:	e7fe      	b.n	100011fc <main+0x12c>
  }

  while(1);                             /* main function does not return */
100011fe:	e7fe      	b.n	100011fe <main+0x12e>
10001200:	00000000 	.word	0x00000000
10001204:	3ff00000 	.word	0x3ff00000
10001208:	20000b60 	.word	0x20000b60
1000120c:	20000950 	.word	0x20000950
10001210:	20000ae0 	.word	0x20000ae0
10001214:	200009d0 	.word	0x200009d0
10001218:	20000a50 	.word	0x20000a50
1000121c:	20000b64 	.word	0x20000b64
10001220:	358637bd 	.word	0x358637bd
10001224:	46c0      	nop			; (mov r8, r8)
10001226:	46c0      	nop			; (mov r8, r8)

10001228 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb 
    .text

    Insert_ExceptionHandler NMI_Handler
10001228:	e7fe      	b.n	10001228 <NMI_Handler>

1000122a <HardFault_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler HardFault_Handler
1000122a:	e7fe      	b.n	1000122a <HardFault_Handler>

1000122c <SVC_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SVC_Handler
1000122c:	e7fe      	b.n	1000122c <SVC_Handler>

1000122e <PendSV_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler PendSV_Handler
1000122e:	e7fe      	b.n	1000122e <PendSV_Handler>

10001230 <SysTick_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SysTick_Handler
10001230:	e7fe      	b.n	10001230 <SysTick_Handler>

10001232 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
    Insert_ExceptionHandler SCU_0_IRQHandler
10001232:	e7fe      	b.n	10001232 <SCU_0_IRQHandler>

10001234 <SCU_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_1_IRQHandler
10001234:	e7fe      	b.n	10001234 <SCU_1_IRQHandler>

10001236 <SCU_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_2_IRQHandler
10001236:	e7fe      	b.n	10001236 <SCU_2_IRQHandler>

10001238 <ERU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_0_IRQHandler
10001238:	e7fe      	b.n	10001238 <ERU0_0_IRQHandler>

1000123a <ERU0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_1_IRQHandler
1000123a:	e7fe      	b.n	1000123a <ERU0_1_IRQHandler>

1000123c <ERU0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_2_IRQHandler
1000123c:	e7fe      	b.n	1000123c <ERU0_2_IRQHandler>

1000123e <ERU0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_3_IRQHandler
1000123e:	e7fe      	b.n	1000123e <ERU0_3_IRQHandler>

10001240 <MATH0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler MATH0_0_IRQHandler
10001240:	e7fe      	b.n	10001240 <MATH0_0_IRQHandler>

10001242 <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
10001242:	e7fe      	b.n	10001242 <VADC0_C0_0_IRQHandler>

10001244 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
10001244:	e7fe      	b.n	10001244 <VADC0_C0_1_IRQHandler>

10001246 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_0_IRQHandler
10001246:	e7fe      	b.n	10001246 <VADC0_G0_0_IRQHandler>

10001248 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_1_IRQHandler
10001248:	e7fe      	b.n	10001248 <VADC0_G0_1_IRQHandler>

1000124a <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_0_IRQHandler
1000124a:	e7fe      	b.n	1000124a <VADC0_G1_0_IRQHandler>

1000124c <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_1_IRQHandler
1000124c:	e7fe      	b.n	1000124c <VADC0_G1_1_IRQHandler>

1000124e <CCU40_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_0_IRQHandler
1000124e:	e7fe      	b.n	1000124e <CCU40_0_IRQHandler>

10001250 <CCU40_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_1_IRQHandler
10001250:	e7fe      	b.n	10001250 <CCU40_1_IRQHandler>

10001252 <CCU40_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_2_IRQHandler
10001252:	e7fe      	b.n	10001252 <CCU40_2_IRQHandler>

10001254 <CCU40_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_3_IRQHandler
10001254:	e7fe      	b.n	10001254 <CCU40_3_IRQHandler>

10001256 <CCU80_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_0_IRQHandler
10001256:	e7fe      	b.n	10001256 <CCU80_0_IRQHandler>

10001258 <CCU80_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_1_IRQHandler
10001258:	e7fe      	b.n	10001258 <CCU80_1_IRQHandler>

1000125a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_0_IRQHandler
1000125a:	e7fe      	b.n	1000125a <POSIF0_0_IRQHandler>

1000125c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_1_IRQHandler
1000125c:	e7fe      	b.n	1000125c <POSIF0_1_IRQHandler>

1000125e <USIC0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_0_IRQHandler
1000125e:	e7fe      	b.n	1000125e <USIC0_0_IRQHandler>

10001260 <USIC0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_1_IRQHandler
10001260:	e7fe      	b.n	10001260 <USIC0_1_IRQHandler>

10001262 <USIC0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_2_IRQHandler
10001262:	e7fe      	b.n	10001262 <USIC0_2_IRQHandler>

10001264 <USIC0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_3_IRQHandler
10001264:	e7fe      	b.n	10001264 <USIC0_3_IRQHandler>

10001266 <USIC0_4_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_4_IRQHandler
10001266:	e7fe      	b.n	10001266 <USIC0_4_IRQHandler>

10001268 <USIC0_5_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_5_IRQHandler
10001268:	e7fe      	b.n	10001268 <USIC0_5_IRQHandler>

1000126a <BCCU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler BCCU0_0_IRQHandler
1000126a:	e7fe      	b.n	1000126a <BCCU0_0_IRQHandler>

1000126c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{    
1000126c:	b580      	push	{r7, lr}
1000126e:	af00      	add	r7, sp, #0

  /*
   * Clock tree setup by CMSIS routines is allowed only in the absence of DAVE
   * Clock app.
   */ 
  if(AllowClkInitByStartup()){ 
10001270:	f7ff ff28 	bl	100010c4 <AllowClkInitByStartup>
   * MCLK    = DCO_DCLK
   * PCLK    = MCLK
   * RTC CLK = Standby clock
   */
  }
}
10001274:	46bd      	mov	sp, r7
10001276:	bd80      	pop	{r7, pc}

10001278 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10001278:	b580      	push	{r7, lr}
1000127a:	b086      	sub	sp, #24
1000127c:	af00      	add	r7, sp, #0
  uint32_t IDIV, FDIV, CLKCR, Clock;

  CLKCR = SCU_CLK -> CLKCR;
1000127e:	4b1c      	ldr	r3, [pc, #112]	; (100012f0 <SystemCoreClockUpdate+0x78>)
10001280:	681b      	ldr	r3, [r3, #0]
10001282:	613b      	str	r3, [r7, #16]
  IDIV = (CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10001284:	693a      	ldr	r2, [r7, #16]
10001286:	23ff      	movs	r3, #255	; 0xff
10001288:	021b      	lsls	r3, r3, #8
1000128a:	4013      	ands	r3, r2
1000128c:	0a1b      	lsrs	r3, r3, #8
1000128e:	60fb      	str	r3, [r7, #12]
  FDIV = (CLKCR & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10001290:	693a      	ldr	r2, [r7, #16]
10001292:	23ff      	movs	r3, #255	; 0xff
10001294:	4013      	ands	r3, r2
10001296:	60bb      	str	r3, [r7, #8]
  
  if(IDIV)
10001298:	68fb      	ldr	r3, [r7, #12]
1000129a:	2b00      	cmp	r3, #0
1000129c:	d01f      	beq.n	100012de <SystemCoreClockUpdate+0x66>
  {
    /* Divider is enabled and used */
    if(0 == FDIV)
1000129e:	68bb      	ldr	r3, [r7, #8]
100012a0:	2b00      	cmp	r3, #0
100012a2:	d106      	bne.n	100012b2 <SystemCoreClockUpdate+0x3a>
     {
       /* No fractional divider, so MCLK = DCO_Clk / (2 * IDIV) */
       Clock = MCLK_MHZ / IDIV;
100012a4:	4813      	ldr	r0, [pc, #76]	; (100012f4 <SystemCoreClockUpdate+0x7c>)
100012a6:	68f9      	ldr	r1, [r7, #12]
100012a8:	f000 f936 	bl	10001518 <__aeabi_uidiv>
100012ac:	1c03      	adds	r3, r0, #0
100012ae:	617b      	str	r3, [r7, #20]
100012b0:	e017      	b.n	100012e2 <SystemCoreClockUpdate+0x6a>
     }
    else
     {
       /* Both integer and fractional divider must be considered */
       /* 1. IDIV + FDIV/256 */
       Q_24_8 FDiv_IDiv_Sum = (IDIV << FRACBITS) + FDIV;  
100012b2:	68fb      	ldr	r3, [r7, #12]
100012b4:	021a      	lsls	r2, r3, #8
100012b6:	68bb      	ldr	r3, [r7, #8]
100012b8:	18d3      	adds	r3, r2, r3
100012ba:	607b      	str	r3, [r7, #4]

       /* 2. Fixed point division Q24.8 / Q9.8 = Q15.0 */
       Q_15_0 ClockVal = (DCO_DCLK_MULTIPLIER << FRACBITS)/ FDiv_IDiv_Sum;
100012bc:	687b      	ldr	r3, [r7, #4]
100012be:	22fa      	movs	r2, #250	; 0xfa
100012c0:	0610      	lsls	r0, r2, #24
100012c2:	1c19      	adds	r1, r3, #0
100012c4:	f000 f928 	bl	10001518 <__aeabi_uidiv>
100012c8:	1c03      	adds	r3, r0, #0
100012ca:	603b      	str	r3, [r7, #0]
       Clock = ((uint32_t)ClockVal) * KHZ_MULTIPLIER;
100012cc:	683b      	ldr	r3, [r7, #0]
100012ce:	22fa      	movs	r2, #250	; 0xfa
100012d0:	0092      	lsls	r2, r2, #2
100012d2:	4353      	muls	r3, r2
100012d4:	617b      	str	r3, [r7, #20]
       Clock = Clock >> DCO_DCLK_DIVIDER;
100012d6:	697b      	ldr	r3, [r7, #20]
100012d8:	0a5b      	lsrs	r3, r3, #9
100012da:	617b      	str	r3, [r7, #20]
100012dc:	e001      	b.n	100012e2 <SystemCoreClockUpdate+0x6a>
     }
  }
  else
  {
    /* Divider bypassed. Simply divide DCO_DCLK by 2 */
    Clock = MCLK_MHZ;
100012de:	4b05      	ldr	r3, [pc, #20]	; (100012f4 <SystemCoreClockUpdate+0x7c>)
100012e0:	617b      	str	r3, [r7, #20]
  }

  /* Finally with the math class over, update SystemCoreClock */
  SystemCoreClock = Clock;  
100012e2:	4b05      	ldr	r3, [pc, #20]	; (100012f8 <SystemCoreClockUpdate+0x80>)
100012e4:	697a      	ldr	r2, [r7, #20]
100012e6:	601a      	str	r2, [r3, #0]
}
100012e8:	46bd      	mov	sp, r7
100012ea:	b006      	add	sp, #24
100012ec:	bd80      	pop	{r7, pc}
100012ee:	46c0      	nop			; (mov r8, r8)
100012f0:	40010300 	.word	0x40010300
100012f4:	01e84800 	.word	0x01e84800
100012f8:	20000ad0 	.word	0x20000ad0

100012fc <arm_copy_f32>:

void arm_copy_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize)
{
100012fc:	b530      	push	{r4, r5, lr}
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
100012fe:	2a00      	cmp	r2, #0
10001300:	d019      	beq.n	10001336 <arm_copy_f32+0x3a>
10001302:	2301      	movs	r3, #1
10001304:	1c1d      	adds	r5, r3, #0
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
10001306:	c808      	ldmia	r0!, {r3}
10001308:	1e54      	subs	r4, r2, #1
1000130a:	4025      	ands	r5, r4
1000130c:	c108      	stmia	r1!, {r3}
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
1000130e:	2c00      	cmp	r4, #0
10001310:	d011      	beq.n	10001336 <arm_copy_f32+0x3a>
10001312:	2d00      	cmp	r5, #0
10001314:	d004      	beq.n	10001320 <arm_copy_f32+0x24>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
10001316:	c810      	ldmia	r0!, {r4}
10001318:	c110      	stmia	r1!, {r4}

    /* Decrement the loop counter */
    blkCnt--;
1000131a:	1e94      	subs	r4, r2, #2
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
1000131c:	2c00      	cmp	r4, #0
1000131e:	d00a      	beq.n	10001336 <arm_copy_f32+0x3a>
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
10001320:	1c02      	adds	r2, r0, #0
10001322:	ca20      	ldmia	r2!, {r5}
10001324:	1c0b      	adds	r3, r1, #0
10001326:	c320      	stmia	r3!, {r5}
10001328:	6840      	ldr	r0, [r0, #4]

    /* Decrement the loop counter */
    blkCnt--;
1000132a:	3c02      	subs	r4, #2

  while(blkCnt > 0u)
  {
    /* C = A */
    /* Copy and then store the results in the destination buffer */
    *pDst++ = *pSrc++;
1000132c:	6048      	str	r0, [r1, #4]
1000132e:	1d10      	adds	r0, r2, #4
10001330:	1d19      	adds	r1, r3, #4
  /* Loop over blockSize number of values */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
10001332:	2c00      	cmp	r4, #0
10001334:	d1f4      	bne.n	10001320 <arm_copy_f32+0x24>
    *pDst++ = *pSrc++;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
10001336:	bd30      	pop	{r4, r5, pc}

10001338 <arm_fill_f32>:

void arm_fill_f32(
  float32_t value,
  float32_t * pDst,
  uint32_t blockSize)
{
10001338:	b510      	push	{r4, lr}
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
1000133a:	2a00      	cmp	r2, #0
1000133c:	d012      	beq.n	10001364 <arm_fill_f32+0x2c>
1000133e:	1e54      	subs	r4, r2, #1
10001340:	2301      	movs	r3, #1
10001342:	4023      	ands	r3, r4
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
10001344:	c101      	stmia	r1!, {r0}
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
10001346:	2c00      	cmp	r4, #0
10001348:	d00c      	beq.n	10001364 <arm_fill_f32+0x2c>
1000134a:	2b00      	cmp	r3, #0
1000134c:	d003      	beq.n	10001356 <arm_fill_f32+0x1e>
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;

    /* Decrement the loop counter */
    blkCnt--;
1000134e:	1e94      	subs	r4, r2, #2

  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
10001350:	c101      	stmia	r1!, {r0}
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
10001352:	2c00      	cmp	r4, #0
10001354:	d006      	beq.n	10001364 <arm_fill_f32+0x2c>
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
10001356:	1c0a      	adds	r2, r1, #0
10001358:	c201      	stmia	r2!, {r0}

    /* Decrement the loop counter */
    blkCnt--;
1000135a:	3c02      	subs	r4, #2

  while(blkCnt > 0u)
  {
    /* C = value */
    /* Fill the value in the destination buffer */
    *pDst++ = value;
1000135c:	6048      	str	r0, [r1, #4]
1000135e:	1d11      	adds	r1, r2, #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
10001360:	2c00      	cmp	r4, #0
10001362:	d1f8      	bne.n	10001356 <arm_fill_f32+0x1e>
    *pDst++ = value;

    /* Decrement the loop counter */
    blkCnt--;
  }
}
10001364:	bd10      	pop	{r4, pc}
10001366:	46c0      	nop			; (mov r8, r8)

10001368 <arm_dot_prod_f32>:
void arm_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result)
{
10001368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000136a:	4656      	mov	r6, sl
1000136c:	465f      	mov	r7, fp
1000136e:	464d      	mov	r5, r9
10001370:	4644      	mov	r4, r8
10001372:	b4f0      	push	{r4, r5, r6, r7}
10001374:	469a      	mov	sl, r3
10001376:	1e16      	subs	r6, r2, #0
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
10001378:	d046      	beq.n	10001408 <arm_dot_prod_f32+0xa0>
1000137a:	1e57      	subs	r7, r2, #1
1000137c:	2301      	movs	r3, #1
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
1000137e:	1c05      	adds	r5, r0, #0
10001380:	1c0c      	adds	r4, r1, #0
10001382:	403b      	ands	r3, r7
10001384:	cc02      	ldmia	r4!, {r1}
10001386:	cd01      	ldmia	r5!, {r0}
10001388:	469b      	mov	fp, r3
1000138a:	f000 fbdd 	bl	10001b48 <__aeabi_fmul>
1000138e:	1c01      	adds	r1, r0, #0
10001390:	2000      	movs	r0, #0
10001392:	f000 f94b 	bl	1000162c <__aeabi_fadd>

    /* Decrement the loop counter */
    blkCnt--;
10001396:	46b8      	mov	r8, r7

  while(blkCnt > 0u)
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
10001398:	4681      	mov	r9, r0
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
1000139a:	2f00      	cmp	r7, #0
1000139c:	d02b      	beq.n	100013f6 <arm_dot_prod_f32+0x8e>
1000139e:	4658      	mov	r0, fp
100013a0:	2800      	cmp	r0, #0
100013a2:	d00c      	beq.n	100013be <arm_dot_prod_f32+0x56>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
100013a4:	cc02      	ldmia	r4!, {r1}
100013a6:	cd01      	ldmia	r5!, {r0}
100013a8:	f000 fbce 	bl	10001b48 <__aeabi_fmul>
100013ac:	1c01      	adds	r1, r0, #0
100013ae:	4648      	mov	r0, r9
100013b0:	f000 f93c 	bl	1000162c <__aeabi_fadd>

    /* Decrement the loop counter */
    blkCnt--;
100013b4:	3e02      	subs	r6, #2

  while(blkCnt > 0u)
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
100013b6:	4681      	mov	r9, r0

    /* Decrement the loop counter */
    blkCnt--;
100013b8:	46b0      	mov	r8, r6
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
100013ba:	2e00      	cmp	r6, #0
100013bc:	d01b      	beq.n	100013f6 <arm_dot_prod_f32+0x8e>
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
100013be:	1c2f      	adds	r7, r5, #0
100013c0:	1c26      	adds	r6, r4, #0
100013c2:	ce02      	ldmia	r6!, {r1}
100013c4:	cf01      	ldmia	r7!, {r0}
100013c6:	f000 fbbf 	bl	10001b48 <__aeabi_fmul>
100013ca:	1c01      	adds	r1, r0, #0
100013cc:	4648      	mov	r0, r9
100013ce:	f000 f92d 	bl	1000162c <__aeabi_fadd>
100013d2:	6861      	ldr	r1, [r4, #4]
100013d4:	4683      	mov	fp, r0
100013d6:	6868      	ldr	r0, [r5, #4]
100013d8:	f000 fbb6 	bl	10001b48 <__aeabi_fmul>
100013dc:	1c01      	adds	r1, r0, #0
100013de:	4658      	mov	r0, fp
100013e0:	f000 f924 	bl	1000162c <__aeabi_fadd>

    /* Decrement the loop counter */
    blkCnt--;
100013e4:	2102      	movs	r1, #2
100013e6:	424a      	negs	r2, r1
100013e8:	4490      	add	r8, r2
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
100013ea:	4643      	mov	r3, r8
100013ec:	1d3d      	adds	r5, r7, #4
  {
    /* C = A[0]* B[0] + A[1]* B[1] + A[2]* B[2] + .....+ A[blockSize-1]* B[blockSize-1] */
    /* Calculate dot product and then store the result in a temporary buffer. */
    sum += (*pSrcA++) * (*pSrcB++);
100013ee:	4681      	mov	r9, r0
100013f0:	1d34      	adds	r4, r6, #4
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */


  while(blkCnt > 0u)
100013f2:	2b00      	cmp	r3, #0
100013f4:	d1e3      	bne.n	100013be <arm_dot_prod_f32+0x56>

    /* Decrement the loop counter */
    blkCnt--;
  }
  /* Store the result back in the destination buffer */
  *result = sum;
100013f6:	464d      	mov	r5, r9
100013f8:	4654      	mov	r4, sl
100013fa:	6025      	str	r5, [r4, #0]
}
100013fc:	bc3c      	pop	{r2, r3, r4, r5}
100013fe:	4690      	mov	r8, r2
10001400:	4699      	mov	r9, r3
10001402:	46a2      	mov	sl, r4
10001404:	46ab      	mov	fp, r5
10001406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result)
{
  float32_t sum = 0.0f;                          /* Temporary result storage */
10001408:	2200      	movs	r2, #0
1000140a:	4691      	mov	r9, r2
1000140c:	e7f3      	b.n	100013f6 <arm_dot_prod_f32+0x8e>
1000140e:	46c0      	nop			; (mov r8, r8)

10001410 <arm_mult_f32>:
void arm_mult_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
10001410:	b5f0      	push	{r4, r5, r6, r7, lr}
10001412:	4657      	mov	r7, sl
10001414:	464e      	mov	r6, r9
10001416:	4645      	mov	r5, r8
10001418:	b4e0      	push	{r5, r6, r7}
1000141a:	1c14      	adds	r4, r2, #0
1000141c:	1e1f      	subs	r7, r3, #0
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
1000141e:	d034      	beq.n	1000148a <arm_mult_f32+0x7a>
10001420:	1e5a      	subs	r2, r3, #1
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
10001422:	1c06      	adds	r6, r0, #0
10001424:	2301      	movs	r3, #1
10001426:	1c0d      	adds	r5, r1, #0
10001428:	4692      	mov	sl, r2
1000142a:	ce01      	ldmia	r6!, {r0}
1000142c:	401a      	ands	r2, r3
1000142e:	cd02      	ldmia	r5!, {r1}
10001430:	4690      	mov	r8, r2
10001432:	f000 fb89 	bl	10001b48 <__aeabi_fmul>
10001436:	c401      	stmia	r4!, {r0}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
10001438:	4650      	mov	r0, sl
1000143a:	2800      	cmp	r0, #0
1000143c:	d025      	beq.n	1000148a <arm_mult_f32+0x7a>
1000143e:	4641      	mov	r1, r8
10001440:	2900      	cmp	r1, #0
10001442:	d008      	beq.n	10001456 <arm_mult_f32+0x46>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
10001444:	ce01      	ldmia	r6!, {r0}
10001446:	cd02      	ldmia	r5!, {r1}
10001448:	f000 fb7e 	bl	10001b48 <__aeabi_fmul>

    /* Decrement the blockSize loop counter */
    blkCnt--;
1000144c:	3f02      	subs	r7, #2

  while(blkCnt > 0u)
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
1000144e:	c401      	stmia	r4!, {r0}

    /* Decrement the blockSize loop counter */
    blkCnt--;
10001450:	46ba      	mov	sl, r7
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
10001452:	2f00      	cmp	r7, #0
10001454:	d019      	beq.n	1000148a <arm_mult_f32+0x7a>
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
10001456:	1c37      	adds	r7, r6, #0
10001458:	1c2a      	adds	r2, r5, #0
1000145a:	3704      	adds	r7, #4
1000145c:	3204      	adds	r2, #4
1000145e:	3a04      	subs	r2, #4
10001460:	3f04      	subs	r7, #4
10001462:	ca02      	ldmia	r2!, {r1}
10001464:	cf01      	ldmia	r7!, {r0}
10001466:	f000 fb6f 	bl	10001b48 <__aeabi_fmul>
1000146a:	1c27      	adds	r7, r4, #0
1000146c:	c701      	stmia	r7!, {r0}
1000146e:	6869      	ldr	r1, [r5, #4]
10001470:	6870      	ldr	r0, [r6, #4]
10001472:	f000 fb69 	bl	10001b48 <__aeabi_fmul>

    /* Decrement the blockSize loop counter */
    blkCnt--;
10001476:	2302      	movs	r3, #2

  while(blkCnt > 0u)
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
10001478:	6060      	str	r0, [r4, #4]

    /* Decrement the blockSize loop counter */
    blkCnt--;
1000147a:	4258      	negs	r0, r3
1000147c:	4482      	add	sl, r0
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
1000147e:	4651      	mov	r1, sl
10001480:	3608      	adds	r6, #8
10001482:	3508      	adds	r5, #8
  {
    /* C = A * B */
    /* Multiply the inputs and store the results in output buffer */
    *pDst++ = (*pSrcA++) * (*pSrcB++);
10001484:	1d3c      	adds	r4, r7, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
10001486:	2900      	cmp	r1, #0
10001488:	d1e5      	bne.n	10001456 <arm_mult_f32+0x46>
    *pDst++ = (*pSrcA++) * (*pSrcB++);

    /* Decrement the blockSize loop counter */
    blkCnt--;
  }
}
1000148a:	bc1c      	pop	{r2, r3, r4}
1000148c:	4690      	mov	r8, r2
1000148e:	4699      	mov	r9, r3
10001490:	46a2      	mov	sl, r4
10001492:	bdf0      	pop	{r4, r5, r6, r7, pc}

10001494 <arm_sub_f32>:
void arm_sub_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize)
{
10001494:	b5f0      	push	{r4, r5, r6, r7, lr}
10001496:	4657      	mov	r7, sl
10001498:	464e      	mov	r6, r9
1000149a:	4645      	mov	r5, r8
1000149c:	b4e0      	push	{r5, r6, r7}
1000149e:	1c14      	adds	r4, r2, #0
100014a0:	1e1f      	subs	r7, r3, #0
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
100014a2:	d034      	beq.n	1000150e <arm_sub_f32+0x7a>
100014a4:	1e5a      	subs	r2, r3, #1
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
100014a6:	1c06      	adds	r6, r0, #0
100014a8:	2301      	movs	r3, #1
100014aa:	1c0d      	adds	r5, r1, #0
100014ac:	4692      	mov	sl, r2
100014ae:	ce01      	ldmia	r6!, {r0}
100014b0:	401a      	ands	r2, r3
100014b2:	cd02      	ldmia	r5!, {r1}
100014b4:	4690      	mov	r8, r2
100014b6:	f000 fc77 	bl	10001da8 <__aeabi_fsub>
100014ba:	c401      	stmia	r4!, {r0}
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
100014bc:	4650      	mov	r0, sl
100014be:	2800      	cmp	r0, #0
100014c0:	d025      	beq.n	1000150e <arm_sub_f32+0x7a>
100014c2:	4641      	mov	r1, r8
100014c4:	2900      	cmp	r1, #0
100014c6:	d008      	beq.n	100014da <arm_sub_f32+0x46>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
100014c8:	ce01      	ldmia	r6!, {r0}
100014ca:	cd02      	ldmia	r5!, {r1}
100014cc:	f000 fc6c 	bl	10001da8 <__aeabi_fsub>

    /* Decrement the loop counter */
    blkCnt--;
100014d0:	3f02      	subs	r7, #2

  while(blkCnt > 0u)
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
100014d2:	c401      	stmia	r4!, {r0}

    /* Decrement the loop counter */
    blkCnt--;
100014d4:	46ba      	mov	sl, r7
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
100014d6:	2f00      	cmp	r7, #0
100014d8:	d019      	beq.n	1000150e <arm_sub_f32+0x7a>
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
100014da:	1c37      	adds	r7, r6, #0
100014dc:	1c2a      	adds	r2, r5, #0
100014de:	3704      	adds	r7, #4
100014e0:	3204      	adds	r2, #4
100014e2:	3a04      	subs	r2, #4
100014e4:	3f04      	subs	r7, #4
100014e6:	ca02      	ldmia	r2!, {r1}
100014e8:	cf01      	ldmia	r7!, {r0}
100014ea:	f000 fc5d 	bl	10001da8 <__aeabi_fsub>
100014ee:	1c27      	adds	r7, r4, #0
100014f0:	c701      	stmia	r7!, {r0}
100014f2:	6869      	ldr	r1, [r5, #4]
100014f4:	6870      	ldr	r0, [r6, #4]
100014f6:	f000 fc57 	bl	10001da8 <__aeabi_fsub>

    /* Decrement the loop counter */
    blkCnt--;
100014fa:	2302      	movs	r3, #2

  while(blkCnt > 0u)
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
100014fc:	6060      	str	r0, [r4, #4]

    /* Decrement the loop counter */
    blkCnt--;
100014fe:	4258      	negs	r0, r3
10001500:	4482      	add	sl, r0
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
10001502:	4651      	mov	r1, sl
10001504:	3608      	adds	r6, #8
10001506:	3508      	adds	r5, #8
  {
    /* C = A - B */
    /* Subtract and then store the results in the destination buffer. */
    *pDst++ = (*pSrcA++) - (*pSrcB++);
10001508:	1d3c      	adds	r4, r7, #4
  /* Initialize blkCnt with number of samples */
  blkCnt = blockSize;

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

  while(blkCnt > 0u)
1000150a:	2900      	cmp	r1, #0
1000150c:	d1e5      	bne.n	100014da <arm_sub_f32+0x46>
    *pDst++ = (*pSrcA++) - (*pSrcB++);

    /* Decrement the loop counter */
    blkCnt--;
  }
}
1000150e:	bc1c      	pop	{r2, r3, r4}
10001510:	4690      	mov	r8, r2
10001512:	4699      	mov	r9, r3
10001514:	46a2      	mov	sl, r4
10001516:	bdf0      	pop	{r4, r5, r6, r7, pc}

10001518 <__aeabi_uidiv>:
10001518:	2900      	cmp	r1, #0
1000151a:	d034      	beq.n	10001586 <.udivsi3_skip_div0_test+0x6a>

1000151c <.udivsi3_skip_div0_test>:
1000151c:	2301      	movs	r3, #1
1000151e:	2200      	movs	r2, #0
10001520:	b410      	push	{r4}
10001522:	4288      	cmp	r0, r1
10001524:	d32c      	bcc.n	10001580 <.udivsi3_skip_div0_test+0x64>
10001526:	2401      	movs	r4, #1
10001528:	0724      	lsls	r4, r4, #28
1000152a:	42a1      	cmp	r1, r4
1000152c:	d204      	bcs.n	10001538 <.udivsi3_skip_div0_test+0x1c>
1000152e:	4281      	cmp	r1, r0
10001530:	d202      	bcs.n	10001538 <.udivsi3_skip_div0_test+0x1c>
10001532:	0109      	lsls	r1, r1, #4
10001534:	011b      	lsls	r3, r3, #4
10001536:	e7f8      	b.n	1000152a <.udivsi3_skip_div0_test+0xe>
10001538:	00e4      	lsls	r4, r4, #3
1000153a:	42a1      	cmp	r1, r4
1000153c:	d204      	bcs.n	10001548 <.udivsi3_skip_div0_test+0x2c>
1000153e:	4281      	cmp	r1, r0
10001540:	d202      	bcs.n	10001548 <.udivsi3_skip_div0_test+0x2c>
10001542:	0049      	lsls	r1, r1, #1
10001544:	005b      	lsls	r3, r3, #1
10001546:	e7f8      	b.n	1000153a <.udivsi3_skip_div0_test+0x1e>
10001548:	4288      	cmp	r0, r1
1000154a:	d301      	bcc.n	10001550 <.udivsi3_skip_div0_test+0x34>
1000154c:	1a40      	subs	r0, r0, r1
1000154e:	431a      	orrs	r2, r3
10001550:	084c      	lsrs	r4, r1, #1
10001552:	42a0      	cmp	r0, r4
10001554:	d302      	bcc.n	1000155c <.udivsi3_skip_div0_test+0x40>
10001556:	1b00      	subs	r0, r0, r4
10001558:	085c      	lsrs	r4, r3, #1
1000155a:	4322      	orrs	r2, r4
1000155c:	088c      	lsrs	r4, r1, #2
1000155e:	42a0      	cmp	r0, r4
10001560:	d302      	bcc.n	10001568 <.udivsi3_skip_div0_test+0x4c>
10001562:	1b00      	subs	r0, r0, r4
10001564:	089c      	lsrs	r4, r3, #2
10001566:	4322      	orrs	r2, r4
10001568:	08cc      	lsrs	r4, r1, #3
1000156a:	42a0      	cmp	r0, r4
1000156c:	d302      	bcc.n	10001574 <.udivsi3_skip_div0_test+0x58>
1000156e:	1b00      	subs	r0, r0, r4
10001570:	08dc      	lsrs	r4, r3, #3
10001572:	4322      	orrs	r2, r4
10001574:	2800      	cmp	r0, #0
10001576:	d003      	beq.n	10001580 <.udivsi3_skip_div0_test+0x64>
10001578:	091b      	lsrs	r3, r3, #4
1000157a:	d001      	beq.n	10001580 <.udivsi3_skip_div0_test+0x64>
1000157c:	0909      	lsrs	r1, r1, #4
1000157e:	e7e3      	b.n	10001548 <.udivsi3_skip_div0_test+0x2c>
10001580:	1c10      	adds	r0, r2, #0
10001582:	bc10      	pop	{r4}
10001584:	4770      	bx	lr
10001586:	2800      	cmp	r0, #0
10001588:	d001      	beq.n	1000158e <.udivsi3_skip_div0_test+0x72>
1000158a:	2000      	movs	r0, #0
1000158c:	43c0      	mvns	r0, r0
1000158e:	b407      	push	{r0, r1, r2}
10001590:	4802      	ldr	r0, [pc, #8]	; (1000159c <.udivsi3_skip_div0_test+0x80>)
10001592:	a102      	add	r1, pc, #8	; (adr r1, 1000159c <.udivsi3_skip_div0_test+0x80>)
10001594:	1840      	adds	r0, r0, r1
10001596:	9002      	str	r0, [sp, #8]
10001598:	bd03      	pop	{r0, r1, pc}
1000159a:	46c0      	nop			; (mov r8, r8)
1000159c:	00000019 	.word	0x00000019

100015a0 <__aeabi_uidivmod>:
100015a0:	2900      	cmp	r1, #0
100015a2:	d0f0      	beq.n	10001586 <.udivsi3_skip_div0_test+0x6a>
100015a4:	b503      	push	{r0, r1, lr}
100015a6:	f7ff ffb9 	bl	1000151c <.udivsi3_skip_div0_test>
100015aa:	bc0e      	pop	{r1, r2, r3}
100015ac:	4342      	muls	r2, r0
100015ae:	1a89      	subs	r1, r1, r2
100015b0:	4718      	bx	r3
100015b2:	46c0      	nop			; (mov r8, r8)

100015b4 <__aeabi_idiv0>:
100015b4:	4770      	bx	lr
100015b6:	46c0      	nop			; (mov r8, r8)

100015b8 <__aeabi_cfrcmple>:
100015b8:	4684      	mov	ip, r0
100015ba:	1c08      	adds	r0, r1, #0
100015bc:	4661      	mov	r1, ip
100015be:	e7ff      	b.n	100015c0 <__aeabi_cfcmpeq>

100015c0 <__aeabi_cfcmpeq>:
100015c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100015c2:	f000 fa79 	bl	10001ab8 <__lesf2>
100015c6:	2800      	cmp	r0, #0
100015c8:	d401      	bmi.n	100015ce <__aeabi_cfcmpeq+0xe>
100015ca:	2100      	movs	r1, #0
100015cc:	42c8      	cmn	r0, r1
100015ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

100015d0 <__aeabi_fcmpeq>:
100015d0:	b510      	push	{r4, lr}
100015d2:	f000 fa01 	bl	100019d8 <__eqsf2>
100015d6:	4240      	negs	r0, r0
100015d8:	3001      	adds	r0, #1
100015da:	bd10      	pop	{r4, pc}

100015dc <__aeabi_fcmplt>:
100015dc:	b510      	push	{r4, lr}
100015de:	f000 fa6b 	bl	10001ab8 <__lesf2>
100015e2:	2800      	cmp	r0, #0
100015e4:	db01      	blt.n	100015ea <__aeabi_fcmplt+0xe>
100015e6:	2000      	movs	r0, #0
100015e8:	bd10      	pop	{r4, pc}
100015ea:	2001      	movs	r0, #1
100015ec:	bd10      	pop	{r4, pc}
100015ee:	46c0      	nop			; (mov r8, r8)

100015f0 <__aeabi_fcmple>:
100015f0:	b510      	push	{r4, lr}
100015f2:	f000 fa61 	bl	10001ab8 <__lesf2>
100015f6:	2800      	cmp	r0, #0
100015f8:	dd01      	ble.n	100015fe <__aeabi_fcmple+0xe>
100015fa:	2000      	movs	r0, #0
100015fc:	bd10      	pop	{r4, pc}
100015fe:	2001      	movs	r0, #1
10001600:	bd10      	pop	{r4, pc}
10001602:	46c0      	nop			; (mov r8, r8)

10001604 <__aeabi_fcmpgt>:
10001604:	b510      	push	{r4, lr}
10001606:	f000 fa0f 	bl	10001a28 <__gesf2>
1000160a:	2800      	cmp	r0, #0
1000160c:	dc01      	bgt.n	10001612 <__aeabi_fcmpgt+0xe>
1000160e:	2000      	movs	r0, #0
10001610:	bd10      	pop	{r4, pc}
10001612:	2001      	movs	r0, #1
10001614:	bd10      	pop	{r4, pc}
10001616:	46c0      	nop			; (mov r8, r8)

10001618 <__aeabi_fcmpge>:
10001618:	b510      	push	{r4, lr}
1000161a:	f000 fa05 	bl	10001a28 <__gesf2>
1000161e:	2800      	cmp	r0, #0
10001620:	da01      	bge.n	10001626 <__aeabi_fcmpge+0xe>
10001622:	2000      	movs	r0, #0
10001624:	bd10      	pop	{r4, pc}
10001626:	2001      	movs	r0, #1
10001628:	bd10      	pop	{r4, pc}
1000162a:	46c0      	nop			; (mov r8, r8)

1000162c <__aeabi_fadd>:
1000162c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000162e:	0243      	lsls	r3, r0, #9
10001630:	0042      	lsls	r2, r0, #1
10001632:	024f      	lsls	r7, r1, #9
10001634:	004c      	lsls	r4, r1, #1
10001636:	0fc0      	lsrs	r0, r0, #31
10001638:	099b      	lsrs	r3, r3, #6
1000163a:	0e12      	lsrs	r2, r2, #24
1000163c:	1c06      	adds	r6, r0, #0
1000163e:	469c      	mov	ip, r3
10001640:	0e24      	lsrs	r4, r4, #24
10001642:	0fc9      	lsrs	r1, r1, #31
10001644:	09bf      	lsrs	r7, r7, #6
10001646:	4288      	cmp	r0, r1
10001648:	d057      	beq.n	100016fa <__aeabi_fadd+0xce>
1000164a:	1b15      	subs	r5, r2, r4
1000164c:	2d00      	cmp	r5, #0
1000164e:	dc00      	bgt.n	10001652 <__aeabi_fadd+0x26>
10001650:	e07e      	b.n	10001750 <__aeabi_fadd+0x124>
10001652:	2c00      	cmp	r4, #0
10001654:	d141      	bne.n	100016da <__aeabi_fadd+0xae>
10001656:	2f00      	cmp	r7, #0
10001658:	d064      	beq.n	10001724 <__aeabi_fadd+0xf8>
1000165a:	3d01      	subs	r5, #1
1000165c:	2d00      	cmp	r5, #0
1000165e:	d000      	beq.n	10001662 <__aeabi_fadd+0x36>
10001660:	e0ab      	b.n	100017ba <__aeabi_fadd+0x18e>
10001662:	1bdb      	subs	r3, r3, r7
10001664:	1c14      	adds	r4, r2, #0
10001666:	1c06      	adds	r6, r0, #0
10001668:	0159      	lsls	r1, r3, #5
1000166a:	d544      	bpl.n	100016f6 <__aeabi_fadd+0xca>
1000166c:	019a      	lsls	r2, r3, #6
1000166e:	0995      	lsrs	r5, r2, #6
10001670:	1c28      	adds	r0, r5, #0
10001672:	f001 f923 	bl	100028bc <__clzsi2>
10001676:	3805      	subs	r0, #5
10001678:	4085      	lsls	r5, r0
1000167a:	4284      	cmp	r4, r0
1000167c:	dd00      	ble.n	10001680 <__aeabi_fadd+0x54>
1000167e:	e079      	b.n	10001774 <__aeabi_fadd+0x148>
10001680:	1b00      	subs	r0, r0, r4
10001682:	241f      	movs	r4, #31
10001684:	1c2b      	adds	r3, r5, #0
10001686:	1c41      	adds	r1, r0, #1
10001688:	1a22      	subs	r2, r4, r0
1000168a:	40cb      	lsrs	r3, r1
1000168c:	4095      	lsls	r5, r2
1000168e:	1c1f      	adds	r7, r3, #0
10001690:	1c2b      	adds	r3, r5, #0
10001692:	1e5d      	subs	r5, r3, #1
10001694:	41ab      	sbcs	r3, r5
10001696:	433b      	orrs	r3, r7
10001698:	2501      	movs	r5, #1
1000169a:	2400      	movs	r4, #0
1000169c:	200f      	movs	r0, #15
1000169e:	4018      	ands	r0, r3
100016a0:	2804      	cmp	r0, #4
100016a2:	d000      	beq.n	100016a6 <__aeabi_fadd+0x7a>
100016a4:	3304      	adds	r3, #4
100016a6:	2180      	movs	r1, #128	; 0x80
100016a8:	04cf      	lsls	r7, r1, #19
100016aa:	2201      	movs	r2, #1
100016ac:	401f      	ands	r7, r3
100016ae:	4016      	ands	r6, r2
100016b0:	2f00      	cmp	r7, #0
100016b2:	d005      	beq.n	100016c0 <__aeabi_fadd+0x94>
100016b4:	2dff      	cmp	r5, #255	; 0xff
100016b6:	d05a      	beq.n	1000176e <__aeabi_fadd+0x142>
100016b8:	4cb3      	ldr	r4, [pc, #716]	; (10001988 <__aeabi_fadd+0x35c>)
100016ba:	4023      	ands	r3, r4
100016bc:	1c2c      	adds	r4, r5, #0
100016be:	3501      	adds	r5, #1
100016c0:	b2ed      	uxtb	r5, r5
100016c2:	08da      	lsrs	r2, r3, #3
100016c4:	2d01      	cmp	r5, #1
100016c6:	dd3b      	ble.n	10001740 <__aeabi_fadd+0x114>
100016c8:	0253      	lsls	r3, r2, #9
100016ca:	0a5a      	lsrs	r2, r3, #9
100016cc:	b2e4      	uxtb	r4, r4
100016ce:	05e4      	lsls	r4, r4, #23
100016d0:	4322      	orrs	r2, r4
100016d2:	07f6      	lsls	r6, r6, #31
100016d4:	1c10      	adds	r0, r2, #0
100016d6:	4330      	orrs	r0, r6
100016d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100016da:	2aff      	cmp	r2, #255	; 0xff
100016dc:	d02b      	beq.n	10001736 <__aeabi_fadd+0x10a>
100016de:	2180      	movs	r1, #128	; 0x80
100016e0:	04cc      	lsls	r4, r1, #19
100016e2:	4327      	orrs	r7, r4
100016e4:	2301      	movs	r3, #1
100016e6:	2d1b      	cmp	r5, #27
100016e8:	dd49      	ble.n	1000177e <__aeabi_fadd+0x152>
100016ea:	4667      	mov	r7, ip
100016ec:	1afb      	subs	r3, r7, r3
100016ee:	1c14      	adds	r4, r2, #0
100016f0:	1c06      	adds	r6, r0, #0
100016f2:	0159      	lsls	r1, r3, #5
100016f4:	d4ba      	bmi.n	1000166c <__aeabi_fadd+0x40>
100016f6:	1c65      	adds	r5, r4, #1
100016f8:	e7d0      	b.n	1000169c <__aeabi_fadd+0x70>
100016fa:	1b15      	subs	r5, r2, r4
100016fc:	2d00      	cmp	r5, #0
100016fe:	dd4f      	ble.n	100017a0 <__aeabi_fadd+0x174>
10001700:	2c00      	cmp	r4, #0
10001702:	d013      	beq.n	1000172c <__aeabi_fadd+0x100>
10001704:	2aff      	cmp	r2, #255	; 0xff
10001706:	d05a      	beq.n	100017be <__aeabi_fadd+0x192>
10001708:	2480      	movs	r4, #128	; 0x80
1000170a:	04e1      	lsls	r1, r4, #19
1000170c:	430f      	orrs	r7, r1
1000170e:	2301      	movs	r3, #1
10001710:	2d1b      	cmp	r5, #27
10001712:	dc00      	bgt.n	10001716 <__aeabi_fadd+0xea>
10001714:	e0b0      	b.n	10001878 <__aeabi_fadd+0x24c>
10001716:	4463      	add	r3, ip
10001718:	1c14      	adds	r4, r2, #0
1000171a:	0159      	lsls	r1, r3, #5
1000171c:	d455      	bmi.n	100017ca <__aeabi_fadd+0x19e>
1000171e:	1c65      	adds	r5, r4, #1
10001720:	1c06      	adds	r6, r0, #0
10001722:	e7bb      	b.n	1000169c <__aeabi_fadd+0x70>
10001724:	1c55      	adds	r5, r2, #1
10001726:	1c14      	adds	r4, r2, #0
10001728:	1c06      	adds	r6, r0, #0
1000172a:	e7b7      	b.n	1000169c <__aeabi_fadd+0x70>
1000172c:	2f00      	cmp	r7, #0
1000172e:	d17c      	bne.n	1000182a <__aeabi_fadd+0x1fe>
10001730:	1c55      	adds	r5, r2, #1
10001732:	1c14      	adds	r4, r2, #0
10001734:	e7b2      	b.n	1000169c <__aeabi_fadd+0x70>
10001736:	2780      	movs	r7, #128	; 0x80
10001738:	4663      	mov	r3, ip
1000173a:	007d      	lsls	r5, r7, #1
1000173c:	24ff      	movs	r4, #255	; 0xff
1000173e:	e7ad      	b.n	1000169c <__aeabi_fadd+0x70>
10001740:	2a00      	cmp	r2, #0
10001742:	d0c3      	beq.n	100016cc <__aeabi_fadd+0xa0>
10001744:	2c00      	cmp	r4, #0
10001746:	d028      	beq.n	1000179a <__aeabi_fadd+0x16e>
10001748:	2080      	movs	r0, #128	; 0x80
1000174a:	03c1      	lsls	r1, r0, #15
1000174c:	430a      	orrs	r2, r1
1000174e:	e7bb      	b.n	100016c8 <__aeabi_fadd+0x9c>
10001750:	2d00      	cmp	r5, #0
10001752:	d147      	bne.n	100017e4 <__aeabi_fadd+0x1b8>
10001754:	1c50      	adds	r0, r2, #1
10001756:	b2c3      	uxtb	r3, r0
10001758:	2b01      	cmp	r3, #1
1000175a:	dc00      	bgt.n	1000175e <__aeabi_fadd+0x132>
1000175c:	e096      	b.n	1000188c <__aeabi_fadd+0x260>
1000175e:	4664      	mov	r4, ip
10001760:	1be5      	subs	r5, r4, r7
10001762:	0168      	lsls	r0, r5, #5
10001764:	d558      	bpl.n	10001818 <__aeabi_fadd+0x1ec>
10001766:	1b3d      	subs	r5, r7, r4
10001768:	1c0e      	adds	r6, r1, #0
1000176a:	1c14      	adds	r4, r2, #0
1000176c:	e780      	b.n	10001670 <__aeabi_fadd+0x44>
1000176e:	24ff      	movs	r4, #255	; 0xff
10001770:	2200      	movs	r2, #0
10001772:	e7ac      	b.n	100016ce <__aeabi_fadd+0xa2>
10001774:	4b84      	ldr	r3, [pc, #528]	; (10001988 <__aeabi_fadd+0x35c>)
10001776:	1a24      	subs	r4, r4, r0
10001778:	402b      	ands	r3, r5
1000177a:	1c65      	adds	r5, r4, #1
1000177c:	e78e      	b.n	1000169c <__aeabi_fadd+0x70>
1000177e:	1c3e      	adds	r6, r7, #0
10001780:	2120      	movs	r1, #32
10001782:	40ee      	lsrs	r6, r5
10001784:	1b4d      	subs	r5, r1, r5
10001786:	40af      	lsls	r7, r5
10001788:	1c3b      	adds	r3, r7, #0
1000178a:	1e5f      	subs	r7, r3, #1
1000178c:	41bb      	sbcs	r3, r7
1000178e:	4333      	orrs	r3, r6
10001790:	4667      	mov	r7, ip
10001792:	1afb      	subs	r3, r7, r3
10001794:	1c14      	adds	r4, r2, #0
10001796:	1c06      	adds	r6, r0, #0
10001798:	e7ab      	b.n	100016f2 <__aeabi_fadd+0xc6>
1000179a:	0257      	lsls	r7, r2, #9
1000179c:	0a7a      	lsrs	r2, r7, #9
1000179e:	e796      	b.n	100016ce <__aeabi_fadd+0xa2>
100017a0:	2d00      	cmp	r5, #0
100017a2:	d17f      	bne.n	100018a4 <__aeabi_fadd+0x278>
100017a4:	1c54      	adds	r4, r2, #1
100017a6:	b2e1      	uxtb	r1, r4
100017a8:	2901      	cmp	r1, #1
100017aa:	dd53      	ble.n	10001854 <__aeabi_fadd+0x228>
100017ac:	2cff      	cmp	r4, #255	; 0xff
100017ae:	d100      	bne.n	100017b2 <__aeabi_fadd+0x186>
100017b0:	e09b      	b.n	100018ea <__aeabi_fadd+0x2be>
100017b2:	18fb      	adds	r3, r7, r3
100017b4:	085b      	lsrs	r3, r3, #1
100017b6:	1c95      	adds	r5, r2, #2
100017b8:	e770      	b.n	1000169c <__aeabi_fadd+0x70>
100017ba:	2aff      	cmp	r2, #255	; 0xff
100017bc:	d192      	bne.n	100016e4 <__aeabi_fadd+0xb8>
100017be:	1c06      	adds	r6, r0, #0
100017c0:	2080      	movs	r0, #128	; 0x80
100017c2:	4663      	mov	r3, ip
100017c4:	0045      	lsls	r5, r0, #1
100017c6:	24ff      	movs	r4, #255	; 0xff
100017c8:	e768      	b.n	1000169c <__aeabi_fadd+0x70>
100017ca:	1c67      	adds	r7, r4, #1
100017cc:	2fff      	cmp	r7, #255	; 0xff
100017ce:	d03c      	beq.n	1000184a <__aeabi_fadd+0x21e>
100017d0:	4a6d      	ldr	r2, [pc, #436]	; (10001988 <__aeabi_fadd+0x35c>)
100017d2:	2601      	movs	r6, #1
100017d4:	401e      	ands	r6, r3
100017d6:	4013      	ands	r3, r2
100017d8:	085b      	lsrs	r3, r3, #1
100017da:	4333      	orrs	r3, r6
100017dc:	1ca5      	adds	r5, r4, #2
100017de:	1c06      	adds	r6, r0, #0
100017e0:	1c3c      	adds	r4, r7, #0
100017e2:	e75b      	b.n	1000169c <__aeabi_fadd+0x70>
100017e4:	4268      	negs	r0, r5
100017e6:	2a00      	cmp	r2, #0
100017e8:	d025      	beq.n	10001836 <__aeabi_fadd+0x20a>
100017ea:	2cff      	cmp	r4, #255	; 0xff
100017ec:	d070      	beq.n	100018d0 <__aeabi_fadd+0x2a4>
100017ee:	2280      	movs	r2, #128	; 0x80
100017f0:	04d6      	lsls	r6, r2, #19
100017f2:	1c1d      	adds	r5, r3, #0
100017f4:	4335      	orrs	r5, r6
100017f6:	46ac      	mov	ip, r5
100017f8:	2601      	movs	r6, #1
100017fa:	281b      	cmp	r0, #27
100017fc:	dc09      	bgt.n	10001812 <__aeabi_fadd+0x1e6>
100017fe:	4662      	mov	r2, ip
10001800:	2520      	movs	r5, #32
10001802:	40c2      	lsrs	r2, r0
10001804:	1a2b      	subs	r3, r5, r0
10001806:	4660      	mov	r0, ip
10001808:	4098      	lsls	r0, r3
1000180a:	1c06      	adds	r6, r0, #0
1000180c:	1e70      	subs	r0, r6, #1
1000180e:	4186      	sbcs	r6, r0
10001810:	4316      	orrs	r6, r2
10001812:	1bbb      	subs	r3, r7, r6
10001814:	1c0e      	adds	r6, r1, #0
10001816:	e727      	b.n	10001668 <__aeabi_fadd+0x3c>
10001818:	1c14      	adds	r4, r2, #0
1000181a:	2d00      	cmp	r5, #0
1000181c:	d000      	beq.n	10001820 <__aeabi_fadd+0x1f4>
1000181e:	e727      	b.n	10001670 <__aeabi_fadd+0x44>
10001820:	2600      	movs	r6, #0
10001822:	2501      	movs	r5, #1
10001824:	2304      	movs	r3, #4
10001826:	2400      	movs	r4, #0
10001828:	e74a      	b.n	100016c0 <__aeabi_fadd+0x94>
1000182a:	3d01      	subs	r5, #1
1000182c:	2d00      	cmp	r5, #0
1000182e:	d108      	bne.n	10001842 <__aeabi_fadd+0x216>
10001830:	18fb      	adds	r3, r7, r3
10001832:	1c14      	adds	r4, r2, #0
10001834:	e771      	b.n	1000171a <__aeabi_fadd+0xee>
10001836:	2b00      	cmp	r3, #0
10001838:	d150      	bne.n	100018dc <__aeabi_fadd+0x2b0>
1000183a:	1c65      	adds	r5, r4, #1
1000183c:	1c3b      	adds	r3, r7, #0
1000183e:	1c0e      	adds	r6, r1, #0
10001840:	e72c      	b.n	1000169c <__aeabi_fadd+0x70>
10001842:	2aff      	cmp	r2, #255	; 0xff
10001844:	d000      	beq.n	10001848 <__aeabi_fadd+0x21c>
10001846:	e762      	b.n	1000170e <__aeabi_fadd+0xe2>
10001848:	e7b9      	b.n	100017be <__aeabi_fadd+0x192>
1000184a:	2380      	movs	r3, #128	; 0x80
1000184c:	005d      	lsls	r5, r3, #1
1000184e:	24ff      	movs	r4, #255	; 0xff
10001850:	2304      	movs	r3, #4
10001852:	e735      	b.n	100016c0 <__aeabi_fadd+0x94>
10001854:	2a00      	cmp	r2, #0
10001856:	d17c      	bne.n	10001952 <__aeabi_fadd+0x326>
10001858:	2b00      	cmp	r3, #0
1000185a:	d100      	bne.n	1000185e <__aeabi_fadd+0x232>
1000185c:	e0a1      	b.n	100019a2 <__aeabi_fadd+0x376>
1000185e:	2f00      	cmp	r7, #0
10001860:	d100      	bne.n	10001864 <__aeabi_fadd+0x238>
10001862:	e0af      	b.n	100019c4 <__aeabi_fadd+0x398>
10001864:	18fb      	adds	r3, r7, r3
10001866:	0159      	lsls	r1, r3, #5
10001868:	d400      	bmi.n	1000186c <__aeabi_fadd+0x240>
1000186a:	e0b0      	b.n	100019ce <__aeabi_fadd+0x3a2>
1000186c:	4e46      	ldr	r6, [pc, #280]	; (10001988 <__aeabi_fadd+0x35c>)
1000186e:	2502      	movs	r5, #2
10001870:	4033      	ands	r3, r6
10001872:	2401      	movs	r4, #1
10001874:	1c06      	adds	r6, r0, #0
10001876:	e711      	b.n	1000169c <__aeabi_fadd+0x70>
10001878:	1c3c      	adds	r4, r7, #0
1000187a:	2320      	movs	r3, #32
1000187c:	40ec      	lsrs	r4, r5
1000187e:	1b5d      	subs	r5, r3, r5
10001880:	40af      	lsls	r7, r5
10001882:	1c3b      	adds	r3, r7, #0
10001884:	1e5f      	subs	r7, r3, #1
10001886:	41bb      	sbcs	r3, r7
10001888:	4323      	orrs	r3, r4
1000188a:	e744      	b.n	10001716 <__aeabi_fadd+0xea>
1000188c:	2a00      	cmp	r2, #0
1000188e:	d112      	bne.n	100018b6 <__aeabi_fadd+0x28a>
10001890:	4665      	mov	r5, ip
10001892:	2d00      	cmp	r5, #0
10001894:	d141      	bne.n	1000191a <__aeabi_fadd+0x2ee>
10001896:	2f00      	cmp	r7, #0
10001898:	d0c2      	beq.n	10001820 <__aeabi_fadd+0x1f4>
1000189a:	1c3b      	adds	r3, r7, #0
1000189c:	1c0e      	adds	r6, r1, #0
1000189e:	2501      	movs	r5, #1
100018a0:	2400      	movs	r4, #0
100018a2:	e6fb      	b.n	1000169c <__aeabi_fadd+0x70>
100018a4:	426d      	negs	r5, r5
100018a6:	2a00      	cmp	r2, #0
100018a8:	d123      	bne.n	100018f2 <__aeabi_fadd+0x2c6>
100018aa:	2b00      	cmp	r3, #0
100018ac:	d166      	bne.n	1000197c <__aeabi_fadd+0x350>
100018ae:	1c65      	adds	r5, r4, #1
100018b0:	1c3b      	adds	r3, r7, #0
100018b2:	1c06      	adds	r6, r0, #0
100018b4:	e6f2      	b.n	1000169c <__aeabi_fadd+0x70>
100018b6:	4662      	mov	r2, ip
100018b8:	2a00      	cmp	r2, #0
100018ba:	d138      	bne.n	1000192e <__aeabi_fadd+0x302>
100018bc:	2f00      	cmp	r7, #0
100018be:	d107      	bne.n	100018d0 <__aeabi_fadd+0x2a4>
100018c0:	2280      	movs	r2, #128	; 0x80
100018c2:	2600      	movs	r6, #0
100018c4:	0055      	lsls	r5, r2, #1
100018c6:	4b31      	ldr	r3, [pc, #196]	; (1000198c <__aeabi_fadd+0x360>)
100018c8:	24ff      	movs	r4, #255	; 0xff
100018ca:	e6f9      	b.n	100016c0 <__aeabi_fadd+0x94>
100018cc:	2cff      	cmp	r4, #255	; 0xff
100018ce:	d193      	bne.n	100017f8 <__aeabi_fadd+0x1cc>
100018d0:	1c3b      	adds	r3, r7, #0
100018d2:	2780      	movs	r7, #128	; 0x80
100018d4:	1c0e      	adds	r6, r1, #0
100018d6:	007d      	lsls	r5, r7, #1
100018d8:	24ff      	movs	r4, #255	; 0xff
100018da:	e6df      	b.n	1000169c <__aeabi_fadd+0x70>
100018dc:	3801      	subs	r0, #1
100018de:	2800      	cmp	r0, #0
100018e0:	d1f4      	bne.n	100018cc <__aeabi_fadd+0x2a0>
100018e2:	4666      	mov	r6, ip
100018e4:	1bbb      	subs	r3, r7, r6
100018e6:	1c0e      	adds	r6, r1, #0
100018e8:	e6be      	b.n	10001668 <__aeabi_fadd+0x3c>
100018ea:	2780      	movs	r7, #128	; 0x80
100018ec:	007d      	lsls	r5, r7, #1
100018ee:	2304      	movs	r3, #4
100018f0:	e6e6      	b.n	100016c0 <__aeabi_fadd+0x94>
100018f2:	2cff      	cmp	r4, #255	; 0xff
100018f4:	d05c      	beq.n	100019b0 <__aeabi_fadd+0x384>
100018f6:	2280      	movs	r2, #128	; 0x80
100018f8:	04d1      	lsls	r1, r2, #19
100018fa:	430b      	orrs	r3, r1
100018fc:	469c      	mov	ip, r3
100018fe:	2301      	movs	r3, #1
10001900:	2d1b      	cmp	r5, #27
10001902:	dc08      	bgt.n	10001916 <__aeabi_fadd+0x2ea>
10001904:	2120      	movs	r1, #32
10001906:	4662      	mov	r2, ip
10001908:	40ea      	lsrs	r2, r5
1000190a:	4663      	mov	r3, ip
1000190c:	1b4d      	subs	r5, r1, r5
1000190e:	40ab      	lsls	r3, r5
10001910:	1e59      	subs	r1, r3, #1
10001912:	418b      	sbcs	r3, r1
10001914:	4313      	orrs	r3, r2
10001916:	19db      	adds	r3, r3, r7
10001918:	e6ff      	b.n	1000171a <__aeabi_fadd+0xee>
1000191a:	2f00      	cmp	r7, #0
1000191c:	d038      	beq.n	10001990 <__aeabi_fadd+0x364>
1000191e:	1beb      	subs	r3, r5, r7
10001920:	015a      	lsls	r2, r3, #5
10001922:	d54b      	bpl.n	100019bc <__aeabi_fadd+0x390>
10001924:	1b7b      	subs	r3, r7, r5
10001926:	1c0e      	adds	r6, r1, #0
10001928:	2501      	movs	r5, #1
1000192a:	2400      	movs	r4, #0
1000192c:	e6b6      	b.n	1000169c <__aeabi_fadd+0x70>
1000192e:	2f00      	cmp	r7, #0
10001930:	d100      	bne.n	10001934 <__aeabi_fadd+0x308>
10001932:	e700      	b.n	10001736 <__aeabi_fadd+0x10a>
10001934:	2080      	movs	r0, #128	; 0x80
10001936:	08d3      	lsrs	r3, r2, #3
10001938:	03c4      	lsls	r4, r0, #15
1000193a:	4223      	tst	r3, r4
1000193c:	d004      	beq.n	10001948 <__aeabi_fadd+0x31c>
1000193e:	08ff      	lsrs	r7, r7, #3
10001940:	4227      	tst	r7, r4
10001942:	d101      	bne.n	10001948 <__aeabi_fadd+0x31c>
10001944:	1c3b      	adds	r3, r7, #0
10001946:	1c0e      	adds	r6, r1, #0
10001948:	2180      	movs	r1, #128	; 0x80
1000194a:	00db      	lsls	r3, r3, #3
1000194c:	004d      	lsls	r5, r1, #1
1000194e:	24ff      	movs	r4, #255	; 0xff
10001950:	e6a4      	b.n	1000169c <__aeabi_fadd+0x70>
10001952:	2b00      	cmp	r3, #0
10001954:	d020      	beq.n	10001998 <__aeabi_fadd+0x36c>
10001956:	2f00      	cmp	r7, #0
10001958:	d100      	bne.n	1000195c <__aeabi_fadd+0x330>
1000195a:	e6ec      	b.n	10001736 <__aeabi_fadd+0x10a>
1000195c:	2280      	movs	r2, #128	; 0x80
1000195e:	08de      	lsrs	r6, r3, #3
10001960:	03d5      	lsls	r5, r2, #15
10001962:	1c31      	adds	r1, r6, #0
10001964:	422e      	tst	r6, r5
10001966:	d003      	beq.n	10001970 <__aeabi_fadd+0x344>
10001968:	08f9      	lsrs	r1, r7, #3
1000196a:	4229      	tst	r1, r5
1000196c:	d000      	beq.n	10001970 <__aeabi_fadd+0x344>
1000196e:	1c31      	adds	r1, r6, #0
10001970:	1c06      	adds	r6, r0, #0
10001972:	2080      	movs	r0, #128	; 0x80
10001974:	00cb      	lsls	r3, r1, #3
10001976:	0045      	lsls	r5, r0, #1
10001978:	24ff      	movs	r4, #255	; 0xff
1000197a:	e68f      	b.n	1000169c <__aeabi_fadd+0x70>
1000197c:	3d01      	subs	r5, #1
1000197e:	2d00      	cmp	r5, #0
10001980:	d114      	bne.n	100019ac <__aeabi_fadd+0x380>
10001982:	18fb      	adds	r3, r7, r3
10001984:	e6c9      	b.n	1000171a <__aeabi_fadd+0xee>
10001986:	46c0      	nop			; (mov r8, r8)
10001988:	fbffffff 	.word	0xfbffffff
1000198c:	03fffffc 	.word	0x03fffffc
10001990:	4663      	mov	r3, ip
10001992:	2501      	movs	r5, #1
10001994:	2400      	movs	r4, #0
10001996:	e681      	b.n	1000169c <__aeabi_fadd+0x70>
10001998:	2480      	movs	r4, #128	; 0x80
1000199a:	0065      	lsls	r5, r4, #1
1000199c:	1c3b      	adds	r3, r7, #0
1000199e:	24ff      	movs	r4, #255	; 0xff
100019a0:	e67c      	b.n	1000169c <__aeabi_fadd+0x70>
100019a2:	1c3b      	adds	r3, r7, #0
100019a4:	1c06      	adds	r6, r0, #0
100019a6:	2501      	movs	r5, #1
100019a8:	2400      	movs	r4, #0
100019aa:	e677      	b.n	1000169c <__aeabi_fadd+0x70>
100019ac:	2cff      	cmp	r4, #255	; 0xff
100019ae:	d1a6      	bne.n	100018fe <__aeabi_fadd+0x2d2>
100019b0:	1c3b      	adds	r3, r7, #0
100019b2:	2780      	movs	r7, #128	; 0x80
100019b4:	1c06      	adds	r6, r0, #0
100019b6:	007d      	lsls	r5, r7, #1
100019b8:	24ff      	movs	r4, #255	; 0xff
100019ba:	e66f      	b.n	1000169c <__aeabi_fadd+0x70>
100019bc:	2b00      	cmp	r3, #0
100019be:	d100      	bne.n	100019c2 <__aeabi_fadd+0x396>
100019c0:	e72e      	b.n	10001820 <__aeabi_fadd+0x1f4>
100019c2:	e669      	b.n	10001698 <__aeabi_fadd+0x6c>
100019c4:	4663      	mov	r3, ip
100019c6:	1c06      	adds	r6, r0, #0
100019c8:	2501      	movs	r5, #1
100019ca:	2400      	movs	r4, #0
100019cc:	e666      	b.n	1000169c <__aeabi_fadd+0x70>
100019ce:	1c06      	adds	r6, r0, #0
100019d0:	2501      	movs	r5, #1
100019d2:	2400      	movs	r4, #0
100019d4:	e662      	b.n	1000169c <__aeabi_fadd+0x70>
100019d6:	46c0      	nop			; (mov r8, r8)

100019d8 <__eqsf2>:
100019d8:	0243      	lsls	r3, r0, #9
100019da:	0042      	lsls	r2, r0, #1
100019dc:	b570      	push	{r4, r5, r6, lr}
100019de:	0a5c      	lsrs	r4, r3, #9
100019e0:	0fc6      	lsrs	r6, r0, #31
100019e2:	0e13      	lsrs	r3, r2, #24
100019e4:	0248      	lsls	r0, r1, #9
100019e6:	004a      	lsls	r2, r1, #1
100019e8:	0a45      	lsrs	r5, r0, #9
100019ea:	0e12      	lsrs	r2, r2, #24
100019ec:	0fc9      	lsrs	r1, r1, #31
100019ee:	2bff      	cmp	r3, #255	; 0xff
100019f0:	d005      	beq.n	100019fe <__eqsf2+0x26>
100019f2:	2aff      	cmp	r2, #255	; 0xff
100019f4:	d008      	beq.n	10001a08 <__eqsf2+0x30>
100019f6:	2001      	movs	r0, #1
100019f8:	4293      	cmp	r3, r2
100019fa:	d00b      	beq.n	10001a14 <__eqsf2+0x3c>
100019fc:	bd70      	pop	{r4, r5, r6, pc}
100019fe:	2001      	movs	r0, #1
10001a00:	2c00      	cmp	r4, #0
10001a02:	d1fb      	bne.n	100019fc <__eqsf2+0x24>
10001a04:	2aff      	cmp	r2, #255	; 0xff
10001a06:	d1f6      	bne.n	100019f6 <__eqsf2+0x1e>
10001a08:	2001      	movs	r0, #1
10001a0a:	2d00      	cmp	r5, #0
10001a0c:	d1f6      	bne.n	100019fc <__eqsf2+0x24>
10001a0e:	2001      	movs	r0, #1
10001a10:	4293      	cmp	r3, r2
10001a12:	d1f3      	bne.n	100019fc <__eqsf2+0x24>
10001a14:	42ac      	cmp	r4, r5
10001a16:	d1f1      	bne.n	100019fc <__eqsf2+0x24>
10001a18:	428e      	cmp	r6, r1
10001a1a:	d003      	beq.n	10001a24 <__eqsf2+0x4c>
10001a1c:	2b00      	cmp	r3, #0
10001a1e:	d1ed      	bne.n	100019fc <__eqsf2+0x24>
10001a20:	2c00      	cmp	r4, #0
10001a22:	d1eb      	bne.n	100019fc <__eqsf2+0x24>
10001a24:	2000      	movs	r0, #0
10001a26:	e7e9      	b.n	100019fc <__eqsf2+0x24>

10001a28 <__gesf2>:
10001a28:	b5f0      	push	{r4, r5, r6, r7, lr}
10001a2a:	0243      	lsls	r3, r0, #9
10001a2c:	0042      	lsls	r2, r0, #1
10001a2e:	004f      	lsls	r7, r1, #1
10001a30:	0fc6      	lsrs	r6, r0, #31
10001a32:	0248      	lsls	r0, r1, #9
10001a34:	0a5c      	lsrs	r4, r3, #9
10001a36:	0a45      	lsrs	r5, r0, #9
10001a38:	0e13      	lsrs	r3, r2, #24
10001a3a:	0fc9      	lsrs	r1, r1, #31
10001a3c:	0e3a      	lsrs	r2, r7, #24
10001a3e:	2bff      	cmp	r3, #255	; 0xff
10001a40:	d026      	beq.n	10001a90 <__gesf2+0x68>
10001a42:	2aff      	cmp	r2, #255	; 0xff
10001a44:	d029      	beq.n	10001a9a <__gesf2+0x72>
10001a46:	2b00      	cmp	r3, #0
10001a48:	d10c      	bne.n	10001a64 <__gesf2+0x3c>
10001a4a:	4260      	negs	r0, r4
10001a4c:	4160      	adcs	r0, r4
10001a4e:	4684      	mov	ip, r0
10001a50:	2a00      	cmp	r2, #0
10001a52:	d00a      	beq.n	10001a6a <__gesf2+0x42>
10001a54:	2800      	cmp	r0, #0
10001a56:	d116      	bne.n	10001a86 <__gesf2+0x5e>
10001a58:	428e      	cmp	r6, r1
10001a5a:	d021      	beq.n	10001aa0 <__gesf2+0x78>
10001a5c:	2e00      	cmp	r6, #0
10001a5e:	d114      	bne.n	10001a8a <__gesf2+0x62>
10001a60:	2001      	movs	r0, #1
10001a62:	e014      	b.n	10001a8e <__gesf2+0x66>
10001a64:	2a00      	cmp	r2, #0
10001a66:	d1f7      	bne.n	10001a58 <__gesf2+0x30>
10001a68:	4694      	mov	ip, r2
10001a6a:	426f      	negs	r7, r5
10001a6c:	416f      	adcs	r7, r5
10001a6e:	4660      	mov	r0, ip
10001a70:	2800      	cmp	r0, #0
10001a72:	d105      	bne.n	10001a80 <__gesf2+0x58>
10001a74:	2f00      	cmp	r7, #0
10001a76:	d0ef      	beq.n	10001a58 <__gesf2+0x30>
10001a78:	2001      	movs	r0, #1
10001a7a:	2e00      	cmp	r6, #0
10001a7c:	d007      	beq.n	10001a8e <__gesf2+0x66>
10001a7e:	e004      	b.n	10001a8a <__gesf2+0x62>
10001a80:	2000      	movs	r0, #0
10001a82:	2f00      	cmp	r7, #0
10001a84:	d103      	bne.n	10001a8e <__gesf2+0x66>
10001a86:	2900      	cmp	r1, #0
10001a88:	d1ea      	bne.n	10001a60 <__gesf2+0x38>
10001a8a:	2101      	movs	r1, #1
10001a8c:	4248      	negs	r0, r1
10001a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001a90:	2c00      	cmp	r4, #0
10001a92:	d0d6      	beq.n	10001a42 <__gesf2+0x1a>
10001a94:	2202      	movs	r2, #2
10001a96:	4250      	negs	r0, r2
10001a98:	e7f9      	b.n	10001a8e <__gesf2+0x66>
10001a9a:	2d00      	cmp	r5, #0
10001a9c:	d0d3      	beq.n	10001a46 <__gesf2+0x1e>
10001a9e:	e7f9      	b.n	10001a94 <__gesf2+0x6c>
10001aa0:	4293      	cmp	r3, r2
10001aa2:	dcdb      	bgt.n	10001a5c <__gesf2+0x34>
10001aa4:	db04      	blt.n	10001ab0 <__gesf2+0x88>
10001aa6:	42ac      	cmp	r4, r5
10001aa8:	d8d8      	bhi.n	10001a5c <__gesf2+0x34>
10001aaa:	2000      	movs	r0, #0
10001aac:	42ac      	cmp	r4, r5
10001aae:	d2ee      	bcs.n	10001a8e <__gesf2+0x66>
10001ab0:	2e00      	cmp	r6, #0
10001ab2:	d0ea      	beq.n	10001a8a <__gesf2+0x62>
10001ab4:	2001      	movs	r0, #1
10001ab6:	e7ea      	b.n	10001a8e <__gesf2+0x66>

10001ab8 <__lesf2>:
10001ab8:	b5f0      	push	{r4, r5, r6, r7, lr}
10001aba:	0243      	lsls	r3, r0, #9
10001abc:	0042      	lsls	r2, r0, #1
10001abe:	004f      	lsls	r7, r1, #1
10001ac0:	0fc6      	lsrs	r6, r0, #31
10001ac2:	0248      	lsls	r0, r1, #9
10001ac4:	0a5c      	lsrs	r4, r3, #9
10001ac6:	0a45      	lsrs	r5, r0, #9
10001ac8:	0e13      	lsrs	r3, r2, #24
10001aca:	0fc9      	lsrs	r1, r1, #31
10001acc:	0e3a      	lsrs	r2, r7, #24
10001ace:	2bff      	cmp	r3, #255	; 0xff
10001ad0:	d026      	beq.n	10001b20 <__lesf2+0x68>
10001ad2:	2aff      	cmp	r2, #255	; 0xff
10001ad4:	d028      	beq.n	10001b28 <__lesf2+0x70>
10001ad6:	2b00      	cmp	r3, #0
10001ad8:	d00f      	beq.n	10001afa <__lesf2+0x42>
10001ada:	2a00      	cmp	r2, #0
10001adc:	d114      	bne.n	10001b08 <__lesf2+0x50>
10001ade:	4694      	mov	ip, r2
10001ae0:	426f      	negs	r7, r5
10001ae2:	416f      	adcs	r7, r5
10001ae4:	4660      	mov	r0, ip
10001ae6:	2800      	cmp	r0, #0
10001ae8:	d014      	beq.n	10001b14 <__lesf2+0x5c>
10001aea:	2000      	movs	r0, #0
10001aec:	2f00      	cmp	r7, #0
10001aee:	d103      	bne.n	10001af8 <__lesf2+0x40>
10001af0:	2900      	cmp	r1, #0
10001af2:	d10d      	bne.n	10001b10 <__lesf2+0x58>
10001af4:	2101      	movs	r1, #1
10001af6:	4248      	negs	r0, r1
10001af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001afa:	4260      	negs	r0, r4
10001afc:	4160      	adcs	r0, r4
10001afe:	4684      	mov	ip, r0
10001b00:	2a00      	cmp	r2, #0
10001b02:	d0ed      	beq.n	10001ae0 <__lesf2+0x28>
10001b04:	2800      	cmp	r0, #0
10001b06:	d1f3      	bne.n	10001af0 <__lesf2+0x38>
10001b08:	428e      	cmp	r6, r1
10001b0a:	d011      	beq.n	10001b30 <__lesf2+0x78>
10001b0c:	2e00      	cmp	r6, #0
10001b0e:	d1f1      	bne.n	10001af4 <__lesf2+0x3c>
10001b10:	2001      	movs	r0, #1
10001b12:	e7f1      	b.n	10001af8 <__lesf2+0x40>
10001b14:	2f00      	cmp	r7, #0
10001b16:	d0f7      	beq.n	10001b08 <__lesf2+0x50>
10001b18:	2001      	movs	r0, #1
10001b1a:	2e00      	cmp	r6, #0
10001b1c:	d0ec      	beq.n	10001af8 <__lesf2+0x40>
10001b1e:	e7e9      	b.n	10001af4 <__lesf2+0x3c>
10001b20:	2002      	movs	r0, #2
10001b22:	2c00      	cmp	r4, #0
10001b24:	d1e8      	bne.n	10001af8 <__lesf2+0x40>
10001b26:	e7d4      	b.n	10001ad2 <__lesf2+0x1a>
10001b28:	2002      	movs	r0, #2
10001b2a:	2d00      	cmp	r5, #0
10001b2c:	d1e4      	bne.n	10001af8 <__lesf2+0x40>
10001b2e:	e7d2      	b.n	10001ad6 <__lesf2+0x1e>
10001b30:	4293      	cmp	r3, r2
10001b32:	dceb      	bgt.n	10001b0c <__lesf2+0x54>
10001b34:	db04      	blt.n	10001b40 <__lesf2+0x88>
10001b36:	42ac      	cmp	r4, r5
10001b38:	d8e8      	bhi.n	10001b0c <__lesf2+0x54>
10001b3a:	2000      	movs	r0, #0
10001b3c:	42ac      	cmp	r4, r5
10001b3e:	d2db      	bcs.n	10001af8 <__lesf2+0x40>
10001b40:	2e00      	cmp	r6, #0
10001b42:	d0d7      	beq.n	10001af4 <__lesf2+0x3c>
10001b44:	2001      	movs	r0, #1
10001b46:	e7d7      	b.n	10001af8 <__lesf2+0x40>

10001b48 <__aeabi_fmul>:
10001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
10001b4a:	465f      	mov	r7, fp
10001b4c:	4656      	mov	r6, sl
10001b4e:	464d      	mov	r5, r9
10001b50:	4644      	mov	r4, r8
10001b52:	b4f0      	push	{r4, r5, r6, r7}
10001b54:	0245      	lsls	r5, r0, #9
10001b56:	0046      	lsls	r6, r0, #1
10001b58:	b083      	sub	sp, #12
10001b5a:	1c0f      	adds	r7, r1, #0
10001b5c:	0a6d      	lsrs	r5, r5, #9
10001b5e:	0e36      	lsrs	r6, r6, #24
10001b60:	0fc4      	lsrs	r4, r0, #31
10001b62:	2e00      	cmp	r6, #0
10001b64:	d106      	bne.n	10001b74 <__aeabi_fmul+0x2c>
10001b66:	2d00      	cmp	r5, #0
10001b68:	d170      	bne.n	10001c4c <__aeabi_fmul+0x104>
10001b6a:	2104      	movs	r1, #4
10001b6c:	2201      	movs	r2, #1
10001b6e:	4688      	mov	r8, r1
10001b70:	4692      	mov	sl, r2
10001b72:	e009      	b.n	10001b88 <__aeabi_fmul+0x40>
10001b74:	2eff      	cmp	r6, #255	; 0xff
10001b76:	d043      	beq.n	10001c00 <__aeabi_fmul+0xb8>
10001b78:	2380      	movs	r3, #128	; 0x80
10001b7a:	0418      	lsls	r0, r3, #16
10001b7c:	2100      	movs	r1, #0
10001b7e:	4305      	orrs	r5, r0
10001b80:	00ed      	lsls	r5, r5, #3
10001b82:	3e7f      	subs	r6, #127	; 0x7f
10001b84:	4688      	mov	r8, r1
10001b86:	468a      	mov	sl, r1
10001b88:	1c38      	adds	r0, r7, #0
10001b8a:	0043      	lsls	r3, r0, #1
10001b8c:	027f      	lsls	r7, r7, #9
10001b8e:	0fc1      	lsrs	r1, r0, #31
10001b90:	0a7f      	lsrs	r7, r7, #9
10001b92:	0e1b      	lsrs	r3, r3, #24
10001b94:	468b      	mov	fp, r1
10001b96:	d13a      	bne.n	10001c0e <__aeabi_fmul+0xc6>
10001b98:	2101      	movs	r1, #1
10001b9a:	2f00      	cmp	r7, #0
10001b9c:	d162      	bne.n	10001c64 <__aeabi_fmul+0x11c>
10001b9e:	4658      	mov	r0, fp
10001ba0:	4060      	eors	r0, r4
10001ba2:	4642      	mov	r2, r8
10001ba4:	9001      	str	r0, [sp, #4]
10001ba6:	430a      	orrs	r2, r1
10001ba8:	2a0f      	cmp	r2, #15
10001baa:	d93f      	bls.n	10001c2c <__aeabi_fmul+0xe4>
10001bac:	042c      	lsls	r4, r5, #16
10001bae:	18f0      	adds	r0, r6, r3
10001bb0:	0c26      	lsrs	r6, r4, #16
10001bb2:	043b      	lsls	r3, r7, #16
10001bb4:	0c1a      	lsrs	r2, r3, #16
10001bb6:	1c31      	adds	r1, r6, #0
10001bb8:	4351      	muls	r1, r2
10001bba:	0c3f      	lsrs	r7, r7, #16
10001bbc:	0c2d      	lsrs	r5, r5, #16
10001bbe:	437e      	muls	r6, r7
10001bc0:	436a      	muls	r2, r5
10001bc2:	4681      	mov	r9, r0
10001bc4:	0c08      	lsrs	r0, r1, #16
10001bc6:	1836      	adds	r6, r6, r0
10001bc8:	1c2c      	adds	r4, r5, #0
10001bca:	18b3      	adds	r3, r6, r2
10001bcc:	437c      	muls	r4, r7
10001bce:	429a      	cmp	r2, r3
10001bd0:	d900      	bls.n	10001bd4 <__aeabi_fmul+0x8c>
10001bd2:	e09a      	b.n	10001d0a <__aeabi_fmul+0x1c2>
10001bd4:	0409      	lsls	r1, r1, #16
10001bd6:	041d      	lsls	r5, r3, #16
10001bd8:	0c08      	lsrs	r0, r1, #16
10001bda:	182e      	adds	r6, r5, r0
10001bdc:	01b5      	lsls	r5, r6, #6
10001bde:	0c1b      	lsrs	r3, r3, #16
10001be0:	1e69      	subs	r1, r5, #1
10001be2:	418d      	sbcs	r5, r1
10001be4:	0eb2      	lsrs	r2, r6, #26
10001be6:	18e7      	adds	r7, r4, r3
10001be8:	4315      	orrs	r5, r2
10001bea:	01bc      	lsls	r4, r7, #6
10001bec:	4325      	orrs	r5, r4
10001bee:	012b      	lsls	r3, r5, #4
10001bf0:	d54b      	bpl.n	10001c8a <__aeabi_fmul+0x142>
10001bf2:	2001      	movs	r0, #1
10001bf4:	4028      	ands	r0, r5
10001bf6:	2101      	movs	r1, #1
10001bf8:	086d      	lsrs	r5, r5, #1
10001bfa:	4489      	add	r9, r1
10001bfc:	4305      	orrs	r5, r0
10001bfe:	e044      	b.n	10001c8a <__aeabi_fmul+0x142>
10001c00:	2d00      	cmp	r5, #0
10001c02:	d11e      	bne.n	10001c42 <__aeabi_fmul+0xfa>
10001c04:	2008      	movs	r0, #8
10001c06:	2102      	movs	r1, #2
10001c08:	4680      	mov	r8, r0
10001c0a:	468a      	mov	sl, r1
10001c0c:	e7bc      	b.n	10001b88 <__aeabi_fmul+0x40>
10001c0e:	2bff      	cmp	r3, #255	; 0xff
10001c10:	d012      	beq.n	10001c38 <__aeabi_fmul+0xf0>
10001c12:	2280      	movs	r2, #128	; 0x80
10001c14:	0410      	lsls	r0, r2, #16
10001c16:	4307      	orrs	r7, r0
10001c18:	4658      	mov	r0, fp
10001c1a:	2100      	movs	r1, #0
10001c1c:	4060      	eors	r0, r4
10001c1e:	4642      	mov	r2, r8
10001c20:	00ff      	lsls	r7, r7, #3
10001c22:	3b7f      	subs	r3, #127	; 0x7f
10001c24:	9001      	str	r0, [sp, #4]
10001c26:	430a      	orrs	r2, r1
10001c28:	2a0f      	cmp	r2, #15
10001c2a:	d8bf      	bhi.n	10001bac <__aeabi_fmul+0x64>
10001c2c:	0090      	lsls	r0, r2, #2
10001c2e:	4a5b      	ldr	r2, [pc, #364]	; (10001d9c <__aeabi_fmul+0x254>)
10001c30:	4684      	mov	ip, r0
10001c32:	4462      	add	r2, ip
10001c34:	6810      	ldr	r0, [r2, #0]
10001c36:	4687      	mov	pc, r0
10001c38:	1c39      	adds	r1, r7, #0
10001c3a:	1e4a      	subs	r2, r1, #1
10001c3c:	4191      	sbcs	r1, r2
10001c3e:	3102      	adds	r1, #2
10001c40:	e7ad      	b.n	10001b9e <__aeabi_fmul+0x56>
10001c42:	220c      	movs	r2, #12
10001c44:	2303      	movs	r3, #3
10001c46:	4690      	mov	r8, r2
10001c48:	469a      	mov	sl, r3
10001c4a:	e79d      	b.n	10001b88 <__aeabi_fmul+0x40>
10001c4c:	1c28      	adds	r0, r5, #0
10001c4e:	f000 fe35 	bl	100028bc <__clzsi2>
10001c52:	2276      	movs	r2, #118	; 0x76
10001c54:	1f46      	subs	r6, r0, #5
10001c56:	4253      	negs	r3, r2
10001c58:	40b5      	lsls	r5, r6
10001c5a:	1a1e      	subs	r6, r3, r0
10001c5c:	2000      	movs	r0, #0
10001c5e:	4680      	mov	r8, r0
10001c60:	4682      	mov	sl, r0
10001c62:	e791      	b.n	10001b88 <__aeabi_fmul+0x40>
10001c64:	1c38      	adds	r0, r7, #0
10001c66:	f000 fe29 	bl	100028bc <__clzsi2>
10001c6a:	2176      	movs	r1, #118	; 0x76
10001c6c:	1f43      	subs	r3, r0, #5
10001c6e:	424a      	negs	r2, r1
10001c70:	409f      	lsls	r7, r3
10001c72:	2100      	movs	r1, #0
10001c74:	1a13      	subs	r3, r2, r0
10001c76:	e792      	b.n	10001b9e <__aeabi_fmul+0x56>
10001c78:	9401      	str	r4, [sp, #4]
10001c7a:	4651      	mov	r1, sl
10001c7c:	2902      	cmp	r1, #2
10001c7e:	d02c      	beq.n	10001cda <__aeabi_fmul+0x192>
10001c80:	2903      	cmp	r1, #3
10001c82:	d100      	bne.n	10001c86 <__aeabi_fmul+0x13e>
10001c84:	e080      	b.n	10001d88 <__aeabi_fmul+0x240>
10001c86:	2901      	cmp	r1, #1
10001c88:	d048      	beq.n	10001d1c <__aeabi_fmul+0x1d4>
10001c8a:	464e      	mov	r6, r9
10001c8c:	367f      	adds	r6, #127	; 0x7f
10001c8e:	2e00      	cmp	r6, #0
10001c90:	dd51      	ble.n	10001d36 <__aeabi_fmul+0x1ee>
10001c92:	240f      	movs	r4, #15
10001c94:	402c      	ands	r4, r5
10001c96:	2c04      	cmp	r4, #4
10001c98:	d000      	beq.n	10001c9c <__aeabi_fmul+0x154>
10001c9a:	3504      	adds	r5, #4
10001c9c:	012a      	lsls	r2, r5, #4
10001c9e:	d503      	bpl.n	10001ca8 <__aeabi_fmul+0x160>
10001ca0:	493f      	ldr	r1, [pc, #252]	; (10001da0 <__aeabi_fmul+0x258>)
10001ca2:	464e      	mov	r6, r9
10001ca4:	400d      	ands	r5, r1
10001ca6:	3680      	adds	r6, #128	; 0x80
10001ca8:	2efe      	cmp	r6, #254	; 0xfe
10001caa:	dd3d      	ble.n	10001d28 <__aeabi_fmul+0x1e0>
10001cac:	9b01      	ldr	r3, [sp, #4]
10001cae:	2401      	movs	r4, #1
10001cb0:	401c      	ands	r4, r3
10001cb2:	21ff      	movs	r1, #255	; 0xff
10001cb4:	2500      	movs	r5, #0
10001cb6:	05c8      	lsls	r0, r1, #23
10001cb8:	07e2      	lsls	r2, r4, #31
10001cba:	4328      	orrs	r0, r5
10001cbc:	4310      	orrs	r0, r2
10001cbe:	b003      	add	sp, #12
10001cc0:	bc3c      	pop	{r2, r3, r4, r5}
10001cc2:	4690      	mov	r8, r2
10001cc4:	4699      	mov	r9, r3
10001cc6:	46a2      	mov	sl, r4
10001cc8:	46ab      	mov	fp, r5
10001cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
10001ccc:	2400      	movs	r4, #0
10001cce:	4d35      	ldr	r5, [pc, #212]	; (10001da4 <__aeabi_fmul+0x25c>)
10001cd0:	21ff      	movs	r1, #255	; 0xff
10001cd2:	e7f0      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001cd4:	4651      	mov	r1, sl
10001cd6:	2902      	cmp	r1, #2
10001cd8:	d1d2      	bne.n	10001c80 <__aeabi_fmul+0x138>
10001cda:	9d01      	ldr	r5, [sp, #4]
10001cdc:	2401      	movs	r4, #1
10001cde:	402c      	ands	r4, r5
10001ce0:	21ff      	movs	r1, #255	; 0xff
10001ce2:	2500      	movs	r5, #0
10001ce4:	e7e7      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001ce6:	465e      	mov	r6, fp
10001ce8:	1c3d      	adds	r5, r7, #0
10001cea:	9601      	str	r6, [sp, #4]
10001cec:	e7c6      	b.n	10001c7c <__aeabi_fmul+0x134>
10001cee:	1c3d      	adds	r5, r7, #0
10001cf0:	e7c4      	b.n	10001c7c <__aeabi_fmul+0x134>
10001cf2:	2680      	movs	r6, #128	; 0x80
10001cf4:	03f3      	lsls	r3, r6, #15
10001cf6:	421d      	tst	r5, r3
10001cf8:	d00b      	beq.n	10001d12 <__aeabi_fmul+0x1ca>
10001cfa:	421f      	tst	r7, r3
10001cfc:	d109      	bne.n	10001d12 <__aeabi_fmul+0x1ca>
10001cfe:	431f      	orrs	r7, r3
10001d00:	027a      	lsls	r2, r7, #9
10001d02:	0a55      	lsrs	r5, r2, #9
10001d04:	465c      	mov	r4, fp
10001d06:	21ff      	movs	r1, #255	; 0xff
10001d08:	e7d5      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d0a:	2280      	movs	r2, #128	; 0x80
10001d0c:	0257      	lsls	r7, r2, #9
10001d0e:	19e4      	adds	r4, r4, r7
10001d10:	e760      	b.n	10001bd4 <__aeabi_fmul+0x8c>
10001d12:	431d      	orrs	r5, r3
10001d14:	026f      	lsls	r7, r5, #9
10001d16:	0a7d      	lsrs	r5, r7, #9
10001d18:	21ff      	movs	r1, #255	; 0xff
10001d1a:	e7cc      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d1c:	9b01      	ldr	r3, [sp, #4]
10001d1e:	2500      	movs	r5, #0
10001d20:	4019      	ands	r1, r3
10001d22:	b2cc      	uxtb	r4, r1
10001d24:	2100      	movs	r1, #0
10001d26:	e7c6      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d28:	9801      	ldr	r0, [sp, #4]
10001d2a:	01ad      	lsls	r5, r5, #6
10001d2c:	2401      	movs	r4, #1
10001d2e:	0a6d      	lsrs	r5, r5, #9
10001d30:	b2f1      	uxtb	r1, r6
10001d32:	4004      	ands	r4, r0
10001d34:	e7bf      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d36:	267e      	movs	r6, #126	; 0x7e
10001d38:	4273      	negs	r3, r6
10001d3a:	464a      	mov	r2, r9
10001d3c:	1a9f      	subs	r7, r3, r2
10001d3e:	2f1b      	cmp	r7, #27
10001d40:	dd05      	ble.n	10001d4e <__aeabi_fmul+0x206>
10001d42:	9d01      	ldr	r5, [sp, #4]
10001d44:	2401      	movs	r4, #1
10001d46:	402c      	ands	r4, r5
10001d48:	2100      	movs	r1, #0
10001d4a:	2500      	movs	r5, #0
10001d4c:	e7b3      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d4e:	4649      	mov	r1, r9
10001d50:	319e      	adds	r1, #158	; 0x9e
10001d52:	1c2c      	adds	r4, r5, #0
10001d54:	408d      	lsls	r5, r1
10001d56:	1c2e      	adds	r6, r5, #0
10001d58:	40fc      	lsrs	r4, r7
10001d5a:	1e75      	subs	r5, r6, #1
10001d5c:	41ae      	sbcs	r6, r5
10001d5e:	4326      	orrs	r6, r4
10001d60:	200f      	movs	r0, #15
10001d62:	4030      	ands	r0, r6
10001d64:	2804      	cmp	r0, #4
10001d66:	d000      	beq.n	10001d6a <__aeabi_fmul+0x222>
10001d68:	3604      	adds	r6, #4
10001d6a:	0170      	lsls	r0, r6, #5
10001d6c:	d505      	bpl.n	10001d7a <__aeabi_fmul+0x232>
10001d6e:	9f01      	ldr	r7, [sp, #4]
10001d70:	2401      	movs	r4, #1
10001d72:	403c      	ands	r4, r7
10001d74:	2101      	movs	r1, #1
10001d76:	2500      	movs	r5, #0
10001d78:	e79d      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d7a:	9a01      	ldr	r2, [sp, #4]
10001d7c:	01b3      	lsls	r3, r6, #6
10001d7e:	2401      	movs	r4, #1
10001d80:	0a5d      	lsrs	r5, r3, #9
10001d82:	4014      	ands	r4, r2
10001d84:	2100      	movs	r1, #0
10001d86:	e796      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d88:	2280      	movs	r2, #128	; 0x80
10001d8a:	03d0      	lsls	r0, r2, #15
10001d8c:	4305      	orrs	r5, r0
10001d8e:	026c      	lsls	r4, r5, #9
10001d90:	9901      	ldr	r1, [sp, #4]
10001d92:	0a65      	lsrs	r5, r4, #9
10001d94:	2401      	movs	r4, #1
10001d96:	400c      	ands	r4, r1
10001d98:	21ff      	movs	r1, #255	; 0xff
10001d9a:	e78c      	b.n	10001cb6 <__aeabi_fmul+0x16e>
10001d9c:	10002908 	.word	0x10002908
10001da0:	f7ffffff 	.word	0xf7ffffff
10001da4:	007fffff 	.word	0x007fffff

10001da8 <__aeabi_fsub>:
10001da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10001daa:	0243      	lsls	r3, r0, #9
10001dac:	0045      	lsls	r5, r0, #1
10001dae:	024f      	lsls	r7, r1, #9
10001db0:	004c      	lsls	r4, r1, #1
10001db2:	0fc2      	lsrs	r2, r0, #31
10001db4:	0998      	lsrs	r0, r3, #6
10001db6:	4684      	mov	ip, r0
10001db8:	0e2d      	lsrs	r5, r5, #24
10001dba:	0e20      	lsrs	r0, r4, #24
10001dbc:	0fc9      	lsrs	r1, r1, #31
10001dbe:	09bf      	lsrs	r7, r7, #6
10001dc0:	28ff      	cmp	r0, #255	; 0xff
10001dc2:	d054      	beq.n	10001e6e <__aeabi_fsub+0xc6>
10001dc4:	2601      	movs	r6, #1
10001dc6:	4071      	eors	r1, r6
10001dc8:	428a      	cmp	r2, r1
10001dca:	d03b      	beq.n	10001e44 <__aeabi_fsub+0x9c>
10001dcc:	1a2c      	subs	r4, r5, r0
10001dce:	2c00      	cmp	r4, #0
10001dd0:	dc00      	bgt.n	10001dd4 <__aeabi_fsub+0x2c>
10001dd2:	e089      	b.n	10001ee8 <__aeabi_fsub+0x140>
10001dd4:	2800      	cmp	r0, #0
10001dd6:	d125      	bne.n	10001e24 <__aeabi_fsub+0x7c>
10001dd8:	2f00      	cmp	r7, #0
10001dda:	d14b      	bne.n	10001e74 <__aeabi_fsub+0xcc>
10001ddc:	1c6e      	adds	r6, r5, #1
10001dde:	1c2c      	adds	r4, r5, #0
10001de0:	4663      	mov	r3, ip
10001de2:	1c15      	adds	r5, r2, #0
10001de4:	220f      	movs	r2, #15
10001de6:	401a      	ands	r2, r3
10001de8:	2a04      	cmp	r2, #4
10001dea:	d000      	beq.n	10001dee <__aeabi_fsub+0x46>
10001dec:	3304      	adds	r3, #4
10001dee:	2780      	movs	r7, #128	; 0x80
10001df0:	04f9      	lsls	r1, r7, #19
10001df2:	2201      	movs	r2, #1
10001df4:	4019      	ands	r1, r3
10001df6:	402a      	ands	r2, r5
10001df8:	2900      	cmp	r1, #0
10001dfa:	d006      	beq.n	10001e0a <__aeabi_fsub+0x62>
10001dfc:	2eff      	cmp	r6, #255	; 0xff
10001dfe:	d100      	bne.n	10001e02 <__aeabi_fsub+0x5a>
10001e00:	e081      	b.n	10001f06 <__aeabi_fsub+0x15e>
10001e02:	4db1      	ldr	r5, [pc, #708]	; (100020c8 <__aeabi_fsub+0x320>)
10001e04:	1c34      	adds	r4, r6, #0
10001e06:	402b      	ands	r3, r5
10001e08:	3601      	adds	r6, #1
10001e0a:	b2f6      	uxtb	r6, r6
10001e0c:	08dd      	lsrs	r5, r3, #3
10001e0e:	2e01      	cmp	r6, #1
10001e10:	dd62      	ble.n	10001ed8 <__aeabi_fsub+0x130>
10001e12:	026b      	lsls	r3, r5, #9
10001e14:	0a5d      	lsrs	r5, r3, #9
10001e16:	b2e4      	uxtb	r4, r4
10001e18:	05e4      	lsls	r4, r4, #23
10001e1a:	4325      	orrs	r5, r4
10001e1c:	1c28      	adds	r0, r5, #0
10001e1e:	07d2      	lsls	r2, r2, #31
10001e20:	4310      	orrs	r0, r2
10001e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10001e24:	2dff      	cmp	r5, #255	; 0xff
10001e26:	d051      	beq.n	10001ecc <__aeabi_fsub+0x124>
10001e28:	2180      	movs	r1, #128	; 0x80
10001e2a:	04cb      	lsls	r3, r1, #19
10001e2c:	431f      	orrs	r7, r3
10001e2e:	2601      	movs	r6, #1
10001e30:	2c1b      	cmp	r4, #27
10001e32:	dd70      	ble.n	10001f16 <__aeabi_fsub+0x16e>
10001e34:	4667      	mov	r7, ip
10001e36:	1c2c      	adds	r4, r5, #0
10001e38:	1bbb      	subs	r3, r7, r6
10001e3a:	1c15      	adds	r5, r2, #0
10001e3c:	0158      	lsls	r0, r3, #5
10001e3e:	d422      	bmi.n	10001e86 <__aeabi_fsub+0xde>
10001e40:	1c66      	adds	r6, r4, #1
10001e42:	e7cf      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001e44:	1a2e      	subs	r6, r5, r0
10001e46:	2e00      	cmp	r6, #0
10001e48:	dd76      	ble.n	10001f38 <__aeabi_fsub+0x190>
10001e4a:	2800      	cmp	r0, #0
10001e4c:	d032      	beq.n	10001eb4 <__aeabi_fsub+0x10c>
10001e4e:	2dff      	cmp	r5, #255	; 0xff
10001e50:	d03c      	beq.n	10001ecc <__aeabi_fsub+0x124>
10001e52:	2480      	movs	r4, #128	; 0x80
10001e54:	04e1      	lsls	r1, r4, #19
10001e56:	430f      	orrs	r7, r1
10001e58:	2301      	movs	r3, #1
10001e5a:	2e1b      	cmp	r6, #27
10001e5c:	dc00      	bgt.n	10001e60 <__aeabi_fsub+0xb8>
10001e5e:	e0d1      	b.n	10002004 <__aeabi_fsub+0x25c>
10001e60:	4463      	add	r3, ip
10001e62:	1c2c      	adds	r4, r5, #0
10001e64:	0158      	lsls	r0, r3, #5
10001e66:	d47a      	bmi.n	10001f5e <__aeabi_fsub+0x1b6>
10001e68:	1c66      	adds	r6, r4, #1
10001e6a:	1c15      	adds	r5, r2, #0
10001e6c:	e7ba      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001e6e:	2f00      	cmp	r7, #0
10001e70:	d1aa      	bne.n	10001dc8 <__aeabi_fsub+0x20>
10001e72:	e7a7      	b.n	10001dc4 <__aeabi_fsub+0x1c>
10001e74:	3c01      	subs	r4, #1
10001e76:	2c00      	cmp	r4, #0
10001e78:	d16d      	bne.n	10001f56 <__aeabi_fsub+0x1ae>
10001e7a:	4663      	mov	r3, ip
10001e7c:	1c2c      	adds	r4, r5, #0
10001e7e:	1bdb      	subs	r3, r3, r7
10001e80:	1c15      	adds	r5, r2, #0
10001e82:	0158      	lsls	r0, r3, #5
10001e84:	d5dc      	bpl.n	10001e40 <__aeabi_fsub+0x98>
10001e86:	019a      	lsls	r2, r3, #6
10001e88:	0996      	lsrs	r6, r2, #6
10001e8a:	1c30      	adds	r0, r6, #0
10001e8c:	f000 fd16 	bl	100028bc <__clzsi2>
10001e90:	3805      	subs	r0, #5
10001e92:	4086      	lsls	r6, r0
10001e94:	4284      	cmp	r4, r0
10001e96:	dc39      	bgt.n	10001f0c <__aeabi_fsub+0x164>
10001e98:	1b00      	subs	r0, r0, r4
10001e9a:	231f      	movs	r3, #31
10001e9c:	1a1a      	subs	r2, r3, r0
10001e9e:	1c33      	adds	r3, r6, #0
10001ea0:	1c31      	adds	r1, r6, #0
10001ea2:	1c44      	adds	r4, r0, #1
10001ea4:	4093      	lsls	r3, r2
10001ea6:	40e1      	lsrs	r1, r4
10001ea8:	1e5e      	subs	r6, r3, #1
10001eaa:	41b3      	sbcs	r3, r6
10001eac:	430b      	orrs	r3, r1
10001eae:	2601      	movs	r6, #1
10001eb0:	2400      	movs	r4, #0
10001eb2:	e797      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001eb4:	2f00      	cmp	r7, #0
10001eb6:	d100      	bne.n	10001eba <__aeabi_fsub+0x112>
10001eb8:	e790      	b.n	10001ddc <__aeabi_fsub+0x34>
10001eba:	3e01      	subs	r6, #1
10001ebc:	2e00      	cmp	r6, #0
10001ebe:	d103      	bne.n	10001ec8 <__aeabi_fsub+0x120>
10001ec0:	4664      	mov	r4, ip
10001ec2:	193b      	adds	r3, r7, r4
10001ec4:	1c2c      	adds	r4, r5, #0
10001ec6:	e7cd      	b.n	10001e64 <__aeabi_fsub+0xbc>
10001ec8:	2dff      	cmp	r5, #255	; 0xff
10001eca:	d1c5      	bne.n	10001e58 <__aeabi_fsub+0xb0>
10001ecc:	1c15      	adds	r5, r2, #0
10001ece:	2280      	movs	r2, #128	; 0x80
10001ed0:	4663      	mov	r3, ip
10001ed2:	0056      	lsls	r6, r2, #1
10001ed4:	24ff      	movs	r4, #255	; 0xff
10001ed6:	e785      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001ed8:	2d00      	cmp	r5, #0
10001eda:	d09c      	beq.n	10001e16 <__aeabi_fsub+0x6e>
10001edc:	2c00      	cmp	r4, #0
10001ede:	d028      	beq.n	10001f32 <__aeabi_fsub+0x18a>
10001ee0:	2080      	movs	r0, #128	; 0x80
10001ee2:	03c7      	lsls	r7, r0, #15
10001ee4:	433d      	orrs	r5, r7
10001ee6:	e794      	b.n	10001e12 <__aeabi_fsub+0x6a>
10001ee8:	2c00      	cmp	r4, #0
10001eea:	d145      	bne.n	10001f78 <__aeabi_fsub+0x1d0>
10001eec:	1c6b      	adds	r3, r5, #1
10001eee:	b2d8      	uxtb	r0, r3
10001ef0:	2801      	cmp	r0, #1
10001ef2:	dc00      	bgt.n	10001ef6 <__aeabi_fsub+0x14e>
10001ef4:	e090      	b.n	10002018 <__aeabi_fsub+0x270>
10001ef6:	4664      	mov	r4, ip
10001ef8:	1be6      	subs	r6, r4, r7
10001efa:	0173      	lsls	r3, r6, #5
10001efc:	d557      	bpl.n	10001fae <__aeabi_fsub+0x206>
10001efe:	1b3e      	subs	r6, r7, r4
10001f00:	1c2c      	adds	r4, r5, #0
10001f02:	1c0d      	adds	r5, r1, #0
10001f04:	e7c1      	b.n	10001e8a <__aeabi_fsub+0xe2>
10001f06:	24ff      	movs	r4, #255	; 0xff
10001f08:	2500      	movs	r5, #0
10001f0a:	e785      	b.n	10001e18 <__aeabi_fsub+0x70>
10001f0c:	4b6e      	ldr	r3, [pc, #440]	; (100020c8 <__aeabi_fsub+0x320>)
10001f0e:	1a24      	subs	r4, r4, r0
10001f10:	4033      	ands	r3, r6
10001f12:	1c66      	adds	r6, r4, #1
10001f14:	e766      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001f16:	1c38      	adds	r0, r7, #0
10001f18:	2120      	movs	r1, #32
10001f1a:	40e0      	lsrs	r0, r4
10001f1c:	1b0c      	subs	r4, r1, r4
10001f1e:	40a7      	lsls	r7, r4
10001f20:	1c3e      	adds	r6, r7, #0
10001f22:	1e77      	subs	r7, r6, #1
10001f24:	41be      	sbcs	r6, r7
10001f26:	4306      	orrs	r6, r0
10001f28:	4667      	mov	r7, ip
10001f2a:	1c2c      	adds	r4, r5, #0
10001f2c:	1bbb      	subs	r3, r7, r6
10001f2e:	1c15      	adds	r5, r2, #0
10001f30:	e784      	b.n	10001e3c <__aeabi_fsub+0x94>
10001f32:	0269      	lsls	r1, r5, #9
10001f34:	0a4d      	lsrs	r5, r1, #9
10001f36:	e76f      	b.n	10001e18 <__aeabi_fsub+0x70>
10001f38:	2e00      	cmp	r6, #0
10001f3a:	d179      	bne.n	10002030 <__aeabi_fsub+0x288>
10001f3c:	1c6c      	adds	r4, r5, #1
10001f3e:	b2e0      	uxtb	r0, r4
10001f40:	2801      	cmp	r0, #1
10001f42:	dd4b      	ble.n	10001fdc <__aeabi_fsub+0x234>
10001f44:	2cff      	cmp	r4, #255	; 0xff
10001f46:	d100      	bne.n	10001f4a <__aeabi_fsub+0x1a2>
10001f48:	e098      	b.n	1000207c <__aeabi_fsub+0x2d4>
10001f4a:	4661      	mov	r1, ip
10001f4c:	187f      	adds	r7, r7, r1
10001f4e:	1cae      	adds	r6, r5, #2
10001f50:	087b      	lsrs	r3, r7, #1
10001f52:	1c15      	adds	r5, r2, #0
10001f54:	e746      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001f56:	2dff      	cmp	r5, #255	; 0xff
10001f58:	d000      	beq.n	10001f5c <__aeabi_fsub+0x1b4>
10001f5a:	e768      	b.n	10001e2e <__aeabi_fsub+0x86>
10001f5c:	e7b6      	b.n	10001ecc <__aeabi_fsub+0x124>
10001f5e:	1c67      	adds	r7, r4, #1
10001f60:	2fff      	cmp	r7, #255	; 0xff
10001f62:	d036      	beq.n	10001fd2 <__aeabi_fsub+0x22a>
10001f64:	4858      	ldr	r0, [pc, #352]	; (100020c8 <__aeabi_fsub+0x320>)
10001f66:	2101      	movs	r1, #1
10001f68:	4019      	ands	r1, r3
10001f6a:	4003      	ands	r3, r0
10001f6c:	085b      	lsrs	r3, r3, #1
10001f6e:	1ca6      	adds	r6, r4, #2
10001f70:	430b      	orrs	r3, r1
10001f72:	1c3c      	adds	r4, r7, #0
10001f74:	1c15      	adds	r5, r2, #0
10001f76:	e735      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001f78:	4266      	negs	r6, r4
10001f7a:	2d00      	cmp	r5, #0
10001f7c:	d01e      	beq.n	10001fbc <__aeabi_fsub+0x214>
10001f7e:	28ff      	cmp	r0, #255	; 0xff
10001f80:	d06f      	beq.n	10002062 <__aeabi_fsub+0x2ba>
10001f82:	2580      	movs	r5, #128	; 0x80
10001f84:	4662      	mov	r2, ip
10001f86:	04eb      	lsls	r3, r5, #19
10001f88:	431a      	orrs	r2, r3
10001f8a:	4694      	mov	ip, r2
10001f8c:	2501      	movs	r5, #1
10001f8e:	2e1b      	cmp	r6, #27
10001f90:	dc09      	bgt.n	10001fa6 <__aeabi_fsub+0x1fe>
10001f92:	4662      	mov	r2, ip
10001f94:	2320      	movs	r3, #32
10001f96:	40f2      	lsrs	r2, r6
10001f98:	4664      	mov	r4, ip
10001f9a:	1b9e      	subs	r6, r3, r6
10001f9c:	40b4      	lsls	r4, r6
10001f9e:	1c25      	adds	r5, r4, #0
10001fa0:	1e6c      	subs	r4, r5, #1
10001fa2:	41a5      	sbcs	r5, r4
10001fa4:	4315      	orrs	r5, r2
10001fa6:	1b7b      	subs	r3, r7, r5
10001fa8:	1c04      	adds	r4, r0, #0
10001faa:	1c0d      	adds	r5, r1, #0
10001fac:	e769      	b.n	10001e82 <__aeabi_fsub+0xda>
10001fae:	2e00      	cmp	r6, #0
10001fb0:	d10c      	bne.n	10001fcc <__aeabi_fsub+0x224>
10001fb2:	2200      	movs	r2, #0
10001fb4:	2601      	movs	r6, #1
10001fb6:	2304      	movs	r3, #4
10001fb8:	2400      	movs	r4, #0
10001fba:	e726      	b.n	10001e0a <__aeabi_fsub+0x62>
10001fbc:	4664      	mov	r4, ip
10001fbe:	2c00      	cmp	r4, #0
10001fc0:	d155      	bne.n	1000206e <__aeabi_fsub+0x2c6>
10001fc2:	1c46      	adds	r6, r0, #1
10001fc4:	1c3b      	adds	r3, r7, #0
10001fc6:	1c04      	adds	r4, r0, #0
10001fc8:	1c0d      	adds	r5, r1, #0
10001fca:	e70b      	b.n	10001de4 <__aeabi_fsub+0x3c>
10001fcc:	1c2c      	adds	r4, r5, #0
10001fce:	1c15      	adds	r5, r2, #0
10001fd0:	e75b      	b.n	10001e8a <__aeabi_fsub+0xe2>
10001fd2:	2380      	movs	r3, #128	; 0x80
10001fd4:	005e      	lsls	r6, r3, #1
10001fd6:	24ff      	movs	r4, #255	; 0xff
10001fd8:	2304      	movs	r3, #4
10001fda:	e716      	b.n	10001e0a <__aeabi_fsub+0x62>
10001fdc:	2d00      	cmp	r5, #0
10001fde:	d000      	beq.n	10001fe2 <__aeabi_fsub+0x23a>
10001fe0:	e08d      	b.n	100020fe <__aeabi_fsub+0x356>
10001fe2:	4665      	mov	r5, ip
10001fe4:	2d00      	cmp	r5, #0
10001fe6:	d100      	bne.n	10001fea <__aeabi_fsub+0x242>
10001fe8:	e0ad      	b.n	10002146 <__aeabi_fsub+0x39e>
10001fea:	2f00      	cmp	r7, #0
10001fec:	d100      	bne.n	10001ff0 <__aeabi_fsub+0x248>
10001fee:	e081      	b.n	100020f4 <__aeabi_fsub+0x34c>
10001ff0:	197b      	adds	r3, r7, r5
10001ff2:	015c      	lsls	r4, r3, #5
10001ff4:	d400      	bmi.n	10001ff8 <__aeabi_fsub+0x250>
10001ff6:	e07e      	b.n	100020f6 <__aeabi_fsub+0x34e>
10001ff8:	4f33      	ldr	r7, [pc, #204]	; (100020c8 <__aeabi_fsub+0x320>)
10001ffa:	1c15      	adds	r5, r2, #0
10001ffc:	403b      	ands	r3, r7
10001ffe:	2602      	movs	r6, #2
10002000:	2401      	movs	r4, #1
10002002:	e6ef      	b.n	10001de4 <__aeabi_fsub+0x3c>
10002004:	1c38      	adds	r0, r7, #0
10002006:	2320      	movs	r3, #32
10002008:	40f0      	lsrs	r0, r6
1000200a:	1b9e      	subs	r6, r3, r6
1000200c:	40b7      	lsls	r7, r6
1000200e:	1c3b      	adds	r3, r7, #0
10002010:	1e5f      	subs	r7, r3, #1
10002012:	41bb      	sbcs	r3, r7
10002014:	4303      	orrs	r3, r0
10002016:	e723      	b.n	10001e60 <__aeabi_fsub+0xb8>
10002018:	2d00      	cmp	r5, #0
1000201a:	d115      	bne.n	10002048 <__aeabi_fsub+0x2a0>
1000201c:	4665      	mov	r5, ip
1000201e:	2d00      	cmp	r5, #0
10002020:	d147      	bne.n	100020b2 <__aeabi_fsub+0x30a>
10002022:	2f00      	cmp	r7, #0
10002024:	d0c5      	beq.n	10001fb2 <__aeabi_fsub+0x20a>
10002026:	1c3b      	adds	r3, r7, #0
10002028:	1c0d      	adds	r5, r1, #0
1000202a:	2601      	movs	r6, #1
1000202c:	2400      	movs	r4, #0
1000202e:	e6d9      	b.n	10001de4 <__aeabi_fsub+0x3c>
10002030:	4276      	negs	r6, r6
10002032:	2d00      	cmp	r5, #0
10002034:	d126      	bne.n	10002084 <__aeabi_fsub+0x2dc>
10002036:	4665      	mov	r5, ip
10002038:	2d00      	cmp	r5, #0
1000203a:	d000      	beq.n	1000203e <__aeabi_fsub+0x296>
1000203c:	e07d      	b.n	1000213a <__aeabi_fsub+0x392>
1000203e:	1c46      	adds	r6, r0, #1
10002040:	1c3b      	adds	r3, r7, #0
10002042:	1c04      	adds	r4, r0, #0
10002044:	1c15      	adds	r5, r2, #0
10002046:	e6cd      	b.n	10001de4 <__aeabi_fsub+0x3c>
10002048:	4665      	mov	r5, ip
1000204a:	2d00      	cmp	r5, #0
1000204c:	d140      	bne.n	100020d0 <__aeabi_fsub+0x328>
1000204e:	2f00      	cmp	r7, #0
10002050:	d107      	bne.n	10002062 <__aeabi_fsub+0x2ba>
10002052:	2180      	movs	r1, #128	; 0x80
10002054:	2200      	movs	r2, #0
10002056:	004e      	lsls	r6, r1, #1
10002058:	4b1c      	ldr	r3, [pc, #112]	; (100020cc <__aeabi_fsub+0x324>)
1000205a:	24ff      	movs	r4, #255	; 0xff
1000205c:	e6d5      	b.n	10001e0a <__aeabi_fsub+0x62>
1000205e:	28ff      	cmp	r0, #255	; 0xff
10002060:	d194      	bne.n	10001f8c <__aeabi_fsub+0x1e4>
10002062:	2080      	movs	r0, #128	; 0x80
10002064:	1c3b      	adds	r3, r7, #0
10002066:	1c0d      	adds	r5, r1, #0
10002068:	0046      	lsls	r6, r0, #1
1000206a:	24ff      	movs	r4, #255	; 0xff
1000206c:	e6ba      	b.n	10001de4 <__aeabi_fsub+0x3c>
1000206e:	3e01      	subs	r6, #1
10002070:	2e00      	cmp	r6, #0
10002072:	d1f4      	bne.n	1000205e <__aeabi_fsub+0x2b6>
10002074:	1b3b      	subs	r3, r7, r4
10002076:	1c0d      	adds	r5, r1, #0
10002078:	1c04      	adds	r4, r0, #0
1000207a:	e702      	b.n	10001e82 <__aeabi_fsub+0xda>
1000207c:	2580      	movs	r5, #128	; 0x80
1000207e:	006e      	lsls	r6, r5, #1
10002080:	2304      	movs	r3, #4
10002082:	e6c2      	b.n	10001e0a <__aeabi_fsub+0x62>
10002084:	28ff      	cmp	r0, #255	; 0xff
10002086:	d052      	beq.n	1000212e <__aeabi_fsub+0x386>
10002088:	2480      	movs	r4, #128	; 0x80
1000208a:	4661      	mov	r1, ip
1000208c:	04e3      	lsls	r3, r4, #19
1000208e:	4319      	orrs	r1, r3
10002090:	468c      	mov	ip, r1
10002092:	2301      	movs	r3, #1
10002094:	2e1b      	cmp	r6, #27
10002096:	dc09      	bgt.n	100020ac <__aeabi_fsub+0x304>
10002098:	2120      	movs	r1, #32
1000209a:	4664      	mov	r4, ip
1000209c:	40f4      	lsrs	r4, r6
1000209e:	4665      	mov	r5, ip
100020a0:	1b8e      	subs	r6, r1, r6
100020a2:	40b5      	lsls	r5, r6
100020a4:	1c2b      	adds	r3, r5, #0
100020a6:	1e59      	subs	r1, r3, #1
100020a8:	418b      	sbcs	r3, r1
100020aa:	4323      	orrs	r3, r4
100020ac:	19db      	adds	r3, r3, r7
100020ae:	1c04      	adds	r4, r0, #0
100020b0:	e6d8      	b.n	10001e64 <__aeabi_fsub+0xbc>
100020b2:	2f00      	cmp	r7, #0
100020b4:	d01e      	beq.n	100020f4 <__aeabi_fsub+0x34c>
100020b6:	1beb      	subs	r3, r5, r7
100020b8:	0158      	lsls	r0, r3, #5
100020ba:	d54b      	bpl.n	10002154 <__aeabi_fsub+0x3ac>
100020bc:	1b7b      	subs	r3, r7, r5
100020be:	2601      	movs	r6, #1
100020c0:	1c0d      	adds	r5, r1, #0
100020c2:	2400      	movs	r4, #0
100020c4:	e68e      	b.n	10001de4 <__aeabi_fsub+0x3c>
100020c6:	46c0      	nop			; (mov r8, r8)
100020c8:	fbffffff 	.word	0xfbffffff
100020cc:	03fffffc 	.word	0x03fffffc
100020d0:	2f00      	cmp	r7, #0
100020d2:	d100      	bne.n	100020d6 <__aeabi_fsub+0x32e>
100020d4:	e6fa      	b.n	10001ecc <__aeabi_fsub+0x124>
100020d6:	2080      	movs	r0, #128	; 0x80
100020d8:	08eb      	lsrs	r3, r5, #3
100020da:	03c4      	lsls	r4, r0, #15
100020dc:	4223      	tst	r3, r4
100020de:	d037      	beq.n	10002150 <__aeabi_fsub+0x3a8>
100020e0:	08ff      	lsrs	r7, r7, #3
100020e2:	4227      	tst	r7, r4
100020e4:	d134      	bne.n	10002150 <__aeabi_fsub+0x3a8>
100020e6:	1c3b      	adds	r3, r7, #0
100020e8:	1c0d      	adds	r5, r1, #0
100020ea:	2280      	movs	r2, #128	; 0x80
100020ec:	00db      	lsls	r3, r3, #3
100020ee:	0056      	lsls	r6, r2, #1
100020f0:	24ff      	movs	r4, #255	; 0xff
100020f2:	e677      	b.n	10001de4 <__aeabi_fsub+0x3c>
100020f4:	4663      	mov	r3, ip
100020f6:	1c15      	adds	r5, r2, #0
100020f8:	2601      	movs	r6, #1
100020fa:	2400      	movs	r4, #0
100020fc:	e672      	b.n	10001de4 <__aeabi_fsub+0x3c>
100020fe:	4664      	mov	r4, ip
10002100:	2c00      	cmp	r4, #0
10002102:	d014      	beq.n	1000212e <__aeabi_fsub+0x386>
10002104:	2f00      	cmp	r7, #0
10002106:	d100      	bne.n	1000210a <__aeabi_fsub+0x362>
10002108:	e6e0      	b.n	10001ecc <__aeabi_fsub+0x124>
1000210a:	2380      	movs	r3, #128	; 0x80
1000210c:	08e6      	lsrs	r6, r4, #3
1000210e:	03d8      	lsls	r0, r3, #15
10002110:	1c31      	adds	r1, r6, #0
10002112:	4206      	tst	r6, r0
10002114:	d003      	beq.n	1000211e <__aeabi_fsub+0x376>
10002116:	08f9      	lsrs	r1, r7, #3
10002118:	4201      	tst	r1, r0
1000211a:	d000      	beq.n	1000211e <__aeabi_fsub+0x376>
1000211c:	1c31      	adds	r1, r6, #0
1000211e:	1c15      	adds	r5, r2, #0
10002120:	2280      	movs	r2, #128	; 0x80
10002122:	00cb      	lsls	r3, r1, #3
10002124:	0056      	lsls	r6, r2, #1
10002126:	24ff      	movs	r4, #255	; 0xff
10002128:	e65c      	b.n	10001de4 <__aeabi_fsub+0x3c>
1000212a:	28ff      	cmp	r0, #255	; 0xff
1000212c:	d1b1      	bne.n	10002092 <__aeabi_fsub+0x2ea>
1000212e:	2080      	movs	r0, #128	; 0x80
10002130:	1c3b      	adds	r3, r7, #0
10002132:	1c15      	adds	r5, r2, #0
10002134:	0046      	lsls	r6, r0, #1
10002136:	24ff      	movs	r4, #255	; 0xff
10002138:	e654      	b.n	10001de4 <__aeabi_fsub+0x3c>
1000213a:	3e01      	subs	r6, #1
1000213c:	2e00      	cmp	r6, #0
1000213e:	d1f4      	bne.n	1000212a <__aeabi_fsub+0x382>
10002140:	197b      	adds	r3, r7, r5
10002142:	1c04      	adds	r4, r0, #0
10002144:	e68e      	b.n	10001e64 <__aeabi_fsub+0xbc>
10002146:	1c3b      	adds	r3, r7, #0
10002148:	1c15      	adds	r5, r2, #0
1000214a:	2601      	movs	r6, #1
1000214c:	2400      	movs	r4, #0
1000214e:	e649      	b.n	10001de4 <__aeabi_fsub+0x3c>
10002150:	1c15      	adds	r5, r2, #0
10002152:	e7ca      	b.n	100020ea <__aeabi_fsub+0x342>
10002154:	2b00      	cmp	r3, #0
10002156:	d100      	bne.n	1000215a <__aeabi_fsub+0x3b2>
10002158:	e72b      	b.n	10001fb2 <__aeabi_fsub+0x20a>
1000215a:	e7cc      	b.n	100020f6 <__aeabi_fsub+0x34e>

1000215c <__aeabi_ddiv>:
1000215c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000215e:	464d      	mov	r5, r9
10002160:	4644      	mov	r4, r8
10002162:	465f      	mov	r7, fp
10002164:	4656      	mov	r6, sl
10002166:	b4f0      	push	{r4, r5, r6, r7}
10002168:	1c1d      	adds	r5, r3, #0
1000216a:	004b      	lsls	r3, r1, #1
1000216c:	1c14      	adds	r4, r2, #0
1000216e:	030e      	lsls	r6, r1, #12
10002170:	0d5b      	lsrs	r3, r3, #21
10002172:	0fca      	lsrs	r2, r1, #31
10002174:	b087      	sub	sp, #28
10002176:	1c07      	adds	r7, r0, #0
10002178:	0b36      	lsrs	r6, r6, #12
1000217a:	4698      	mov	r8, r3
1000217c:	4691      	mov	r9, r2
1000217e:	2b00      	cmp	r3, #0
10002180:	d11d      	bne.n	100021be <__aeabi_ddiv+0x62>
10002182:	1c32      	adds	r2, r6, #0
10002184:	4302      	orrs	r2, r0
10002186:	d100      	bne.n	1000218a <__aeabi_ddiv+0x2e>
10002188:	e181      	b.n	1000248e <__aeabi_ddiv+0x332>
1000218a:	2e00      	cmp	r6, #0
1000218c:	d100      	bne.n	10002190 <__aeabi_ddiv+0x34>
1000218e:	e204      	b.n	1000259a <__aeabi_ddiv+0x43e>
10002190:	1c30      	adds	r0, r6, #0
10002192:	f000 fb93 	bl	100028bc <__clzsi2>
10002196:	2827      	cmp	r0, #39	; 0x27
10002198:	dd00      	ble.n	1000219c <__aeabi_ddiv+0x40>
1000219a:	e1f8      	b.n	1000258e <__aeabi_ddiv+0x432>
1000219c:	2128      	movs	r1, #40	; 0x28
1000219e:	1c03      	adds	r3, r0, #0
100021a0:	3b08      	subs	r3, #8
100021a2:	1a0a      	subs	r2, r1, r0
100021a4:	1c39      	adds	r1, r7, #0
100021a6:	409e      	lsls	r6, r3
100021a8:	40d1      	lsrs	r1, r2
100021aa:	430e      	orrs	r6, r1
100021ac:	409f      	lsls	r7, r3
100021ae:	4bc1      	ldr	r3, [pc, #772]	; (100024b4 <__aeabi_ddiv+0x358>)
100021b0:	2100      	movs	r1, #0
100021b2:	1a18      	subs	r0, r3, r0
100021b4:	2200      	movs	r2, #0
100021b6:	4680      	mov	r8, r0
100021b8:	468a      	mov	sl, r1
100021ba:	9200      	str	r2, [sp, #0]
100021bc:	e00f      	b.n	100021de <__aeabi_ddiv+0x82>
100021be:	48be      	ldr	r0, [pc, #760]	; (100024b8 <__aeabi_ddiv+0x35c>)
100021c0:	4283      	cmp	r3, r0
100021c2:	d031      	beq.n	10002228 <__aeabi_ddiv+0xcc>
100021c4:	2180      	movs	r1, #128	; 0x80
100021c6:	034b      	lsls	r3, r1, #13
100021c8:	431e      	orrs	r6, r3
100021ca:	48bc      	ldr	r0, [pc, #752]	; (100024bc <__aeabi_ddiv+0x360>)
100021cc:	0f7a      	lsrs	r2, r7, #29
100021ce:	00f6      	lsls	r6, r6, #3
100021d0:	2100      	movs	r1, #0
100021d2:	2300      	movs	r3, #0
100021d4:	4316      	orrs	r6, r2
100021d6:	00ff      	lsls	r7, r7, #3
100021d8:	4480      	add	r8, r0
100021da:	468a      	mov	sl, r1
100021dc:	9300      	str	r3, [sp, #0]
100021de:	1c29      	adds	r1, r5, #0
100021e0:	1c20      	adds	r0, r4, #0
100021e2:	1c25      	adds	r5, r4, #0
100021e4:	004a      	lsls	r2, r1, #1
100021e6:	030c      	lsls	r4, r1, #12
100021e8:	0fcb      	lsrs	r3, r1, #31
100021ea:	0b24      	lsrs	r4, r4, #12
100021ec:	0d52      	lsrs	r2, r2, #21
100021ee:	469b      	mov	fp, r3
100021f0:	d125      	bne.n	1000223e <__aeabi_ddiv+0xe2>
100021f2:	1c21      	adds	r1, r4, #0
100021f4:	4301      	orrs	r1, r0
100021f6:	d100      	bne.n	100021fa <__aeabi_ddiv+0x9e>
100021f8:	e150      	b.n	1000249c <__aeabi_ddiv+0x340>
100021fa:	2c00      	cmp	r4, #0
100021fc:	d100      	bne.n	10002200 <__aeabi_ddiv+0xa4>
100021fe:	e1c2      	b.n	10002586 <__aeabi_ddiv+0x42a>
10002200:	1c20      	adds	r0, r4, #0
10002202:	f000 fb5b 	bl	100028bc <__clzsi2>
10002206:	2827      	cmp	r0, #39	; 0x27
10002208:	dd00      	ble.n	1000220c <__aeabi_ddiv+0xb0>
1000220a:	e1b6      	b.n	1000257a <__aeabi_ddiv+0x41e>
1000220c:	1c03      	adds	r3, r0, #0
1000220e:	2228      	movs	r2, #40	; 0x28
10002210:	3b08      	subs	r3, #8
10002212:	1c29      	adds	r1, r5, #0
10002214:	1a12      	subs	r2, r2, r0
10002216:	409c      	lsls	r4, r3
10002218:	40d1      	lsrs	r1, r2
1000221a:	430c      	orrs	r4, r1
1000221c:	409d      	lsls	r5, r3
1000221e:	4ba5      	ldr	r3, [pc, #660]	; (100024b4 <__aeabi_ddiv+0x358>)
10002220:	1a1a      	subs	r2, r3, r0
10002222:	2000      	movs	r0, #0
10002224:	9002      	str	r0, [sp, #8]
10002226:	e019      	b.n	1000225c <__aeabi_ddiv+0x100>
10002228:	1c32      	adds	r2, r6, #0
1000222a:	433a      	orrs	r2, r7
1000222c:	d000      	beq.n	10002230 <__aeabi_ddiv+0xd4>
1000222e:	e129      	b.n	10002484 <__aeabi_ddiv+0x328>
10002230:	2708      	movs	r7, #8
10002232:	2302      	movs	r3, #2
10002234:	46ba      	mov	sl, r7
10002236:	2600      	movs	r6, #0
10002238:	2700      	movs	r7, #0
1000223a:	9300      	str	r3, [sp, #0]
1000223c:	e7cf      	b.n	100021de <__aeabi_ddiv+0x82>
1000223e:	489e      	ldr	r0, [pc, #632]	; (100024b8 <__aeabi_ddiv+0x35c>)
10002240:	4282      	cmp	r2, r0
10002242:	d100      	bne.n	10002246 <__aeabi_ddiv+0xea>
10002244:	e113      	b.n	1000246e <__aeabi_ddiv+0x312>
10002246:	2180      	movs	r1, #128	; 0x80
10002248:	034b      	lsls	r3, r1, #13
1000224a:	431c      	orrs	r4, r3
1000224c:	499b      	ldr	r1, [pc, #620]	; (100024bc <__aeabi_ddiv+0x360>)
1000224e:	0f68      	lsrs	r0, r5, #29
10002250:	00e4      	lsls	r4, r4, #3
10002252:	2300      	movs	r3, #0
10002254:	4304      	orrs	r4, r0
10002256:	00ed      	lsls	r5, r5, #3
10002258:	1852      	adds	r2, r2, r1
1000225a:	9302      	str	r3, [sp, #8]
1000225c:	4648      	mov	r0, r9
1000225e:	465b      	mov	r3, fp
10002260:	4043      	eors	r3, r0
10002262:	9802      	ldr	r0, [sp, #8]
10002264:	4651      	mov	r1, sl
10002266:	9301      	str	r3, [sp, #4]
10002268:	4301      	orrs	r1, r0
1000226a:	290f      	cmp	r1, #15
1000226c:	d800      	bhi.n	10002270 <__aeabi_ddiv+0x114>
1000226e:	e0df      	b.n	10002430 <__aeabi_ddiv+0x2d4>
10002270:	4643      	mov	r3, r8
10002272:	1a9a      	subs	r2, r3, r2
10002274:	9204      	str	r2, [sp, #16]
10002276:	42a6      	cmp	r6, r4
10002278:	d800      	bhi.n	1000227c <__aeabi_ddiv+0x120>
1000227a:	e16e      	b.n	1000255a <__aeabi_ddiv+0x3fe>
1000227c:	0871      	lsrs	r1, r6, #1
1000227e:	087b      	lsrs	r3, r7, #1
10002280:	07f6      	lsls	r6, r6, #31
10002282:	4333      	orrs	r3, r6
10002284:	07fa      	lsls	r2, r7, #31
10002286:	4689      	mov	r9, r1
10002288:	4698      	mov	r8, r3
1000228a:	9202      	str	r2, [sp, #8]
1000228c:	0e28      	lsrs	r0, r5, #24
1000228e:	0224      	lsls	r4, r4, #8
10002290:	4304      	orrs	r4, r0
10002292:	022d      	lsls	r5, r5, #8
10002294:	0427      	lsls	r7, r4, #16
10002296:	0c39      	lsrs	r1, r7, #16
10002298:	46ab      	mov	fp, r5
1000229a:	0c25      	lsrs	r5, r4, #16
1000229c:	9100      	str	r1, [sp, #0]
1000229e:	4648      	mov	r0, r9
100022a0:	1c29      	adds	r1, r5, #0
100022a2:	f7ff f939 	bl	10001518 <__aeabi_uidiv>
100022a6:	9f00      	ldr	r7, [sp, #0]
100022a8:	1c06      	adds	r6, r0, #0
100022aa:	4347      	muls	r7, r0
100022ac:	1c29      	adds	r1, r5, #0
100022ae:	4648      	mov	r0, r9
100022b0:	f7ff f976 	bl	100015a0 <__aeabi_uidivmod>
100022b4:	4643      	mov	r3, r8
100022b6:	0408      	lsls	r0, r1, #16
100022b8:	0c1a      	lsrs	r2, r3, #16
100022ba:	4310      	orrs	r0, r2
100022bc:	4287      	cmp	r7, r0
100022be:	d907      	bls.n	100022d0 <__aeabi_ddiv+0x174>
100022c0:	1900      	adds	r0, r0, r4
100022c2:	3e01      	subs	r6, #1
100022c4:	4284      	cmp	r4, r0
100022c6:	d803      	bhi.n	100022d0 <__aeabi_ddiv+0x174>
100022c8:	4287      	cmp	r7, r0
100022ca:	d901      	bls.n	100022d0 <__aeabi_ddiv+0x174>
100022cc:	3e01      	subs	r6, #1
100022ce:	1900      	adds	r0, r0, r4
100022d0:	1bc1      	subs	r1, r0, r7
100022d2:	468a      	mov	sl, r1
100022d4:	1c08      	adds	r0, r1, #0
100022d6:	1c29      	adds	r1, r5, #0
100022d8:	f7ff f91e 	bl	10001518 <__aeabi_uidiv>
100022dc:	9b00      	ldr	r3, [sp, #0]
100022de:	1c07      	adds	r7, r0, #0
100022e0:	4343      	muls	r3, r0
100022e2:	1c29      	adds	r1, r5, #0
100022e4:	4650      	mov	r0, sl
100022e6:	4699      	mov	r9, r3
100022e8:	f7ff f95a 	bl	100015a0 <__aeabi_uidivmod>
100022ec:	4642      	mov	r2, r8
100022ee:	0410      	lsls	r0, r2, #16
100022f0:	040b      	lsls	r3, r1, #16
100022f2:	0c01      	lsrs	r1, r0, #16
100022f4:	430b      	orrs	r3, r1
100022f6:	4599      	cmp	r9, r3
100022f8:	d904      	bls.n	10002304 <__aeabi_ddiv+0x1a8>
100022fa:	191b      	adds	r3, r3, r4
100022fc:	3f01      	subs	r7, #1
100022fe:	429c      	cmp	r4, r3
10002300:	d800      	bhi.n	10002304 <__aeabi_ddiv+0x1a8>
10002302:	e164      	b.n	100025ce <__aeabi_ddiv+0x472>
10002304:	0436      	lsls	r6, r6, #16
10002306:	433e      	orrs	r6, r7
10002308:	465f      	mov	r7, fp
1000230a:	464a      	mov	r2, r9
1000230c:	0c39      	lsrs	r1, r7, #16
1000230e:	4689      	mov	r9, r1
10002310:	1a9b      	subs	r3, r3, r2
10002312:	4659      	mov	r1, fp
10002314:	0432      	lsls	r2, r6, #16
10002316:	0c17      	lsrs	r7, r2, #16
10002318:	040a      	lsls	r2, r1, #16
1000231a:	4649      	mov	r1, r9
1000231c:	4379      	muls	r1, r7
1000231e:	0c12      	lsrs	r2, r2, #16
10002320:	9203      	str	r2, [sp, #12]
10002322:	468c      	mov	ip, r1
10002324:	9903      	ldr	r1, [sp, #12]
10002326:	0c30      	lsrs	r0, r6, #16
10002328:	437a      	muls	r2, r7
1000232a:	4341      	muls	r1, r0
1000232c:	464f      	mov	r7, r9
1000232e:	4378      	muls	r0, r7
10002330:	448c      	add	ip, r1
10002332:	0c17      	lsrs	r7, r2, #16
10002334:	4467      	add	r7, ip
10002336:	42b9      	cmp	r1, r7
10002338:	d902      	bls.n	10002340 <__aeabi_ddiv+0x1e4>
1000233a:	2180      	movs	r1, #128	; 0x80
1000233c:	0249      	lsls	r1, r1, #9
1000233e:	1840      	adds	r0, r0, r1
10002340:	0c39      	lsrs	r1, r7, #16
10002342:	0412      	lsls	r2, r2, #16
10002344:	1840      	adds	r0, r0, r1
10002346:	043f      	lsls	r7, r7, #16
10002348:	0c11      	lsrs	r1, r2, #16
1000234a:	187f      	adds	r7, r7, r1
1000234c:	4283      	cmp	r3, r0
1000234e:	d200      	bcs.n	10002352 <__aeabi_ddiv+0x1f6>
10002350:	e127      	b.n	100025a2 <__aeabi_ddiv+0x446>
10002352:	d100      	bne.n	10002356 <__aeabi_ddiv+0x1fa>
10002354:	e141      	b.n	100025da <__aeabi_ddiv+0x47e>
10002356:	9902      	ldr	r1, [sp, #8]
10002358:	1a1b      	subs	r3, r3, r0
1000235a:	1bcf      	subs	r7, r1, r7
1000235c:	42b9      	cmp	r1, r7
1000235e:	4180      	sbcs	r0, r0
10002360:	4241      	negs	r1, r0
10002362:	1a5a      	subs	r2, r3, r1
10002364:	4690      	mov	r8, r2
10002366:	42a2      	cmp	r2, r4
10002368:	d100      	bne.n	1000236c <__aeabi_ddiv+0x210>
1000236a:	e15f      	b.n	1000262c <__aeabi_ddiv+0x4d0>
1000236c:	1c10      	adds	r0, r2, #0
1000236e:	1c29      	adds	r1, r5, #0
10002370:	f7ff f8d2 	bl	10001518 <__aeabi_uidiv>
10002374:	9b00      	ldr	r3, [sp, #0]
10002376:	9002      	str	r0, [sp, #8]
10002378:	4343      	muls	r3, r0
1000237a:	1c29      	adds	r1, r5, #0
1000237c:	4640      	mov	r0, r8
1000237e:	469a      	mov	sl, r3
10002380:	f7ff f90e 	bl	100015a0 <__aeabi_uidivmod>
10002384:	0c38      	lsrs	r0, r7, #16
10002386:	0409      	lsls	r1, r1, #16
10002388:	4301      	orrs	r1, r0
1000238a:	458a      	cmp	sl, r1
1000238c:	d90a      	bls.n	100023a4 <__aeabi_ddiv+0x248>
1000238e:	9a02      	ldr	r2, [sp, #8]
10002390:	1909      	adds	r1, r1, r4
10002392:	3a01      	subs	r2, #1
10002394:	9202      	str	r2, [sp, #8]
10002396:	428c      	cmp	r4, r1
10002398:	d804      	bhi.n	100023a4 <__aeabi_ddiv+0x248>
1000239a:	458a      	cmp	sl, r1
1000239c:	d902      	bls.n	100023a4 <__aeabi_ddiv+0x248>
1000239e:	3a01      	subs	r2, #1
100023a0:	9202      	str	r2, [sp, #8]
100023a2:	1909      	adds	r1, r1, r4
100023a4:	4653      	mov	r3, sl
100023a6:	1ac8      	subs	r0, r1, r3
100023a8:	1c29      	adds	r1, r5, #0
100023aa:	9005      	str	r0, [sp, #20]
100023ac:	f7ff f8b4 	bl	10001518 <__aeabi_uidiv>
100023b0:	9a00      	ldr	r2, [sp, #0]
100023b2:	1c29      	adds	r1, r5, #0
100023b4:	4342      	muls	r2, r0
100023b6:	4680      	mov	r8, r0
100023b8:	9805      	ldr	r0, [sp, #20]
100023ba:	4692      	mov	sl, r2
100023bc:	f7ff f8f0 	bl	100015a0 <__aeabi_uidivmod>
100023c0:	043f      	lsls	r7, r7, #16
100023c2:	040d      	lsls	r5, r1, #16
100023c4:	0c3a      	lsrs	r2, r7, #16
100023c6:	432a      	orrs	r2, r5
100023c8:	4592      	cmp	sl, r2
100023ca:	d909      	bls.n	100023e0 <__aeabi_ddiv+0x284>
100023cc:	2101      	movs	r1, #1
100023ce:	424b      	negs	r3, r1
100023d0:	1912      	adds	r2, r2, r4
100023d2:	4498      	add	r8, r3
100023d4:	4294      	cmp	r4, r2
100023d6:	d803      	bhi.n	100023e0 <__aeabi_ddiv+0x284>
100023d8:	4592      	cmp	sl, r2
100023da:	d901      	bls.n	100023e0 <__aeabi_ddiv+0x284>
100023dc:	4498      	add	r8, r3
100023de:	1912      	adds	r2, r2, r4
100023e0:	9d02      	ldr	r5, [sp, #8]
100023e2:	4643      	mov	r3, r8
100023e4:	042f      	lsls	r7, r5, #16
100023e6:	431f      	orrs	r7, r3
100023e8:	4650      	mov	r0, sl
100023ea:	1a11      	subs	r1, r2, r0
100023ec:	0438      	lsls	r0, r7, #16
100023ee:	0c03      	lsrs	r3, r0, #16
100023f0:	464d      	mov	r5, r9
100023f2:	435d      	muls	r5, r3
100023f4:	9803      	ldr	r0, [sp, #12]
100023f6:	46ac      	mov	ip, r5
100023f8:	9d03      	ldr	r5, [sp, #12]
100023fa:	0c3a      	lsrs	r2, r7, #16
100023fc:	4358      	muls	r0, r3
100023fe:	4355      	muls	r5, r2
10002400:	464b      	mov	r3, r9
10002402:	435a      	muls	r2, r3
10002404:	44ac      	add	ip, r5
10002406:	0c03      	lsrs	r3, r0, #16
10002408:	4463      	add	r3, ip
1000240a:	429d      	cmp	r5, r3
1000240c:	d902      	bls.n	10002414 <__aeabi_ddiv+0x2b8>
1000240e:	2580      	movs	r5, #128	; 0x80
10002410:	026d      	lsls	r5, r5, #9
10002412:	1952      	adds	r2, r2, r5
10002414:	0c1d      	lsrs	r5, r3, #16
10002416:	0400      	lsls	r0, r0, #16
10002418:	1952      	adds	r2, r2, r5
1000241a:	041b      	lsls	r3, r3, #16
1000241c:	0c05      	lsrs	r5, r0, #16
1000241e:	195b      	adds	r3, r3, r5
10002420:	4291      	cmp	r1, r2
10002422:	d200      	bcs.n	10002426 <__aeabi_ddiv+0x2ca>
10002424:	e0e6      	b.n	100025f4 <__aeabi_ddiv+0x498>
10002426:	d100      	bne.n	1000242a <__aeabi_ddiv+0x2ce>
10002428:	e13d      	b.n	100026a6 <__aeabi_ddiv+0x54a>
1000242a:	2201      	movs	r2, #1
1000242c:	4317      	orrs	r7, r2
1000242e:	e05a      	b.n	100024e6 <__aeabi_ddiv+0x38a>
10002430:	0089      	lsls	r1, r1, #2
10002432:	4823      	ldr	r0, [pc, #140]	; (100024c0 <__aeabi_ddiv+0x364>)
10002434:	468c      	mov	ip, r1
10002436:	4460      	add	r0, ip
10002438:	6801      	ldr	r1, [r0, #0]
1000243a:	468f      	mov	pc, r1
1000243c:	9b01      	ldr	r3, [sp, #4]
1000243e:	4a1e      	ldr	r2, [pc, #120]	; (100024b8 <__aeabi_ddiv+0x35c>)
10002440:	2600      	movs	r6, #0
10002442:	2700      	movs	r7, #0
10002444:	2000      	movs	r0, #0
10002446:	2100      	movs	r1, #0
10002448:	1c38      	adds	r0, r7, #0
1000244a:	0d0f      	lsrs	r7, r1, #20
1000244c:	053c      	lsls	r4, r7, #20
1000244e:	4d1d      	ldr	r5, [pc, #116]	; (100024c4 <__aeabi_ddiv+0x368>)
10002450:	4334      	orrs	r4, r6
10002452:	0512      	lsls	r2, r2, #20
10002454:	4025      	ands	r5, r4
10002456:	4315      	orrs	r5, r2
10002458:	006e      	lsls	r6, r5, #1
1000245a:	07db      	lsls	r3, r3, #31
1000245c:	0871      	lsrs	r1, r6, #1
1000245e:	4319      	orrs	r1, r3
10002460:	b007      	add	sp, #28
10002462:	bc3c      	pop	{r2, r3, r4, r5}
10002464:	4690      	mov	r8, r2
10002466:	4699      	mov	r9, r3
10002468:	46a2      	mov	sl, r4
1000246a:	46ab      	mov	fp, r5
1000246c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000246e:	1c21      	adds	r1, r4, #0
10002470:	2003      	movs	r0, #3
10002472:	4329      	orrs	r1, r5
10002474:	9002      	str	r0, [sp, #8]
10002476:	d000      	beq.n	1000247a <__aeabi_ddiv+0x31e>
10002478:	e6f0      	b.n	1000225c <__aeabi_ddiv+0x100>
1000247a:	2302      	movs	r3, #2
1000247c:	2400      	movs	r4, #0
1000247e:	2500      	movs	r5, #0
10002480:	9302      	str	r3, [sp, #8]
10002482:	e6eb      	b.n	1000225c <__aeabi_ddiv+0x100>
10002484:	200c      	movs	r0, #12
10002486:	2103      	movs	r1, #3
10002488:	4682      	mov	sl, r0
1000248a:	9100      	str	r1, [sp, #0]
1000248c:	e6a7      	b.n	100021de <__aeabi_ddiv+0x82>
1000248e:	2704      	movs	r7, #4
10002490:	2301      	movs	r3, #1
10002492:	46ba      	mov	sl, r7
10002494:	2600      	movs	r6, #0
10002496:	2700      	movs	r7, #0
10002498:	9300      	str	r3, [sp, #0]
1000249a:	e6a0      	b.n	100021de <__aeabi_ddiv+0x82>
1000249c:	2101      	movs	r1, #1
1000249e:	2400      	movs	r4, #0
100024a0:	2500      	movs	r5, #0
100024a2:	9102      	str	r1, [sp, #8]
100024a4:	e6da      	b.n	1000225c <__aeabi_ddiv+0x100>
100024a6:	2701      	movs	r7, #1
100024a8:	2300      	movs	r3, #0
100024aa:	4e07      	ldr	r6, [pc, #28]	; (100024c8 <__aeabi_ddiv+0x36c>)
100024ac:	427f      	negs	r7, r7
100024ae:	4a02      	ldr	r2, [pc, #8]	; (100024b8 <__aeabi_ddiv+0x35c>)
100024b0:	e7c8      	b.n	10002444 <__aeabi_ddiv+0x2e8>
100024b2:	46c0      	nop			; (mov r8, r8)
100024b4:	fffffc0d 	.word	0xfffffc0d
100024b8:	000007ff 	.word	0x000007ff
100024bc:	fffffc01 	.word	0xfffffc01
100024c0:	10002948 	.word	0x10002948
100024c4:	800fffff 	.word	0x800fffff
100024c8:	000fffff 	.word	0x000fffff
100024cc:	1c2f      	adds	r7, r5, #0
100024ce:	465a      	mov	r2, fp
100024d0:	9d02      	ldr	r5, [sp, #8]
100024d2:	1c26      	adds	r6, r4, #0
100024d4:	9201      	str	r2, [sp, #4]
100024d6:	2d02      	cmp	r5, #2
100024d8:	d0b0      	beq.n	1000243c <__aeabi_ddiv+0x2e0>
100024da:	2d03      	cmp	r5, #3
100024dc:	d100      	bne.n	100024e0 <__aeabi_ddiv+0x384>
100024de:	e101      	b.n	100026e4 <__aeabi_ddiv+0x588>
100024e0:	2d01      	cmp	r5, #1
100024e2:	d100      	bne.n	100024e6 <__aeabi_ddiv+0x38a>
100024e4:	e09c      	b.n	10002620 <__aeabi_ddiv+0x4c4>
100024e6:	9b04      	ldr	r3, [sp, #16]
100024e8:	4882      	ldr	r0, [pc, #520]	; (100026f4 <__aeabi_ddiv+0x598>)
100024ea:	181a      	adds	r2, r3, r0
100024ec:	2a00      	cmp	r2, #0
100024ee:	dc00      	bgt.n	100024f2 <__aeabi_ddiv+0x396>
100024f0:	e08c      	b.n	1000260c <__aeabi_ddiv+0x4b0>
100024f2:	240f      	movs	r4, #15
100024f4:	403c      	ands	r4, r7
100024f6:	2c04      	cmp	r4, #4
100024f8:	d005      	beq.n	10002506 <__aeabi_ddiv+0x3aa>
100024fa:	1d3b      	adds	r3, r7, #4
100024fc:	42bb      	cmp	r3, r7
100024fe:	41bf      	sbcs	r7, r7
10002500:	427d      	negs	r5, r7
10002502:	1976      	adds	r6, r6, r5
10002504:	1c1f      	adds	r7, r3, #0
10002506:	01f1      	lsls	r1, r6, #7
10002508:	d505      	bpl.n	10002516 <__aeabi_ddiv+0x3ba>
1000250a:	4a7b      	ldr	r2, [pc, #492]	; (100026f8 <__aeabi_ddiv+0x59c>)
1000250c:	9904      	ldr	r1, [sp, #16]
1000250e:	2080      	movs	r0, #128	; 0x80
10002510:	00c4      	lsls	r4, r0, #3
10002512:	4016      	ands	r6, r2
10002514:	190a      	adds	r2, r1, r4
10002516:	4b79      	ldr	r3, [pc, #484]	; (100026fc <__aeabi_ddiv+0x5a0>)
10002518:	429a      	cmp	r2, r3
1000251a:	dd00      	ble.n	1000251e <__aeabi_ddiv+0x3c2>
1000251c:	e78e      	b.n	1000243c <__aeabi_ddiv+0x2e0>
1000251e:	0775      	lsls	r5, r6, #29
10002520:	08ff      	lsrs	r7, r7, #3
10002522:	0276      	lsls	r6, r6, #9
10002524:	0551      	lsls	r1, r2, #21
10002526:	432f      	orrs	r7, r5
10002528:	0b36      	lsrs	r6, r6, #12
1000252a:	0d4a      	lsrs	r2, r1, #21
1000252c:	9b01      	ldr	r3, [sp, #4]
1000252e:	e789      	b.n	10002444 <__aeabi_ddiv+0x2e8>
10002530:	2200      	movs	r2, #0
10002532:	2600      	movs	r6, #0
10002534:	2700      	movs	r7, #0
10002536:	e785      	b.n	10002444 <__aeabi_ddiv+0x2e8>
10002538:	2080      	movs	r0, #128	; 0x80
1000253a:	0301      	lsls	r1, r0, #12
1000253c:	420e      	tst	r6, r1
1000253e:	d016      	beq.n	1000256e <__aeabi_ddiv+0x412>
10002540:	420c      	tst	r4, r1
10002542:	d114      	bne.n	1000256e <__aeabi_ddiv+0x412>
10002544:	430c      	orrs	r4, r1
10002546:	0326      	lsls	r6, r4, #12
10002548:	0b36      	lsrs	r6, r6, #12
1000254a:	465b      	mov	r3, fp
1000254c:	1c2f      	adds	r7, r5, #0
1000254e:	4a6c      	ldr	r2, [pc, #432]	; (10002700 <__aeabi_ddiv+0x5a4>)
10002550:	e778      	b.n	10002444 <__aeabi_ddiv+0x2e8>
10002552:	464c      	mov	r4, r9
10002554:	9401      	str	r4, [sp, #4]
10002556:	9d00      	ldr	r5, [sp, #0]
10002558:	e7bd      	b.n	100024d6 <__aeabi_ddiv+0x37a>
1000255a:	42a6      	cmp	r6, r4
1000255c:	d043      	beq.n	100025e6 <__aeabi_ddiv+0x48a>
1000255e:	9804      	ldr	r0, [sp, #16]
10002560:	46b8      	mov	r8, r7
10002562:	3801      	subs	r0, #1
10002564:	2700      	movs	r7, #0
10002566:	9004      	str	r0, [sp, #16]
10002568:	46b1      	mov	r9, r6
1000256a:	9702      	str	r7, [sp, #8]
1000256c:	e68e      	b.n	1000228c <__aeabi_ddiv+0x130>
1000256e:	430e      	orrs	r6, r1
10002570:	0333      	lsls	r3, r6, #12
10002572:	0b1e      	lsrs	r6, r3, #12
10002574:	4a62      	ldr	r2, [pc, #392]	; (10002700 <__aeabi_ddiv+0x5a4>)
10002576:	464b      	mov	r3, r9
10002578:	e764      	b.n	10002444 <__aeabi_ddiv+0x2e8>
1000257a:	1c04      	adds	r4, r0, #0
1000257c:	3c28      	subs	r4, #40	; 0x28
1000257e:	40a5      	lsls	r5, r4
10002580:	1c2c      	adds	r4, r5, #0
10002582:	2500      	movs	r5, #0
10002584:	e64b      	b.n	1000221e <__aeabi_ddiv+0xc2>
10002586:	f000 f999 	bl	100028bc <__clzsi2>
1000258a:	3020      	adds	r0, #32
1000258c:	e63b      	b.n	10002206 <__aeabi_ddiv+0xaa>
1000258e:	1c06      	adds	r6, r0, #0
10002590:	3e28      	subs	r6, #40	; 0x28
10002592:	40b7      	lsls	r7, r6
10002594:	1c3e      	adds	r6, r7, #0
10002596:	2700      	movs	r7, #0
10002598:	e609      	b.n	100021ae <__aeabi_ddiv+0x52>
1000259a:	f000 f98f 	bl	100028bc <__clzsi2>
1000259e:	3020      	adds	r0, #32
100025a0:	e5f9      	b.n	10002196 <__aeabi_ddiv+0x3a>
100025a2:	9a02      	ldr	r2, [sp, #8]
100025a4:	3e01      	subs	r6, #1
100025a6:	1c11      	adds	r1, r2, #0
100025a8:	4459      	add	r1, fp
100025aa:	4559      	cmp	r1, fp
100025ac:	4192      	sbcs	r2, r2
100025ae:	4252      	negs	r2, r2
100025b0:	1912      	adds	r2, r2, r4
100025b2:	18d3      	adds	r3, r2, r3
100025b4:	429c      	cmp	r4, r3
100025b6:	d204      	bcs.n	100025c2 <__aeabi_ddiv+0x466>
100025b8:	4298      	cmp	r0, r3
100025ba:	d86b      	bhi.n	10002694 <__aeabi_ddiv+0x538>
100025bc:	d016      	beq.n	100025ec <__aeabi_ddiv+0x490>
100025be:	1a1b      	subs	r3, r3, r0
100025c0:	e6cb      	b.n	1000235a <__aeabi_ddiv+0x1fe>
100025c2:	42a3      	cmp	r3, r4
100025c4:	d1fb      	bne.n	100025be <__aeabi_ddiv+0x462>
100025c6:	458b      	cmp	fp, r1
100025c8:	d9f6      	bls.n	100025b8 <__aeabi_ddiv+0x45c>
100025ca:	1a23      	subs	r3, r4, r0
100025cc:	e6c5      	b.n	1000235a <__aeabi_ddiv+0x1fe>
100025ce:	4599      	cmp	r9, r3
100025d0:	d800      	bhi.n	100025d4 <__aeabi_ddiv+0x478>
100025d2:	e697      	b.n	10002304 <__aeabi_ddiv+0x1a8>
100025d4:	3f01      	subs	r7, #1
100025d6:	191b      	adds	r3, r3, r4
100025d8:	e694      	b.n	10002304 <__aeabi_ddiv+0x1a8>
100025da:	9a02      	ldr	r2, [sp, #8]
100025dc:	42ba      	cmp	r2, r7
100025de:	d3e0      	bcc.n	100025a2 <__aeabi_ddiv+0x446>
100025e0:	9902      	ldr	r1, [sp, #8]
100025e2:	2300      	movs	r3, #0
100025e4:	e6b9      	b.n	1000235a <__aeabi_ddiv+0x1fe>
100025e6:	42af      	cmp	r7, r5
100025e8:	d9b9      	bls.n	1000255e <__aeabi_ddiv+0x402>
100025ea:	e647      	b.n	1000227c <__aeabi_ddiv+0x120>
100025ec:	428f      	cmp	r7, r1
100025ee:	d851      	bhi.n	10002694 <__aeabi_ddiv+0x538>
100025f0:	2300      	movs	r3, #0
100025f2:	e6b2      	b.n	1000235a <__aeabi_ddiv+0x1fe>
100025f4:	1909      	adds	r1, r1, r4
100025f6:	3f01      	subs	r7, #1
100025f8:	4658      	mov	r0, fp
100025fa:	428c      	cmp	r4, r1
100025fc:	d919      	bls.n	10002632 <__aeabi_ddiv+0x4d6>
100025fe:	4291      	cmp	r1, r2
10002600:	d000      	beq.n	10002604 <__aeabi_ddiv+0x4a8>
10002602:	e712      	b.n	1000242a <__aeabi_ddiv+0x2ce>
10002604:	4298      	cmp	r0, r3
10002606:	d000      	beq.n	1000260a <__aeabi_ddiv+0x4ae>
10002608:	e70f      	b.n	1000242a <__aeabi_ddiv+0x2ce>
1000260a:	e76c      	b.n	100024e6 <__aeabi_ddiv+0x38a>
1000260c:	4c3d      	ldr	r4, [pc, #244]	; (10002704 <__aeabi_ddiv+0x5a8>)
1000260e:	9d04      	ldr	r5, [sp, #16]
10002610:	1b63      	subs	r3, r4, r5
10002612:	2b38      	cmp	r3, #56	; 0x38
10002614:	dd1c      	ble.n	10002650 <__aeabi_ddiv+0x4f4>
10002616:	9b01      	ldr	r3, [sp, #4]
10002618:	2200      	movs	r2, #0
1000261a:	2600      	movs	r6, #0
1000261c:	2700      	movs	r7, #0
1000261e:	e711      	b.n	10002444 <__aeabi_ddiv+0x2e8>
10002620:	9b01      	ldr	r3, [sp, #4]
10002622:	2200      	movs	r2, #0
10002624:	402b      	ands	r3, r5
10002626:	2600      	movs	r6, #0
10002628:	2700      	movs	r7, #0
1000262a:	e70b      	b.n	10002444 <__aeabi_ddiv+0x2e8>
1000262c:	2701      	movs	r7, #1
1000262e:	427f      	negs	r7, r7
10002630:	e759      	b.n	100024e6 <__aeabi_ddiv+0x38a>
10002632:	428a      	cmp	r2, r1
10002634:	d803      	bhi.n	1000263e <__aeabi_ddiv+0x4e2>
10002636:	d000      	beq.n	1000263a <__aeabi_ddiv+0x4de>
10002638:	e6f7      	b.n	1000242a <__aeabi_ddiv+0x2ce>
1000263a:	4298      	cmp	r0, r3
1000263c:	d2e2      	bcs.n	10002604 <__aeabi_ddiv+0x4a8>
1000263e:	465d      	mov	r5, fp
10002640:	0068      	lsls	r0, r5, #1
10002642:	4558      	cmp	r0, fp
10002644:	41ad      	sbcs	r5, r5
10002646:	426d      	negs	r5, r5
10002648:	192c      	adds	r4, r5, r4
1000264a:	3f01      	subs	r7, #1
1000264c:	1909      	adds	r1, r1, r4
1000264e:	e7d6      	b.n	100025fe <__aeabi_ddiv+0x4a2>
10002650:	2b1f      	cmp	r3, #31
10002652:	dc34      	bgt.n	100026be <__aeabi_ddiv+0x562>
10002654:	9c04      	ldr	r4, [sp, #16]
10002656:	4a2c      	ldr	r2, [pc, #176]	; (10002708 <__aeabi_ddiv+0x5ac>)
10002658:	1c38      	adds	r0, r7, #0
1000265a:	18a5      	adds	r5, r4, r2
1000265c:	1c31      	adds	r1, r6, #0
1000265e:	40af      	lsls	r7, r5
10002660:	40d8      	lsrs	r0, r3
10002662:	40a9      	lsls	r1, r5
10002664:	1c3c      	adds	r4, r7, #0
10002666:	4301      	orrs	r1, r0
10002668:	1e67      	subs	r7, r4, #1
1000266a:	41bc      	sbcs	r4, r7
1000266c:	1c0f      	adds	r7, r1, #0
1000266e:	4327      	orrs	r7, r4
10002670:	40de      	lsrs	r6, r3
10002672:	230f      	movs	r3, #15
10002674:	403b      	ands	r3, r7
10002676:	2b04      	cmp	r3, #4
10002678:	d005      	beq.n	10002686 <__aeabi_ddiv+0x52a>
1000267a:	1d3a      	adds	r2, r7, #4
1000267c:	42ba      	cmp	r2, r7
1000267e:	41bf      	sbcs	r7, r7
10002680:	427d      	negs	r5, r7
10002682:	1976      	adds	r6, r6, r5
10002684:	1c17      	adds	r7, r2, #0
10002686:	0232      	lsls	r2, r6, #8
10002688:	d511      	bpl.n	100026ae <__aeabi_ddiv+0x552>
1000268a:	9b01      	ldr	r3, [sp, #4]
1000268c:	2201      	movs	r2, #1
1000268e:	2600      	movs	r6, #0
10002690:	2700      	movs	r7, #0
10002692:	e6d7      	b.n	10002444 <__aeabi_ddiv+0x2e8>
10002694:	4459      	add	r1, fp
10002696:	4559      	cmp	r1, fp
10002698:	4192      	sbcs	r2, r2
1000269a:	4252      	negs	r2, r2
1000269c:	1912      	adds	r2, r2, r4
1000269e:	18d3      	adds	r3, r2, r3
100026a0:	3e01      	subs	r6, #1
100026a2:	1a1b      	subs	r3, r3, r0
100026a4:	e659      	b.n	1000235a <__aeabi_ddiv+0x1fe>
100026a6:	2b00      	cmp	r3, #0
100026a8:	d1a4      	bne.n	100025f4 <__aeabi_ddiv+0x498>
100026aa:	2000      	movs	r0, #0
100026ac:	e7aa      	b.n	10002604 <__aeabi_ddiv+0x4a8>
100026ae:	0770      	lsls	r0, r6, #29
100026b0:	08ff      	lsrs	r7, r7, #3
100026b2:	0271      	lsls	r1, r6, #9
100026b4:	4307      	orrs	r7, r0
100026b6:	0b0e      	lsrs	r6, r1, #12
100026b8:	9b01      	ldr	r3, [sp, #4]
100026ba:	2200      	movs	r2, #0
100026bc:	e6c2      	b.n	10002444 <__aeabi_ddiv+0x2e8>
100026be:	4913      	ldr	r1, [pc, #76]	; (1000270c <__aeabi_ddiv+0x5b0>)
100026c0:	9c04      	ldr	r4, [sp, #16]
100026c2:	1c30      	adds	r0, r6, #0
100026c4:	1b0a      	subs	r2, r1, r4
100026c6:	40d0      	lsrs	r0, r2
100026c8:	1c05      	adds	r5, r0, #0
100026ca:	2b20      	cmp	r3, #32
100026cc:	d008      	beq.n	100026e0 <__aeabi_ddiv+0x584>
100026ce:	4b10      	ldr	r3, [pc, #64]	; (10002710 <__aeabi_ddiv+0x5b4>)
100026d0:	18e1      	adds	r1, r4, r3
100026d2:	408e      	lsls	r6, r1
100026d4:	4337      	orrs	r7, r6
100026d6:	1e7b      	subs	r3, r7, #1
100026d8:	419f      	sbcs	r7, r3
100026da:	432f      	orrs	r7, r5
100026dc:	2600      	movs	r6, #0
100026de:	e7c8      	b.n	10002672 <__aeabi_ddiv+0x516>
100026e0:	2600      	movs	r6, #0
100026e2:	e7f7      	b.n	100026d4 <__aeabi_ddiv+0x578>
100026e4:	2280      	movs	r2, #128	; 0x80
100026e6:	0310      	lsls	r0, r2, #12
100026e8:	4306      	orrs	r6, r0
100026ea:	0331      	lsls	r1, r6, #12
100026ec:	0b0e      	lsrs	r6, r1, #12
100026ee:	9b01      	ldr	r3, [sp, #4]
100026f0:	4a03      	ldr	r2, [pc, #12]	; (10002700 <__aeabi_ddiv+0x5a4>)
100026f2:	e6a7      	b.n	10002444 <__aeabi_ddiv+0x2e8>
100026f4:	000003ff 	.word	0x000003ff
100026f8:	feffffff 	.word	0xfeffffff
100026fc:	000007fe 	.word	0x000007fe
10002700:	000007ff 	.word	0x000007ff
10002704:	fffffc02 	.word	0xfffffc02
10002708:	0000041e 	.word	0x0000041e
1000270c:	fffffbe2 	.word	0xfffffbe2
10002710:	0000043e 	.word	0x0000043e

10002714 <__aeabi_ui2d>:
10002714:	b570      	push	{r4, r5, r6, lr}
10002716:	1e04      	subs	r4, r0, #0
10002718:	d026      	beq.n	10002768 <__aeabi_ui2d+0x54>
1000271a:	f000 f8cf 	bl	100028bc <__clzsi2>
1000271e:	4914      	ldr	r1, [pc, #80]	; (10002770 <__aeabi_ui2d+0x5c>)
10002720:	1a0a      	subs	r2, r1, r0
10002722:	280a      	cmp	r0, #10
10002724:	dd13      	ble.n	1000274e <__aeabi_ui2d+0x3a>
10002726:	380b      	subs	r0, #11
10002728:	4084      	lsls	r4, r0
1000272a:	0556      	lsls	r6, r2, #21
1000272c:	0324      	lsls	r4, r4, #12
1000272e:	0d72      	lsrs	r2, r6, #21
10002730:	0b25      	lsrs	r5, r4, #12
10002732:	2600      	movs	r6, #0
10002734:	2000      	movs	r0, #0
10002736:	2100      	movs	r1, #0
10002738:	1c30      	adds	r0, r6, #0
1000273a:	0d0e      	lsrs	r6, r1, #20
1000273c:	0533      	lsls	r3, r6, #20
1000273e:	4c0d      	ldr	r4, [pc, #52]	; (10002774 <__aeabi_ui2d+0x60>)
10002740:	432b      	orrs	r3, r5
10002742:	0511      	lsls	r1, r2, #20
10002744:	401c      	ands	r4, r3
10002746:	430c      	orrs	r4, r1
10002748:	0065      	lsls	r5, r4, #1
1000274a:	0869      	lsrs	r1, r5, #1
1000274c:	bd70      	pop	{r4, r5, r6, pc}
1000274e:	230b      	movs	r3, #11
10002750:	1c05      	adds	r5, r0, #0
10002752:	1a18      	subs	r0, r3, r0
10002754:	3515      	adds	r5, #21
10002756:	1c21      	adds	r1, r4, #0
10002758:	40c4      	lsrs	r4, r0
1000275a:	40a9      	lsls	r1, r5
1000275c:	0552      	lsls	r2, r2, #21
1000275e:	0325      	lsls	r5, r4, #12
10002760:	1c0e      	adds	r6, r1, #0
10002762:	0b2d      	lsrs	r5, r5, #12
10002764:	0d52      	lsrs	r2, r2, #21
10002766:	e7e5      	b.n	10002734 <__aeabi_ui2d+0x20>
10002768:	2200      	movs	r2, #0
1000276a:	2500      	movs	r5, #0
1000276c:	2600      	movs	r6, #0
1000276e:	e7e1      	b.n	10002734 <__aeabi_ui2d+0x20>
10002770:	0000041e 	.word	0x0000041e
10002774:	800fffff 	.word	0x800fffff

10002778 <__aeabi_d2f>:
10002778:	b5f0      	push	{r4, r5, r6, r7, lr}
1000277a:	1c04      	adds	r4, r0, #0
1000277c:	0048      	lsls	r0, r1, #1
1000277e:	0d40      	lsrs	r0, r0, #21
10002780:	030a      	lsls	r2, r1, #12
10002782:	0fcd      	lsrs	r5, r1, #31
10002784:	1c41      	adds	r1, r0, #1
10002786:	0f63      	lsrs	r3, r4, #29
10002788:	0a52      	lsrs	r2, r2, #9
1000278a:	054f      	lsls	r7, r1, #21
1000278c:	431a      	orrs	r2, r3
1000278e:	00e6      	lsls	r6, r4, #3
10002790:	0d7b      	lsrs	r3, r7, #21
10002792:	2b01      	cmp	r3, #1
10002794:	dd3b      	ble.n	1000280e <__aeabi_d2f+0x96>
10002796:	4942      	ldr	r1, [pc, #264]	; (100028a0 <__aeabi_d2f+0x128>)
10002798:	1843      	adds	r3, r0, r1
1000279a:	2bfe      	cmp	r3, #254	; 0xfe
1000279c:	dc2c      	bgt.n	100027f8 <__aeabi_d2f+0x80>
1000279e:	2b00      	cmp	r3, #0
100027a0:	dd4e      	ble.n	10002840 <__aeabi_d2f+0xc8>
100027a2:	01a4      	lsls	r4, r4, #6
100027a4:	0f77      	lsrs	r7, r6, #29
100027a6:	00d2      	lsls	r2, r2, #3
100027a8:	1e61      	subs	r1, r4, #1
100027aa:	418c      	sbcs	r4, r1
100027ac:	4e3d      	ldr	r6, [pc, #244]	; (100028a4 <__aeabi_d2f+0x12c>)
100027ae:	4322      	orrs	r2, r4
100027b0:	1980      	adds	r0, r0, r6
100027b2:	433a      	orrs	r2, r7
100027b4:	260f      	movs	r6, #15
100027b6:	4016      	ands	r6, r2
100027b8:	2e04      	cmp	r6, #4
100027ba:	d147      	bne.n	1000284c <__aeabi_d2f+0xd4>
100027bc:	2780      	movs	r7, #128	; 0x80
100027be:	04fc      	lsls	r4, r7, #19
100027c0:	4014      	ands	r4, r2
100027c2:	d01d      	beq.n	10002800 <__aeabi_d2f+0x88>
100027c4:	28ff      	cmp	r0, #255	; 0xff
100027c6:	d038      	beq.n	1000283a <__aeabi_d2f+0xc2>
100027c8:	4b37      	ldr	r3, [pc, #220]	; (100028a8 <__aeabi_d2f+0x130>)
100027ca:	401a      	ands	r2, r3
100027cc:	1c03      	adds	r3, r0, #0
100027ce:	3001      	adds	r0, #1
100027d0:	b2c6      	uxtb	r6, r0
100027d2:	08d2      	lsrs	r2, r2, #3
100027d4:	2e01      	cmp	r6, #1
100027d6:	dc17      	bgt.n	10002808 <__aeabi_d2f+0x90>
100027d8:	2a00      	cmp	r2, #0
100027da:	d006      	beq.n	100027ea <__aeabi_d2f+0x72>
100027dc:	2b00      	cmp	r3, #0
100027de:	d029      	beq.n	10002834 <__aeabi_d2f+0xbc>
100027e0:	2780      	movs	r7, #128	; 0x80
100027e2:	03fc      	lsls	r4, r7, #15
100027e4:	4322      	orrs	r2, r4
100027e6:	0251      	lsls	r1, r2, #9
100027e8:	0a4a      	lsrs	r2, r1, #9
100027ea:	b2db      	uxtb	r3, r3
100027ec:	05db      	lsls	r3, r3, #23
100027ee:	431a      	orrs	r2, r3
100027f0:	07ed      	lsls	r5, r5, #31
100027f2:	1c10      	adds	r0, r2, #0
100027f4:	4328      	orrs	r0, r5
100027f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100027f8:	2180      	movs	r1, #128	; 0x80
100027fa:	0048      	lsls	r0, r1, #1
100027fc:	2204      	movs	r2, #4
100027fe:	23ff      	movs	r3, #255	; 0xff
10002800:	b2c6      	uxtb	r6, r0
10002802:	08d2      	lsrs	r2, r2, #3
10002804:	2e01      	cmp	r6, #1
10002806:	dde7      	ble.n	100027d8 <__aeabi_d2f+0x60>
10002808:	0251      	lsls	r1, r2, #9
1000280a:	0a4a      	lsrs	r2, r1, #9
1000280c:	e7ed      	b.n	100027ea <__aeabi_d2f+0x72>
1000280e:	2800      	cmp	r0, #0
10002810:	d106      	bne.n	10002820 <__aeabi_d2f+0xa8>
10002812:	4332      	orrs	r2, r6
10002814:	2001      	movs	r0, #1
10002816:	2a00      	cmp	r2, #0
10002818:	d115      	bne.n	10002846 <__aeabi_d2f+0xce>
1000281a:	2204      	movs	r2, #4
1000281c:	2300      	movs	r3, #0
1000281e:	e7ef      	b.n	10002800 <__aeabi_d2f+0x88>
10002820:	4316      	orrs	r6, r2
10002822:	d0e9      	beq.n	100027f8 <__aeabi_d2f+0x80>
10002824:	2480      	movs	r4, #128	; 0x80
10002826:	04a0      	lsls	r0, r4, #18
10002828:	00d2      	lsls	r2, r2, #3
1000282a:	2680      	movs	r6, #128	; 0x80
1000282c:	4302      	orrs	r2, r0
1000282e:	23ff      	movs	r3, #255	; 0xff
10002830:	0070      	lsls	r0, r6, #1
10002832:	e7bf      	b.n	100027b4 <__aeabi_d2f+0x3c>
10002834:	0250      	lsls	r0, r2, #9
10002836:	0a42      	lsrs	r2, r0, #9
10002838:	e7d8      	b.n	100027ec <__aeabi_d2f+0x74>
1000283a:	23ff      	movs	r3, #255	; 0xff
1000283c:	2200      	movs	r2, #0
1000283e:	e7d5      	b.n	100027ec <__aeabi_d2f+0x74>
10002840:	3317      	adds	r3, #23
10002842:	da05      	bge.n	10002850 <__aeabi_d2f+0xd8>
10002844:	2001      	movs	r0, #1
10002846:	2205      	movs	r2, #5
10002848:	2300      	movs	r3, #0
1000284a:	e7d9      	b.n	10002800 <__aeabi_d2f+0x88>
1000284c:	3204      	adds	r2, #4
1000284e:	e7b5      	b.n	100027bc <__aeabi_d2f+0x44>
10002850:	2380      	movs	r3, #128	; 0x80
10002852:	4f16      	ldr	r7, [pc, #88]	; (100028ac <__aeabi_d2f+0x134>)
10002854:	0419      	lsls	r1, r3, #16
10002856:	430a      	orrs	r2, r1
10002858:	1a3c      	subs	r4, r7, r0
1000285a:	2c1f      	cmp	r4, #31
1000285c:	dc0d      	bgt.n	1000287a <__aeabi_d2f+0x102>
1000285e:	4914      	ldr	r1, [pc, #80]	; (100028b0 <__aeabi_d2f+0x138>)
10002860:	1c33      	adds	r3, r6, #0
10002862:	1847      	adds	r7, r0, r1
10002864:	40be      	lsls	r6, r7
10002866:	1c30      	adds	r0, r6, #0
10002868:	1e46      	subs	r6, r0, #1
1000286a:	41b0      	sbcs	r0, r6
1000286c:	40ba      	lsls	r2, r7
1000286e:	40e3      	lsrs	r3, r4
10002870:	4302      	orrs	r2, r0
10002872:	431a      	orrs	r2, r3
10002874:	2001      	movs	r0, #1
10002876:	2300      	movs	r3, #0
10002878:	e79c      	b.n	100027b4 <__aeabi_d2f+0x3c>
1000287a:	4b0e      	ldr	r3, [pc, #56]	; (100028b4 <__aeabi_d2f+0x13c>)
1000287c:	1c17      	adds	r7, r2, #0
1000287e:	1a19      	subs	r1, r3, r0
10002880:	40cf      	lsrs	r7, r1
10002882:	1c3b      	adds	r3, r7, #0
10002884:	2c20      	cmp	r4, #32
10002886:	d009      	beq.n	1000289c <__aeabi_d2f+0x124>
10002888:	4c0b      	ldr	r4, [pc, #44]	; (100028b8 <__aeabi_d2f+0x140>)
1000288a:	1900      	adds	r0, r0, r4
1000288c:	4082      	lsls	r2, r0
1000288e:	4332      	orrs	r2, r6
10002890:	1e56      	subs	r6, r2, #1
10002892:	41b2      	sbcs	r2, r6
10002894:	431a      	orrs	r2, r3
10002896:	2001      	movs	r0, #1
10002898:	2300      	movs	r3, #0
1000289a:	e78b      	b.n	100027b4 <__aeabi_d2f+0x3c>
1000289c:	2200      	movs	r2, #0
1000289e:	e7f6      	b.n	1000288e <__aeabi_d2f+0x116>
100028a0:	fffffc80 	.word	0xfffffc80
100028a4:	fffffc81 	.word	0xfffffc81
100028a8:	fbffffff 	.word	0xfbffffff
100028ac:	0000039e 	.word	0x0000039e
100028b0:	fffffc82 	.word	0xfffffc82
100028b4:	0000037e 	.word	0x0000037e
100028b8:	fffffca2 	.word	0xfffffca2

100028bc <__clzsi2>:
100028bc:	211c      	movs	r1, #28
100028be:	2301      	movs	r3, #1
100028c0:	041b      	lsls	r3, r3, #16
100028c2:	4298      	cmp	r0, r3
100028c4:	d301      	bcc.n	100028ca <__clzsi2+0xe>
100028c6:	0c00      	lsrs	r0, r0, #16
100028c8:	3910      	subs	r1, #16
100028ca:	0a1b      	lsrs	r3, r3, #8
100028cc:	4298      	cmp	r0, r3
100028ce:	d301      	bcc.n	100028d4 <__clzsi2+0x18>
100028d0:	0a00      	lsrs	r0, r0, #8
100028d2:	3908      	subs	r1, #8
100028d4:	091b      	lsrs	r3, r3, #4
100028d6:	4298      	cmp	r0, r3
100028d8:	d301      	bcc.n	100028de <__clzsi2+0x22>
100028da:	0900      	lsrs	r0, r0, #4
100028dc:	3904      	subs	r1, #4
100028de:	a202      	add	r2, pc, #8	; (adr r2, 100028e8 <__clzsi2+0x2c>)
100028e0:	5c10      	ldrb	r0, [r2, r0]
100028e2:	1840      	adds	r0, r0, r1
100028e4:	4770      	bx	lr
100028e6:	46c0      	nop			; (mov r8, r8)
100028e8:	02020304 	.word	0x02020304
100028ec:	01010101 	.word	0x01010101
	...

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	1000122b 	.word	0x1000122b
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	1000122d 	.word	0x1000122d
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	1000122f 	.word	0x1000122f
    MOV PC,R0
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	10001231 	.word	0x10001231
    MOV PC,R0
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	10001233 	.word	0x10001233
    MOV PC,R0
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001235 	.word	0x10001235
    MOV PC,R0
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001237 	.word	0x10001237
    MOV PC,R0
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001239 	.word	0x10001239
    MOV PC,R0
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	1000123b 	.word	0x1000123b
    MOV PC,R0
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	1000123d 	.word	0x1000123d
    MOV PC,R0
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	1000123f 	.word	0x1000123f
    MOV PC,R0
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	10001241 	.word	0x10001241
    MOV PC,R0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	1000125f 	.word	0x1000125f
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	10001261 	.word	0x10001261
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	10001263 	.word	0x10001263
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	10001265 	.word	0x10001265
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	10001267 	.word	0x10001267
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001269 	.word	0x10001269
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	10001243 	.word	0x10001243
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	10001245 	.word	0x10001245
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	10001247 	.word	0x10001247
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	10001249 	.word	0x10001249
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	1000124b 	.word	0x1000124b
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	1000124d 	.word	0x1000124d
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	1000124f 	.word	0x1000124f
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001251 	.word	0x10001251
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	10001253 	.word	0x10001253
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001255 	.word	0x10001255
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001257 	.word	0x10001257
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001259 	.word	0x10001259
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	1000125b 	.word	0x1000125b
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	1000125d 	.word	0x1000125d
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	1000126b 	.word	0x1000126b
