#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Jun  1 20:26:35 2017
# Process ID: 78001
# Current directory: /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1
# Command line: vivado -log patmos_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source patmos_top.tcl
# Log file: /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/patmos_top.vds
# Journal file: /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source patmos_top.tcl -notrace
Command: synth_design -top patmos_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 78005 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.066 ; gain = 175.086 ; free physical = 9683 ; free virtual = 15433
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'patmos_top' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:52]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:298]
INFO: [Synth 8-3491] module 'clk_manager' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/clk_manager_stub.v:5' bound to instance 'clk_manager_inst_0' of component 'clk_manager' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:339]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (1#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/clk_manager_stub.v:5]
INFO: [Synth 8-3491] module 'ocp_burst_to_ddr2_ctrl' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:34' bound to instance 'ocp_burst_to_ddr2_ctrl_inst_0' of component 'ocp_burst_to_ddr2_ctrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:383]
INFO: [Synth 8-638] synthesizing module 'ocp_burst_to_ddr2_ctrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'ocp_burst_to_ddr2_ctrl' (2#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/ocp_burst_to_ddr2_ctrl.vhd:78]
INFO: [Synth 8-3491] module 'ddr2_ctrl' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/ddr2_ctrl_stub.v:5' bound to instance 'ddr2_ctrl_inst_0' of component 'ddr2_ctrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:413]
INFO: [Synth 8-638] synthesizing module 'ddr2_ctrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/ddr2_ctrl_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'ddr2_ctrl' (3#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/realtime/ddr2_ctrl_stub.v:5]
INFO: [Synth 8-3491] module 'Patmos' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18269' bound to instance 'patmos_inst_0' of component 'Patmos' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:454]
INFO: [Synth 8-638] synthesizing module 'Patmos' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18269]
INFO: [Synth 8-638] synthesizing module 'PatmosCore' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17350]
INFO: [Synth 8-638] synthesizing module 'MCache' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2383]
INFO: [Synth 8-638] synthesizing module 'MCacheCtrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:1]
INFO: [Synth 8-256] done synthesizing module 'MCacheCtrl' (4#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:1]
INFO: [Synth 8-638] synthesizing module 'MCacheReplFifo' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:447]
INFO: [Synth 8-256] done synthesizing module 'MCacheReplFifo' (5#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:447]
INFO: [Synth 8-638] synthesizing module 'MCacheMem' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2350]
INFO: [Synth 8-638] synthesizing module 'MemBlock_1' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_1' (6#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2296]
INFO: [Synth 8-256] done synthesizing module 'MCacheMem' (7#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2350]
INFO: [Synth 8-256] done synthesizing module 'MCache' (8#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2383]
INFO: [Synth 8-638] synthesizing module 'Fetch' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2581]
INFO: [Synth 8-226] default block is never used [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2765]
INFO: [Synth 8-226] default block is never used [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3032]
INFO: [Synth 8-638] synthesizing module 'MemBlock_0' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2544]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_0' (9#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2544]
INFO: [Synth 8-256] done synthesizing module 'Fetch' (10#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2581]
INFO: [Synth 8-638] synthesizing module 'Decode' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3532]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3437]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (11#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3437]
INFO: [Synth 8-256] done synthesizing module 'Decode' (12#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3532]
INFO: [Synth 8-638] synthesizing module 'Execute' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:4401]
INFO: [Synth 8-256] done synthesizing module 'Execute' (13#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:4401]
INFO: [Synth 8-638] synthesizing module 'Memory' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:5951]
INFO: [Synth 8-256] done synthesizing module 'Memory' (14#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:5951]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:6624]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (15#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:6624]
INFO: [Synth 8-638] synthesizing module 'Exceptions' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:6648]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '8' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:7785]
INFO: [Synth 8-256] done synthesizing module 'Exceptions' (16#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:6648]
INFO: [Synth 8-638] synthesizing module 'InOut' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10565]
INFO: [Synth 8-638] synthesizing module 'Spm' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9073]
INFO: [Synth 8-638] synthesizing module 'MemBlock_2' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9036]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_2' (17#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9036]
INFO: [Synth 8-256] done synthesizing module 'Spm' (18#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9073]
INFO: [Synth 8-638] synthesizing module 'OcpCoreBus' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9184]
INFO: [Synth 8-256] done synthesizing module 'OcpCoreBus' (19#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9184]
INFO: [Synth 8-638] synthesizing module 'OcpIOBus' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9209]
INFO: [Synth 8-256] done synthesizing module 'OcpIOBus' (20#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9209]
INFO: [Synth 8-638] synthesizing module 'Uart' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9338]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9240]
INFO: [Synth 8-256] done synthesizing module 'Queue' (21#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9240]
WARNING: [Synth 8-350] instance 'txQueue' of module 'Queue' requires 9 connections, but only 8 given [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9646]
WARNING: [Synth 8-350] instance 'rxQueue' of module 'Queue' requires 9 connections, but only 7 given [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9655]
INFO: [Synth 8-256] done synthesizing module 'Uart' (22#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9338]
INFO: [Synth 8-638] synthesizing module 'Nexys4DDRIO' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9798]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DDRIO' (23#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9798]
INFO: [Synth 8-638] synthesizing module 'BRamCtrl' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9826]
INFO: [Synth 8-256] done synthesizing module 'BRamCtrl' (24#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9826]
INFO: [Synth 8-638] synthesizing module 'HwACtrlExt' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9883]
INFO: [Synth 8-256] done synthesizing module 'HwACtrlExt' (25#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:9883]
INFO: [Synth 8-638] synthesizing module 'CpuInfo' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10211]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '16' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10295]
INFO: [Synth 8-256] done synthesizing module 'CpuInfo' (26#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10211]
INFO: [Synth 8-638] synthesizing module 'Timer' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10344]
WARNING: [Synth 8-3936] Found unconnected internal register 'masterReg_Addr_reg' and it is trimmed from '32' to '4' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10460]
INFO: [Synth 8-256] done synthesizing module 'Timer' (27#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10344]
INFO: [Synth 8-256] done synthesizing module 'InOut' (28#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:10565]
INFO: [Synth 8-638] synthesizing module 'DataCache' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16927]
INFO: [Synth 8-638] synthesizing module 'DirectMappedCache' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11646]
INFO: [Synth 8-638] synthesizing module 'MemBlock_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11538]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_3' (29#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11538]
INFO: [Synth 8-638] synthesizing module 'MemBlock_4' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11592]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_4' (30#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11592]
INFO: [Synth 8-256] done synthesizing module 'DirectMappedCache' (31#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11646]
INFO: [Synth 8-638] synthesizing module 'StackCache' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16020]
INFO: [Synth 8-638] synthesizing module 'MemBlock_5' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:15983]
INFO: [Synth 8-256] done synthesizing module 'MemBlock_5' (32#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:15983]
INFO: [Synth 8-256] done synthesizing module 'StackCache' (33#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16020]
INFO: [Synth 8-638] synthesizing module 'NullCache' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16574]
INFO: [Synth 8-256] done synthesizing module 'NullCache' (34#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16574]
WARNING: [Synth 8-350] instance 'bp' of module 'NullCache' requires 19 connections, but only 17 given [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17190]
INFO: [Synth 8-638] synthesizing module 'OcpBurstBus' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16730]
INFO: [Synth 8-256] done synthesizing module 'OcpBurstBus' (35#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16730]
INFO: [Synth 8-638] synthesizing module 'WriteNoBuffer' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16764]
INFO: [Synth 8-256] done synthesizing module 'WriteNoBuffer' (36#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16764]
WARNING: [Synth 8-350] instance 'wc' of module 'WriteNoBuffer' requires 29 connections, but only 28 given [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17250]
INFO: [Synth 8-256] done synthesizing module 'DataCache' (37#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:16927]
INFO: [Synth 8-638] synthesizing module 'NoMemoryManagement' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17300]
INFO: [Synth 8-256] done synthesizing module 'NoMemoryManagement' (38#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17300]
INFO: [Synth 8-256] done synthesizing module 'PatmosCore' (39#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:17350]
WARNING: [Synth 8-350] instance 'core' of module 'PatmosCore' requires 50 connections, but only 49 given [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18386]
INFO: [Synth 8-638] synthesizing module 'MemBridge' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18234]
INFO: [Synth 8-256] done synthesizing module 'MemBridge' (40#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18234]
INFO: [Synth 8-256] done synthesizing module 'Patmos' (41#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:18269]
INFO: [Synth 8-3491] module 'nexys4ddr_io' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/nexys4ddr_io.vhd:5' bound to instance 'nexys4ddr_io_inst_0' of component 'nexys4ddr_io' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:512]
INFO: [Synth 8-638] synthesizing module 'nexys4ddr_io' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/nexys4ddr_io.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'nexys4ddr_io' (42#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/new/nexys4ddr_io.vhd:27]
INFO: [Synth 8-3491] module 'n_bank' declared at '/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:18' bound to instance 'n_bank_inst_0' of component 'n_bank' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:532]
INFO: [Synth 8-638] synthesizing module 'n_bank' [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:34]
WARNING: [Synth 8-3919] null assignment ignored [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:63]
WARNING: [Synth 8-3919] null assignment ignored [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:63]
INFO: [Synth 8-3491] module 'bram_tdp' declared at '/home/patmos/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:41' bound to instance 'bram_array' of component 'bram_tdp' [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'bram_tdp' [/home/patmos/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'bram_tdp' (43#1) [/home/patmos/t-crest/patmos/hardware/vhdl/mem/bram_tdp.vhd:64]
WARNING: [Synth 8-3919] null assignment ignored [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:95]
WARNING: [Synth 8-3919] null assignment ignored [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'n_bank' (44#1) [/home/patmos/t-crest/patmos/hardware/vhdl/mem/n_bank.vhd:34]
WARNING: [Synth 8-5640] Port 'ap_return' is missing in component declaration [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:228]
INFO: [Synth 8-3491] module 'minver_hwa' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:12' bound to instance 'minver_hwa_inst_0' of component 'minver_hwa' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:546]
INFO: [Synth 8-638] synthesizing module 'minver_hwa' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:31]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:574]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:591]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:605]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:607]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:611]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:623]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:626]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:629]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:635]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:637]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:639]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:641]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:645]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:649]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:651]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:653]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:659]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:669]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:671]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:681]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:683]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:703]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:705]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:708]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:711]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:717]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:720]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:722]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:725]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:728]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:731]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:734]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:736]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:739]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:742]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:744]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:750]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:752]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:755]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:764]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:766]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:772]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:774]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:777]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:779]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:782]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:785]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:787]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:789]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:792]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:794]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:796]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:799]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:802]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:804]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:807]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:809]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:812]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:814]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:817]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:819]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:821]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:824]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:826]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:828]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:830]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:832]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'minver_hwa_work' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:107' bound to instance 'work_U' of component 'minver_hwa_work' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1681]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_work' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:127]
INFO: [Synth 8-3491] module 'minver_hwa_work_ram' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:13' bound to instance 'minver_hwa_work_ram_U' of component 'minver_hwa_work_ram' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:146]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_work_ram' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_work_ram' (45#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_work' (46#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_work.vhd:127]
INFO: [Synth 8-3491] module 'minver_hwa_fsub_3bkb' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fsub_3bkb.vhd:11' bound to instance 'minver_hwa_fsub_3bkb_U1' of component 'minver_hwa_fsub_3bkb' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_fsub_3bkb' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fsub_3bkb.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_ap_fsub_3_full_dsp_32' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fsub_3_full_dsp_32/synth/minver_hwa_ap_fsub_3_full_dsp_32.vhd:59' bound to instance 'minver_hwa_ap_fsub_3_full_dsp_32_u' of component 'minver_hwa_ap_fsub_3_full_dsp_32' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fsub_3bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_fsub_3_full_dsp_32' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fsub_3_full_dsp_32/synth/minver_hwa_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fsub_3_full_dsp_32/synth/minver_hwa_ap_fsub_3_full_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_fsub_3_full_dsp_32' (64#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fsub_3_full_dsp_32/synth/minver_hwa_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_fsub_3bkb' (65#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fsub_3bkb.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_fmul_3cud' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fmul_3cud.vhd:11' bound to instance 'minver_hwa_fmul_3cud_U2' of component 'minver_hwa_fmul_3cud' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1715]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_fmul_3cud' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fmul_3cud.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_ap_fmul_2_max_dsp_32' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/synth/minver_hwa_ap_fmul_2_max_dsp_32.vhd:59' bound to instance 'minver_hwa_ap_fmul_2_max_dsp_32_u' of component 'minver_hwa_ap_fmul_2_max_dsp_32' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fmul_3cud.vhd:56]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_fmul_2_max_dsp_32' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/synth/minver_hwa_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/synth/minver_hwa_ap_fmul_2_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_fmul_2_max_dsp_32' (73#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/synth/minver_hwa_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_fmul_3cud' (74#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fmul_3cud.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_fdiv_3dEe' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fdiv_3dEe.vhd:11' bound to instance 'minver_hwa_fdiv_3dEe_U3' of component 'minver_hwa_fdiv_3dEe' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1730]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_fdiv_3dEe' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fdiv_3dEe.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_ap_fdiv_14_no_dsp_32' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fdiv_14_no_dsp_32/synth/minver_hwa_ap_fdiv_14_no_dsp_32.vhd:59' bound to instance 'minver_hwa_ap_fdiv_14_no_dsp_32_u' of component 'minver_hwa_ap_fdiv_14_no_dsp_32' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fdiv_3dEe.vhd:56]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_fdiv_14_no_dsp_32' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fdiv_14_no_dsp_32/synth/minver_hwa_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fdiv_14_no_dsp_32/synth/minver_hwa_ap_fdiv_14_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_fdiv_14_no_dsp_32' (81#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fdiv_14_no_dsp_32/synth/minver_hwa_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_fdiv_3dEe' (82#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fdiv_3dEe.vhd:29]
INFO: [Synth 8-3491] module 'minver_hwa_fpext_eOg' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fpext_eOg.vhd:11' bound to instance 'minver_hwa_fpext_eOg_U4' of component 'minver_hwa_fpext_eOg' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1745]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_fpext_eOg' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fpext_eOg.vhd:24]
INFO: [Synth 8-3491] module 'minver_hwa_ap_fpext_0_no_dsp_32' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fpext_0_no_dsp_32/synth/minver_hwa_ap_fpext_0_no_dsp_32.vhd:59' bound to instance 'minver_hwa_ap_fpext_0_no_dsp_32_u' of component 'minver_hwa_ap_fpext_0_no_dsp_32' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fpext_eOg.vhd:41]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_fpext_0_no_dsp_32' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fpext_0_no_dsp_32/synth/minver_hwa_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fpext_0_no_dsp_32/synth/minver_hwa_ap_fpext_0_no_dsp_32.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_fpext_0_no_dsp_32' (85#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fpext_0_no_dsp_32/synth/minver_hwa_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_fpext_eOg' (86#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fpext_eOg.vhd:24]
INFO: [Synth 8-3491] module 'minver_hwa_fcmp_3fYi' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fcmp_3fYi.vhd:11' bound to instance 'minver_hwa_fcmp_3fYi_U5' of component 'minver_hwa_fcmp_3fYi' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1755]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_fcmp_3fYi' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fcmp_3fYi.vhd:27]
INFO: [Synth 8-3491] module 'minver_hwa_ap_fcmp_0_no_dsp_32' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fcmp_0_no_dsp_32/synth/minver_hwa_ap_fcmp_0_no_dsp_32.vhd:59' bound to instance 'minver_hwa_ap_fcmp_0_no_dsp_32_u' of component 'minver_hwa_ap_fcmp_0_no_dsp_32' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fcmp_3fYi.vhd:69]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_fcmp_0_no_dsp_32' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fcmp_0_no_dsp_32/synth/minver_hwa_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fcmp_0_no_dsp_32/synth/minver_hwa_ap_fcmp_0_no_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_fcmp_0_no_dsp_32' (90#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fcmp_0_no_dsp_32/synth/minver_hwa_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_fcmp_3fYi' (91#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fcmp_3fYi.vhd:27]
INFO: [Synth 8-3491] module 'minver_hwa_fcmp_3fYi' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_fcmp_3fYi.vhd:11' bound to instance 'minver_hwa_fcmp_3fYi_U6' of component 'minver_hwa_fcmp_3fYi' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1768]
INFO: [Synth 8-3491] module 'minver_hwa_dcmp_6g8j' declared at '/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_dcmp_6g8j.vhd:11' bound to instance 'minver_hwa_dcmp_6g8j_U7' of component 'minver_hwa_dcmp_6g8j' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:1781]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_dcmp_6g8j' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_dcmp_6g8j.vhd:27]
INFO: [Synth 8-3491] module 'minver_hwa_ap_dcmp_0_no_dsp_64' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_dcmp_0_no_dsp_64/synth/minver_hwa_ap_dcmp_0_no_dsp_64.vhd:59' bound to instance 'minver_hwa_ap_dcmp_0_no_dsp_64_u' of component 'minver_hwa_ap_dcmp_0_no_dsp_64' [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_dcmp_6g8j.vhd:69]
INFO: [Synth 8-638] synthesizing module 'minver_hwa_ap_dcmp_0_no_dsp_64' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_dcmp_0_no_dsp_64/synth/minver_hwa_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_1_3' declared at '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_fmul_2_max_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_3' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_dcmp_0_no_dsp_64/synth/minver_hwa_ap_dcmp_0_no_dsp_64.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_ap_dcmp_0_no_dsp_64' (92#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.srcs/sources_1/ip/minver_hwa_ap_dcmp_0_no_dsp_64/synth/minver_hwa_ap_dcmp_0_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa_dcmp_6g8j' (93#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa_dcmp_6g8j.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'minver_hwa' (94#1) [/home/patmos/github/bachelor_project_HLS/hls/tacle-bench/kernel/minver_float/hls_minver_float/minver_1b_32x32/impl/vhdl/minver_hwa.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'patmos_top' (95#1) [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:52]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized674 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized672 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized670 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized9 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized668 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized666 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized8 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized664 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized662 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized7 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized682 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized680 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized678 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized676 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized696 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized696 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized696 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized696 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized696 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized694 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized694 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized694 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized694 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized694 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized692 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized692 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized692 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized692 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized692 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized690 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized690 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized690 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized690 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized690 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized688 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized688 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized688 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized688 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized688 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized686 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized684 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized660 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1385.543 ; gain = 453.562 ; free physical = 9397 ; free virtual = 15150
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1385.543 ; gain = 453.562 ; free physical = 9396 ; free virtual = 15150
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_manager' instantiated as 'clk_manager_inst_0' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:339]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ddr2_ctrl' instantiated as 'ddr2_ctrl_inst_0' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/patmos_nexys4ddr.vhdl:413]
INFO: [Netlist 29-17] Analyzing 1618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc] for cell 'ddr2_ctrl_inst_0'
Finished Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc] for cell 'ddr2_ctrl_inst_0'
Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp_2/clk_manager_in_context.xdc] for cell 'clk_manager_inst_0'
Finished Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp_2/clk_manager_in_context.xdc] for cell 'clk_manager_inst_0'
Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.xdc]
Finished Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/patmos_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/patmos_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1651.879 ; gain = 0.000 ; free physical = 9242 ; free virtual = 14995
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1652.879 ; gain = 720.898 ; free physical = 9238 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1652.879 ; gain = 720.898 ; free physical = 9238 ; free virtual = 14992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp/ddr2_ctrl_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp_2/clk_manager_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/.Xil/Vivado-78001-ubuntu/dcp_2/clk_manager_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_dcmp_6g8j_U7/minver_hwa_ap_dcmp_0_no_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fcmp_3fYi_U5/minver_hwa_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fcmp_3fYi_U6/minver_hwa_ap_fcmp_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fdiv_3dEe_U3/minver_hwa_ap_fdiv_14_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fmul_3cud_U2/minver_hwa_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fpext_eOg_U4/minver_hwa_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for minver_hwa_inst_0/minver_hwa_fsub_3bkb_U1/minver_hwa_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1652.879 ; gain = 720.898 ; free physical = 9238 ; free virtual = 14992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-5544] ROM "SCmdAccept" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_last_item" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'addrEvenReg_reg' and it is trimmed from '32' to '10' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrOddReg_reg' and it is trimmed from '32' to '10' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:334]
INFO: [Synth 8-5544] ROM "stateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ocpAddrReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:1897]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:3345]
INFO: [Synth 8-5544] ROM "T110" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'exReg_jmpOp_reloc_reg' and it is trimmed from '32' to '30' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:5356]
WARNING: [Synth 8-3936] Found unconnected internal register 'memReg_mem_addr_reg' and it is trimmed from '32' to '2' bits. [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:6473]
INFO: [Synth 8-5544] ROM "T60" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T35" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T66" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rdDataReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cntReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readyReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "doneReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T54" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ispmResp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T1239" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T1228" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T47" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T147" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T56" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T52" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T50" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T45" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T42" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "T60" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SResp_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "green_leds_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "green_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seven_segments_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rgb_leds_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_press_reg_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "seven_segments_drive" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "debounce_count[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debounce_count[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buttons_debounced_prev" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs2_fu_1880_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs2_fu_1874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1035_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond6_fu_1576_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond5_fu_1902_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_2687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_1628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_10_fu_2030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_11_fu_2036_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_12_fu_2042_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_13_fu_2048_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_14_fu_2054_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_15_fu_2060_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_16_fu_2066_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_17_fu_2072_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_18_fu_2078_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_19_fu_2084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_1_fu_1970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_20_fu_2090_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_21_fu_2096_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_22_fu_2102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_23_fu_2108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_24_fu_2114_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_25_fu_2120_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_26_fu_2126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_27_fu_2132_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_28_fu_2138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_29_fu_2144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_2_fu_1976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_30_fu_2150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_3_fu_1982_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_4_fu_1988_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_5_fu_1994_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_6_fu_2000_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_7_fu_2006_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_8_fu_2012_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_9_fu_2018_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_s_fu_2024_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_1964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_1729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs4_fu_1723_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_1711_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs3_fu_1705_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs5_fu_2214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_2220_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs2_fu_1880_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notlhs2_fu_1874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1035_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "exitcond6_fu_1576_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exitcond5_fu_1902_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1938_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_2156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_2687_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notlhs_fu_1628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_1817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_10_fu_2030_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_11_fu_2036_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "grp_fu_937_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_1_reg_865" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
            write_buffer |                              001 |                              001
           write_command |                              010 |                              010
              write_data |                              011 |                              011
            read_command |                              100 |                              100
               read_wait |                              101 |                              101
             read_buffer |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ocp_burst_to_ddr2_ctrl'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1652.879 ; gain = 720.898 ; free physical = 9235 ; free virtual = 14989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PatmosCore__GB0 |           1|     32175|
|2     |PatmosCore__GB1 |           1|     11842|
|3     |patmos_top__GC0 |           1|     35168|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'mem/mcacheOdd/R7_reg[8:0]' into 'mem/mcacheEven/R7_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2337]
INFO: [Synth 8-4471] merging register 'mem/mcacheOdd/R4_reg[31:0]' into 'mem/mcacheEven/R4_reg[31:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:2333]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_1/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11630]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_1/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11633]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_2/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11630]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_2/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11633]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_3/rdAddrReg_reg[8:0]' into 'dcache/dm/MemBlock/rdAddrReg_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11630]
INFO: [Synth 8-4471] merging register 'dcache/dm/MemBlock_3/R7_reg[8:0]' into 'dcache/dm/MemBlock/R7_reg[8:0]' [/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/Patmos_HwACtrlExt.v:11633]
INFO: [Synth 8-5545] ROM "notrhs2_fu_1880_p2" won't be mapped to RAM because address size (52) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "exitcond6_fu_1576_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nexys4ddr_io_inst_0/seven_segments_drive" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache/dm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_2/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM spm/MemBlock_3/mem_reg to conserve power
INFO: [Synth 8-3971] The signal n_bank_inst_0/bram_gen[0].bram_array/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal work_U/minver_hwa_work_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'corei_10_0/exc/srcReg_reg[4]' (FDR) to 'corei_10_0/exc/srcReg_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'corei_10_0/exc/srcReg_reg[3]' (FDR) to 'corei_10_0/exc/srcReg_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'corei_10_0/exc/srcReg_reg[2]' (FDR) to 'corei_10_0/exc/srcReg_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'corei_10_0/exc/srcReg_reg[1]' (FDR) to 'corei_10_0/exc/srcReg_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'corei_10_0/exc/srcReg_reg[0]' (FDR) to 'corei_10_0/exc/srcReg_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/ctrl/callRetBaseReg_reg[30]' (FDE) to 'corei_10_0/icache/ctrl/callRetBaseReg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\ctrl/callRetBaseReg_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/execute/fwReg_1_reg[2]' (FDE) to 'corei_10_0/execute/exReg_immOp_0_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (corei_10_0/execute/predReg_0_reg)
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/ctrl/ocpCmdReg_reg[0]' (FDRE) to 'corei_10_0/icache/ctrl/ocpCmdReg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\ctrl/ocpCmdReg_reg[2] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_2_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_2_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_1_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_1_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_3_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_3_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_4_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_4_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_4_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_5_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_5_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_5_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_6_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_6_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_6_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_7_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_7_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_7_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_8_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_8_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_8_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_9_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_9_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_9_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_10_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_10_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_10_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_11_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_11_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_11_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_12_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_12_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_12_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_13_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_13_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_13_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_14_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_14_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_14_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_15_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_15_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_15_reg[31] )
INFO: [Synth 8-3886] merging instance 'corei_10_0/icache/repl/addrVec_0_reg[30]' (FDE) to 'corei_10_0/icache/repl/addrVec_0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\repl/addrVec_0_reg[31] )
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_1_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_2_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_3_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_4_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_5_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_6_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_7_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_8_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_9_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_10_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_11_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_12_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_13_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_14_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_15_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/addrVec_0_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callRetBaseReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callRetBaseReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[29]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[28]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[27]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[26]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[25]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[24]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[23]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[22]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[21]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[20]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[19]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[18]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[17]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[16]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[15]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[14]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[13]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[12]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (repl/callAddrReg_reg[11]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/callRetBaseReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/addrEvenReg_reg[0]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/addrOddReg_reg[0]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpCmdReg_reg[2]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpAddrReg_reg[31]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (ctrl/ocpAddrReg_reg[30]) is unused and will be removed from module MCache.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[29]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[28]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[27]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[26]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[25]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[24]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[23]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[22]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[21]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[20]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[19]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[18]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[17]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[16]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[15]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[14]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[13]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[12]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[11]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[10]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrOddReg_reg[0]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[29]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[28]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[27]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[26]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[25]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[24]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[23]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[22]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[21]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[20]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[19]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[18]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[17]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[16]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[15]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[14]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[13]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[12]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[11]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[10]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (addrEvenReg_reg[0]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (baseReg_reg[31]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (baseReg_reg[30]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (relocReg_reg[31]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (relocReg_reg[30]) is unused and will be removed from module Fetch.
WARNING: [Synth 8-3332] Sequential element (decReg_instr_a_reg[31]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (decReg_reloc_reg[31]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (decReg_reloc_reg[30]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (predReg_0_reg) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_callAddr_reg[1]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_callAddr_reg[0]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[29]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[28]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (exReg_pc_reg[27]) is unused and will be removed from module Execute.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[2]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[0]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[2]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[3]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[4]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[5]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[6]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[7]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[8]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[9]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[10]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[11]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[12]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[13]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[14]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[15]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[16]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[17]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[18]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[19]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[20]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[21]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[22]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[23]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[24]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[25]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[26]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[27]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[28]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[29]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[30]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/CpuInfo/masterReg_Addr_reg[3]' (FD) to 'corei_10_1/iocomp/Timer/masterReg_Addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/CpuInfo/masterReg_Addr_reg[2]' (FD) to 'corei_10_1/iocomp/Timer/masterReg_Addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[31]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[30]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[30]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[29]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[28]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[29]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[29]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[24]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[25]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[26]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[27]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[27]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[18]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[19]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[16]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[17]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[22]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[23]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[21]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[20]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[21]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[21]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[6]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[7]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[4]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[5]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[1]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[2]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[3]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[14]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[15]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[13]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[12]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[13]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[13]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[8]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[9]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[10]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[11]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/doneReg_reg[11]' (FDR) to 'corei_10_1/iocomp/Uart/respReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/HwACtrlExt/readyReg_reg[31]' (FDR) to 'corei_10_1/iocomp/Uart/respReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/iocomp/Uart/respReg_reg[1]' (FDR) to 'corei_10_1/iocomp/HwACtrlExt/respReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/iocomp/\BRamCtrl/respReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/iocomp/\HwACtrlExt/respReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[3]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[4]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[5]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[6]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[7]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'corei_10_1/dcache/dm/MemBlock/rdAddrReg_reg[8]' (FD) to 'corei_10_1/dcache/dm/tagMem/rdAddrReg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/\dcache/sc /\responseToCPUReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_10_2/minver_hwa_inst_0/i_5_cast6_reg_2780_reg[0]' (FDE) to 'i_10_2/minver_hwa_inst_0/a_addr_7_reg_2964_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_10_2/minver_hwa_inst_0/i_5_cast6_reg_2780_reg[1]' (FDE) to 'i_10_2/minver_hwa_inst_0/a_addr_7_reg_2964_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_10_2/minver_hwa_inst_0/i_5_cast6_reg_2780_reg[2]' (FDE) to 'i_10_2/minver_hwa_inst_0/a_addr_7_reg_2964_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_10_2/minver_hwa_inst_0/tmp_119_cast_reg_3007_reg[8]' (FDE) to 'i_10_2/minver_hwa_inst_0/r_load_reg_3001_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10_2/\nexys4ddr_io_inst_0/SResp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/iocomp/\CpuInfo/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/\dcache/bp/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/\dcache/dm/slaveReg_Resp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/\dcache/bp/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_1/\dcache/dm/masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/exc/R217_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/exc/\masterReg_Cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (corei_10_0/icache/\ctrl/ocpSlaveReg_Resp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:41 . Memory (MB): peak = 1969.285 ; gain = 1037.305 ; free physical = 8863 ; free virtual = 14617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |PatmosCore__GB0 |           1|     14329|
|2     |PatmosCore__GB1 |           1|      7225|
|3     |patmos_top__GC0 |           1|     21497|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr2_ctrl_inst_0/ui_clk' to pin 'ddr2_ctrl_inst_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_manager_inst_0/clk_out_1' to pin 'clk_manager_inst_0/bbstub_clk_out_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_manager_inst_0/clk_out_2' to pin 'clk_manager_inst_0/bbstub_clk_out_2/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:50 . Memory (MB): peak = 2047.285 ; gain = 1115.305 ; free physical = 8780 ; free virtual = 14538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:05 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8691 ; free virtual = 14448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |patmos_top_GT0 |           1|     42884|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance n_bank_inst_0/bram_gen[0].bram_array/mem_reg_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance minver_hwa_inst_0/work_U/minver_hwa_work_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance minver_hwa_inst_0/work_U/minver_hwa_work_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheEven/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/icache/mem/mcacheOdd/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/fetch/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/tagMem/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/dm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/dcache/sc/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance patmos_inst_0/core/iocomp/spm/MemBlock_3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:03:15 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:17 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:17 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:19 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:19 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:03:20 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:17 ; elapsed = 00:03:20 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_manager   |         1|
|2     |ddr2_ctrl     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |clk_manager |     1|
|2     |ddr2_ctrl   |     1|
|3     |CARRY4      |   447|
|4     |DSP48E1     |     3|
|5     |DSP48E1_2   |     1|
|6     |DSP48E1_3   |     1|
|7     |DSP48E1_4   |     1|
|8     |DSP48E1_5   |     1|
|9     |DSP48E1_6   |     1|
|10    |DSP48E1_7   |     1|
|11    |LUT1        |   654|
|12    |LUT2        |   717|
|13    |LUT3        |  1809|
|14    |LUT4        |  1370|
|15    |LUT5        |  1445|
|16    |LUT6        |  4228|
|17    |MUXCY       |   900|
|18    |MUXF7       |   100|
|19    |MUXF8       |    21|
|20    |RAM32M      |    22|
|21    |RAM32X1S    |    32|
|22    |RAMB18E1    |     5|
|23    |RAMB18E1_1  |     8|
|24    |RAMB18E1_2  |     4|
|25    |RAMB18E1_3  |     1|
|26    |RAMB36E1    |    16|
|27    |SRL16E      |    47|
|28    |XORCY       |   706|
|29    |FDE         |     3|
|30    |FDRE        |  8450|
|31    |FDSE        |   127|
|32    |IBUF        |    23|
|33    |OBUF        |    41|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:17 ; elapsed = 00:03:20 . Memory (MB): peak = 2087.309 ; gain = 1155.328 ; free physical = 8739 ; free virtual = 14497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 406 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:05 ; elapsed = 00:03:07 . Memory (MB): peak = 2087.309 ; gain = 788.906 ; free physical = 8739 ; free virtual = 14497
Synthesis Optimization Complete : Time (s): cpu = 00:03:18 ; elapsed = 00:03:20 . Memory (MB): peak = 2087.316 ; gain = 1155.336 ; free physical = 8741 ; free virtual = 14498
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2176 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 314 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 257 instances
  FDE => FDRE: 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
662 Infos, 219 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:20 ; elapsed = 00:03:22 . Memory (MB): peak = 2087.316 ; gain = 1077.832 ; free physical = 8741 ; free virtual = 14499
INFO: [Common 17-1381] The checkpoint '/home/patmos/t-crest/patmos/hardware/vivado/minver_float_1b_32x32_buffer/minver_float.runs/synth_1/patmos_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2111.320 ; gain = 0.000 ; free physical = 8737 ; free virtual = 14498
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 20:30:10 2017...
