#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 23 16:01:08 2025
# Process ID: 17508
# Current directory: Y:/Code/Digital_Design_MCU/ALU_stu_18
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1380 Y:\Code\Digital_Design_MCU\ALU_stu_18\ALU_stu_18.xpr
# Log file: Y:/Code/Digital_Design_MCU/ALU_stu_18/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/ALU_stu_18\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
reset_run sys_clk_synth_1
launch_runs -jobs 12 sys_clk_synth_1
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
catch { [ delete_ip_run [get_ips -all sys_clk] ] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/pre_adder_32.v]
add_files -norecurse Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {19.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.625} CONFIG.CLKOUT1_JITTER {143.858} CONFIG.CLKOUT1_PHASE_ERROR {157.402}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
add_files -norecurse {Y:/Code/Digital_Design_MCU/ALU_gate/rtl/cla4.v Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v] -no_script -reset -force -quiet
remove_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/bcla32.v
set_property is_enabled true [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
set_property flow {Vivado Synthesis 2019} [get_runs synth_1]
set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {140.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.125} CONFIG.CLKOUT1_JITTER {229.696} CONFIG.CLKOUT1_PHASE_ERROR {293.793}] [get_ips sys_clk]
generate_target all [get_files  Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
catch { config_ip_cache -export [get_ips -all sys_clk] }
export_ip_user_files -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci]
launch_runs -jobs 12 sys_clk_synth_1
export_simulation -of_objects [get_files Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.srcs/sources_1/ip/sys_clk/sys_clk.xci] -directory Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.ip_user_files/ipstatic -lib_map_path [list {modelsim=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/modelsim} {questa=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/ALU_stu_18/ALU_stu_18.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/ks_adder32.v]
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/cla4.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  Y:/Code/Digital_Design_MCU/ALU_gate/rtl/prefix_cells.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
