--------------------------------------------------------------------------------
Release 13.3 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml spec_top_fmc_adc_100Ms.twx spec_top_fmc_adc_100Ms.ncd -o
spec_top_fmc_adc_100Ms.twr spec_top_fmc_adc_100Ms.pcf

Design file:              spec_top_fmc_adc_100Ms.ncd
Physical constraint file: spec_top_fmc_adc_100Ms.pcf
Device,package,speed:     xc6slx45t,fgg484,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkp = PERIOD TIMEGRP "p2l_clkp_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_p2l_clkn = PERIOD TIMEGRP "p2l_clkn_grp" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Logical resource: cmp_gn4124_core/cmp_clk_in/P_clk_bufio2_inst/I
  Location pin: BUFIO2_X4Y21.I
  Clock network: cmp_gn4124_core/cmp_clk_in/P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk20_vcxo_i = PERIOD TIMEGRP "clk20_vcxo_i_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: cmp_sys_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.630ns (max period limit - period)
  Period: 50.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y3.CLKFBOUT
  Clock network: sys_clk_fb
--------------------------------------------------------------------------------
Slack: 7.075ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_sys_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: sys_clk_125_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK5 = PERIOD TIMEGRP "SYS_CLK5" 3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.636ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_dco_n_i = PERIOD TIMEGRP "adc_dco_n_i" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: cmp_fmc_adc_100Ms_core/serdes_clk
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 0.148ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKFB)
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_serdes_clk_pll/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: cmp_fmc_adc_100Ms_core/clk_fb_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP     
    "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk" TS_p2l_clkp HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP   
      "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_buf_P_clk_0" TS_p2l_clkn HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.575ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: cmp_gn4124_core/cmp_clk_in/rx_pllout_xs_int
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Logical resource: cmp_gn4124_core/cmp_clk_in/rx_pll_adv_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: cmp_gn4124_core/cmp_clk_in/buf_P_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" 
TS_clk20_vcxo_i / 6.25         HIGH 50%;

 392401 paths analyzed, 16045 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.958ns.
--------------------------------------------------------------------------------

Paths for end point cmp_utc_core/utc_seconds_cnt_8 (SLICE_X4Y42.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_utc_core/cmp_utc_core_regs/utc_core_seconds_load_o (FF)
  Destination:          cmp_utc_core/utc_seconds_cnt_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.236 - 0.246)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_utc_core/cmp_utc_core_regs/utc_core_seconds_load_o to cmp_utc_core/utc_seconds_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y41.DQ      Tcko                  0.447   cmp_utc_core/cmp_utc_core_regs/utc_core_seconds_load_o
                                                       cmp_utc_core/cmp_utc_core_regs/utc_core_seconds_load_o
    SLICE_X26Y76.D5      net (fanout=35)       3.178   cmp_utc_core/cmp_utc_core_regs/utc_core_seconds_load_o
    SLICE_X26Y76.D       Tilo                  0.203   cmp_utc_core/_n0115_inv
                                                       cmp_utc_core/_n0115_inv1
    SLICE_X4Y42.CE       net (fanout=8)        3.680   cmp_utc_core/_n0115_inv
    SLICE_X4Y42.CLK      Tceck                 0.335   cmp_utc_core/utc_seconds_cnt<11>
                                                       cmp_utc_core/utc_seconds_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (0.985ns logic, 6.858ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_utc_core/local_pps (FF)
  Destination:          cmp_utc_core/utc_seconds_cnt_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.566 - 0.627)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_utc_core/local_pps to cmp_utc_core/utc_seconds_cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AMUX    Tshcko                0.488   cmp_utc_core/_n0115_inv
                                                       cmp_utc_core/local_pps
    SLICE_X26Y76.D6      net (fanout=1)        0.480   cmp_utc_core/local_pps
    SLICE_X26Y76.D       Tilo                  0.203   cmp_utc_core/_n0115_inv
                                                       cmp_utc_core/_n0115_inv1
    SLICE_X4Y42.CE       net (fanout=8)        3.680   cmp_utc_core/_n0115_inv
    SLICE_X4Y42.CLK      Tceck                 0.335   cmp_utc_core/utc_seconds_cnt<11>
                                                       cmp_utc_core/utc_seconds_cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (1.026ns logic, 4.160ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc (SLICE_X24Y48.CE), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_11 (FF)
  Destination:          cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.850ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.510 - 0.503)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_11 to cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.AMUX    Tshcko                0.488   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n<14>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_11
    SLICE_X25Y44.B2      net (fanout=2)        2.158   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n<11>
    SLICE_X25Y44.BMUX    Tilo                  0.313   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n[15]_cdr_o[15]_mux_27_OUT<5>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/mux211
    SLICE_X22Y44.D1      net (fanout=1)        0.835   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n[15]_cdr_o[15]_mux_27_OUT<11>
    SLICE_X22Y44.COUT    Topcyd                0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_lut<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.CIN     net (fanout=1)        0.003   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.BMUX    Tcinb                 0.268   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<5>
    SLICE_X22Y50.C2      net (fanout=19)       1.022   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
    SLICE_X22Y50.CMUX    Tilo                  0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1_SW1
    SLICE_X22Y50.A2      net (fanout=1)        0.624   N550
    SLICE_X22Y50.A       Tilo                  0.203   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D3      net (fanout=2)        0.511   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D       Tilo                  0.259   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv1
    SLICE_X24Y48.CE      net (fanout=2)        0.309   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
    SLICE_X24Y48.CLK     Tceck                 0.335   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    -------------------------------------------------  ---------------------------
    Total                                      7.850ns (2.388ns logic, 5.462ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_10 (FF)
  Destination:          cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.510 - 0.503)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_10 to cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.AQ      Tcko                  0.447   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n<14>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n_10
    SLICE_X27Y44.A1      net (fanout=2)        1.028   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n<10>
    SLICE_X27Y44.AMUX    Tilo                  0.313   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/irq_ena
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/mux1111
    SLICE_X22Y44.D2      net (fanout=1)        0.688   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n[15]_cdr_o[15]_mux_27_OUT<10>
    SLICE_X22Y44.COUT    Topcyd                0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_lut<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.CIN     net (fanout=1)        0.003   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.BMUX    Tcinb                 0.268   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<5>
    SLICE_X22Y50.C2      net (fanout=19)       1.022   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
    SLICE_X22Y50.CMUX    Tilo                  0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1_SW1
    SLICE_X22Y50.A2      net (fanout=1)        0.624   N550
    SLICE_X22Y50.A       Tilo                  0.203   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D3      net (fanout=2)        0.511   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D       Tilo                  0.259   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv1
    SLICE_X24Y48.CE      net (fanout=2)        0.309   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
    SLICE_X24Y48.CLK     Tceck                 0.335   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (2.347ns logic, 4.185ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd (FF)
  Destination:          cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 6)
  Clock Path Skew:      0.001ns (0.510 - 0.509)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd to cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.AQ      Tcko                  0.408   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd
    SLICE_X27Y44.A2      net (fanout=13)       1.042   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_ovd
    SLICE_X27Y44.AMUX    Tilo                  0.313   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/irq_ena
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/mux1111
    SLICE_X22Y44.D2      net (fanout=1)        0.688   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/cdr_n[15]_cdr_o[15]_mux_27_OUT<10>
    SLICE_X22Y44.COUT    Topcyd                0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_lut<3>
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.CIN     net (fanout=1)        0.003   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<3>
    SLICE_X22Y45.BMUX    Tcinb                 0.268   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/Mcompar_pls_cy<5>
    SLICE_X22Y50.C2      net (fanout=19)       1.022   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/pls
    SLICE_X22Y50.CMUX    Tilo                  0.261   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1_SW1
    SLICE_X22Y50.A2      net (fanout=1)        0.624   N550
    SLICE_X22Y50.A       Tilo                  0.203   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_oen
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D3      net (fanout=2)        0.511   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0238_inv1
    SLICE_X23Y48.D       Tilo                  0.259   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv1
    SLICE_X24Y48.CE      net (fanout=2)        0.309   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/_n0243_inv
    SLICE_X24Y48.CLK     Tceck                 0.335   cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
                                                       cmp_carrier_onewire/U_Wrapped_1W/Wrapped_1wire/owr_cyc
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.308ns logic, 4.199ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43 (SLICE_X20Y25.C1), 419 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.804ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.475 - 0.506)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AMUX    Tshcko                0.461   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<4>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0
    SLICE_X15Y33.A4      net (fanout=14)       1.171   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<0>
    SLICE_X15Y33.A       Tilo                  0.259   N346
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_A4
    SLICE_X14Y32.D2      net (fanout=2)        0.750   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_A<3>
    SLICE_X14Y32.DMUX    Topdd                 0.393   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<3>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_cy<3>
    SLICE_X19Y26.A2      net (fanout=44)       1.632   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<3>
    SLICE_X19Y26.A       Tilo                  0.259   cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ctl_test_data_en_int
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv11
    SLICE_X21Y31.C2      net (fanout=12)       1.255   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv1
    SLICE_X21Y31.C       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_153
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv1
    SLICE_X20Y25.C1      net (fanout=1)        1.024   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv
    SLICE_X20Y25.CLK     Tas                   0.341   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    -------------------------------------------------  ---------------------------
    Total                                      7.804ns (1.972ns logic, 5.832ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.730ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.475 - 0.506)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AMUX    Tshcko                0.461   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<4>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt_0
    SLICE_X11Y33.A6      net (fanout=14)       0.625   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/cnt<0>
    SLICE_X11Y33.A       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_cnt[7]_cnt[7]_mux_7_OUT_rs_cy<0>11
    SLICE_X11Y33.B2      net (fanout=2)        0.829   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_cnt[7]_cnt[7]_mux_7_OUT_rs_cy<0>
    SLICE_X11Y33.B       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_B51
    SLICE_X14Y33.A2      net (fanout=1)        0.656   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_B<4>
    SLICE_X14Y33.AMUX    Topaa                 0.370   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_11
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<4>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_xor<6>
    SLICE_X19Y26.A4      net (fanout=38)       1.133   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<4>
    SLICE_X19Y26.A       Tilo                  0.259   cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ctl_test_data_en_int
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv11
    SLICE_X21Y31.C2      net (fanout=12)       1.255   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv1
    SLICE_X21Y31.C       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_153
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv1
    SLICE_X20Y25.C1      net (fanout=1)        1.024   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv
    SLICE_X20Y25.CLK     Tas                   0.341   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    -------------------------------------------------  ---------------------------
    Total                                      7.730ns (2.208ns logic, 5.522ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_9 (FF)
  Destination:          cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.448ns (Levels of Logic = 6)
  Clock Path Skew:      -0.031ns (0.475 - 0.506)
  Source Clock:         sys_clk_125 rising at 0.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.105ns

  Clock Uncertainty:          0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.196ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_9 to cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.391   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_10
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_9
    SLICE_X11Y33.A5      net (fanout=13)       0.413   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_9
    SLICE_X11Y33.A       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_cnt[7]_cnt[7]_mux_7_OUT_rs_cy<0>11
    SLICE_X11Y33.B2      net (fanout=2)        0.829   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_cnt[7]_cnt[7]_mux_7_OUT_rs_cy<0>
    SLICE_X11Y33.B       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2016_inv
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_B51
    SLICE_X14Y33.A2      net (fanout=1)        0.656   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_B<4>
    SLICE_X14Y33.AMUX    Topaa                 0.370   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/ctrl_11
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_lut<4>
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos_rs_Madd_xor<6>
    SLICE_X19Y26.A4      net (fanout=38)       1.133   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/rx_bit_pos<4>
    SLICE_X19Y26.A       Tilo                  0.259   cmp_fmc_adc_100Ms_core/cmp_fmc_adc_100Ms_csr/fmc_adc_core_ctl_test_data_en_int
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv11
    SLICE_X21Y31.C2      net (fanout=12)       1.255   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n1296_inv1
    SLICE_X21Y31.C       Tilo                  0.259   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/Mmux_rx_bit_pos[6]_data[127]_Mux_20_o_153
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv1
    SLICE_X20Y25.C1      net (fanout=1)        1.024   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/_n2256_inv
    SLICE_X20Y25.CLK     Tas                   0.341   cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43_rstpot
                                                       cmp_fmc_spi/U_Wrapped_SPI/Wrapped_SPI/shift/data_43
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (2.138ns logic, 5.310ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_30 (SLICE_X2Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CE       net (fanout=19)       0.156   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CLK      Tckce       (-Th)     0.108   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<30>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_30
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.090ns logic, 0.156ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_28 (SLICE_X2Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CE       net (fanout=19)       0.156   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CLK      Tckce       (-Th)     0.104   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<30>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_28
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.094ns logic, 0.156ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_25 (SLICE_X2Y36.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid (FF)
  Destination:          cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.252ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         sys_clk_125 rising at 8.000ns
  Destination Clock:    sys_clk_125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid to cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CE       net (fanout=19)       0.156   cmp_fmc_adc_100Ms_core/wb_ddr_fifo_valid
    SLICE_X2Y36.CLK      Tckce       (-Th)     0.102   cmp_fmc_adc_100Ms_core/wb_ddr_dat_o<30>
                                                       cmp_fmc_adc_100Ms_core/wb_ddr_dat_o_25
    -------------------------------------------------  ---------------------------
    Total                                      0.252ns (0.096ns logic, 0.156ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_125_buf = PERIOD TIMEGRP "sys_clk_125_buf" TS_clk20_vcxo_i / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y28.CLKB
  Clock network: sys_clk_125
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y36.CLKB
  Clock network: sys_clk_125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" 
TS_clk20_vcxo_i / 16.6666667         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.572ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr_clk_buf = PERIOD TIMEGRP "ddr_clk_buf" TS_clk20_vcxo_i / 16.6666667
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.000ns
  Low pulse: 1.500ns
  Low pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.000ns
  High pulse: 1.500ns
  High pulse limit: 1.286ns (Tdcmpw_CLKIN_300_350)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in"         TS_SYS_CLK5 / 0.25 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_SYS_CLK5 / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X16Y78.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180"         TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180"
        TS_SYS_CLK5 / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0"         TS_SYS_CLK5 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0"
        TS_SYS_CLK5 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;

 18367 paths analyzed, 1923 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.293ns.
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7 (SLICE_X12Y21.D4), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.475 - 0.535)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y3.M22       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.D4      net (fanout=1)        1.322   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<22>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT141
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    -------------------------------------------------  ---------------------------
    Total                                      7.152ns (5.830ns logic, 1.322ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.475 - 0.529)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4
    DSP48_X0Y3.B4        net (fanout=1)        0.961   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<4>
    DSP48_X0Y3.M22       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.D4      net (fanout=1)        1.322   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<22>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT141
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (4.113ns logic, 2.283ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.475 - 0.526)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2
    DSP48_X0Y3.B2        net (fanout=1)        0.944   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<2>
    DSP48_X0Y3.M22       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.D4      net (fanout=1)        1.322   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<22>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT141
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_7
    -------------------------------------------------  ---------------------------
    Total                                      6.379ns (4.113ns logic, 2.266ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6 (SLICE_X12Y21.C6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.150ns (Levels of Logic = 1)
  Clock Path Skew:      -0.060ns (0.475 - 0.535)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y3.M21       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.C6      net (fanout=1)        1.320   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<21>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (5.830ns logic, 1.320ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 2)
  Clock Path Skew:      -0.054ns (0.475 - 0.529)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4
    DSP48_X0Y3.B4        net (fanout=1)        0.961   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<4>
    DSP48_X0Y3.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.C6      net (fanout=1)        1.320   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<21>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (4.113ns logic, 2.281ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.377ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.475 - 0.526)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2
    DSP48_X0Y3.B2        net (fanout=1)        0.944   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<2>
    DSP48_X0Y3.M21       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X12Y21.C6      net (fanout=1)        1.320   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<21>
    SLICE_X12Y21.CLK     Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT131
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_6
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (4.113ns logic, 2.264ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9 (SLICE_X8Y22.B6), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 (DSP)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.080ns (Levels of Logic = 1)
  Clock Path Skew:      -0.062ns (0.473 - 0.535)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y3.M24       Tdspcko_M_OPMODEREG   5.489   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y22.B6       net (fanout=1)        1.250   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<24>
    SLICE_X8Y22.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      7.080ns (5.830ns logic, 1.250ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.324ns (Levels of Logic = 2)
  Clock Path Skew:      -0.056ns (0.473 - 0.529)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<7>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_4
    DSP48_X0Y3.B4        net (fanout=1)        0.961   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<4>
    DSP48_X0Y3.M24       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y22.B6       net (fanout=1)        1.250   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<24>
    SLICE_X8Y22.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      6.324ns (4.113ns logic, 2.211ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.307ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.473 - 0.526)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 0.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2 to cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.CQ       Tcko                  0.408   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<3>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset_2
    DSP48_X0Y3.B2        net (fanout=1)        0.944   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_offset<2>
    DSP48_X0Y3.M24       Tdspdo_B_M            3.364   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3
    SLICE_X8Y22.B6       net (fanout=1)        1.250   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/product<24>
    SLICE_X8Y22.CLK      Tas                   0.341   cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o<11>
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/Mmux_product[30]_GND_689_o_mux_8_OUT161
                                                       cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[2].cmp_offset_gain_calibr/data_o_9
    -------------------------------------------------  ---------------------------
    Total                                      6.307ns (4.113ns logic, 2.194ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X0Y25.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y25.CQ       Tcko                  0.200   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2
    SLICE_X0Y25.C5       net (fanout=1)        0.060   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>
    SLICE_X0Y25.CLK      Tah         (-Th)    -0.121   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>_rt
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.070 - 0.062)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.DQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3
    RAMB16_X0Y10.ADDRA8  net (fanout=4)        0.263   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
    RAMB16_X0Y10.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.132ns logic, 0.263ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y10.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.070 - 0.062)
  Source Clock:         cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Destination Clock:    cmp_fmc_adc_100Ms_core/fs_clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 to cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y24.CQ       Tcko                  0.198   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2
    RAMB16_X0Y10.ADDRA7  net (fanout=4)        0.267   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2<2>
    RAMB16_X0Y10.CLKA    Trckc_ADDRA (-Th)     0.066   cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.132ns logic, 0.267ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_fmc_adc_100Ms_core_fs_clk_buf = PERIOD TIMEGRP
        "cmp_fmc_adc_100Ms_core_fs_clk_buf" TS_adc_dco_n_i / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_fmc_adc_100Ms_core/cmp_adc_sync_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------
Slack: 5.780ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.220ns (450.450MHz) (Tdspper_CARRYINREG_CARRYOUTREG)
  Physical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Logical resource: cmp_fmc_adc_100Ms_core/l_offset_gain_calibr[0].cmp_offset_gain_calibr/cmp_multiplier/st.DSP48E_3/CLK
  Location pin: DSP48_X0Y4.CLK
  Clock network: cmp_fmc_adc_100Ms_core/fs_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_fmc_adc_100Ms_core_serdes_clk = PERIOD TIMEGRP        
 "cmp_fmc_adc_100Ms_core_serdes_clk" TS_adc_dco_n_i / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP  
       "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_xs_int_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD 
TIMEGRP         "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"         
TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;

 29035 paths analyzed, 8392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.970ns.
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14 (SLICE_X39Y52.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.574 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0 to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0
    SLICE_X30Y64.A2      net (fanout=8)        2.091   cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt<0>
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (0.990ns logic, 3.882ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.574 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_dma_master/next_item_valid_o
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X30Y64.A5      net (fanout=76)       1.941   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.004ns logic, 3.732ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/is_next_item (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/is_next_item to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
                                                       cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X30Y64.A1      net (fanout=12)       1.808   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.340   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_14
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (0.990ns logic, 3.599ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13 (SLICE_X39Y52.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0 (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.574 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0 to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt<3>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt_0
    SLICE_X30Y64.A2      net (fanout=8)        2.091   cmp_gn4124_core/cmp_p2l_dma_master/p2l_data_cnt<0>
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.324   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (0.974ns logic, 3.882ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.720ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.574 - 0.597)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y70.AMUX    Tshcko                0.461   cmp_gn4124_core/cmp_p2l_dma_master/next_item_valid_o
                                                       cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X30Y64.A5      net (fanout=76)       1.941   cmp_gn4124_core/cmp_p2l_decode32/p2l_d_valid
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.324   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (0.988ns logic, 3.732ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_p2l_dma_master/is_next_item (FF)
  Destination:          cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.574 - 0.607)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_p2l_dma_master/is_next_item to cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.447   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
                                                       cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X30Y64.A1      net (fanout=12)       1.808   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
    SLICE_X30Y64.A       Tilo                  0.203   cmp_gn4124_core/cmp_dma_controller/dma_controller_wb_slave_0/dma_hstarth_int_read<31>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv1
    SLICE_X39Y52.CE      net (fanout=8)        1.791   cmp_gn4124_core/cmp_p2l_dma_master/_n0564_inv
    SLICE_X39Y52.CLK     Tceck                 0.324   cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o<15>
                                                       cmp_gn4124_core/cmp_p2l_dma_master/next_item_attrib_o_13
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.974ns logic, 3.599ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1 (SLICE_X43Y66.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_27 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.243 - 0.255)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_27 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.BQ      Tcko                  0.391   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<30>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_27
    SLICE_X41Y66.A5      net (fanout=3)        1.217   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<27>
    SLICE_X41Y66.A       Tilo                  0.259   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<21>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv31
    SLICE_X45Y66.A5      net (fanout=1)        0.773   cmp_gn4124_core/cmp_dma_controller/_n0229_inv3
    SLICE_X45Y66.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X45Y66.B5      net (fanout=8)        0.771   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X45Y66.B       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X43Y66.CE      net (fanout=13)       0.570   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X43Y66.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<23>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (1.531ns logic, 3.331ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_13 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.778ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.577 - 0.607)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_13 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y63.CQ      Tcko                  0.391   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<13>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_13
    SLICE_X44Y66.A1      net (fanout=3)        0.963   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<13>
    SLICE_X44Y66.A       Tilo                  0.203   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv34
    SLICE_X45Y66.A3      net (fanout=1)        0.999   cmp_gn4124_core/cmp_dma_controller/_n0229_inv33
    SLICE_X45Y66.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X45Y66.B5      net (fanout=8)        0.771   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X45Y66.B       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X43Y66.CE      net (fanout=13)       0.570   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X43Y66.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<23>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.778ns (1.475ns logic, 3.303ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_gn4124_core/cmp_dma_controller/dma_len_reg_23 (FF)
  Destination:          cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 1.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.132ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_dma_controller/dma_len_reg_23 to cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y67.DQ      Tcko                  0.447   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<23>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_len_reg_23
    SLICE_X44Y66.A3      net (fanout=3)        0.821   cmp_gn4124_core/cmp_dma_controller/dma_len_reg<23>
    SLICE_X44Y66.A       Tilo                  0.203   cmp_gn4124_core/cmp_p2l_dma_master/is_next_item
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv34
    SLICE_X45Y66.A3      net (fanout=1)        0.999   cmp_gn4124_core/cmp_dma_controller/_n0229_inv33
    SLICE_X45Y66.A       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv36
    SLICE_X45Y66.B5      net (fanout=8)        0.771   cmp_gn4124_core/cmp_dma_controller/_n0229_inv_bdd2
    SLICE_X45Y66.B       Tilo                  0.259   cmp_gn4124_core/cmp_p2l_dma_master/next_item_host_addr_l_o<15>
                                                       cmp_gn4124_core/cmp_dma_controller/_n0229_inv11
    SLICE_X43Y66.CE      net (fanout=13)       0.570   cmp_gn4124_core/cmp_dma_controller/_n0229_inv
    SLICE_X43Y66.CLK     Tceck                 0.363   cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o<23>
                                                       cmp_gn4124_core/cmp_dma_controller/dma_ctrl_host_addr_l_o_1
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (1.531ns logic, 3.161ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (OLOGIC_X27Y51.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.499 - 0.457)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.BQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<19>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_17
    OLOGIC_X27Y51.D2     net (fanout=1)        1.072   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<17>
    OLOGIC_X27Y51.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[1].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (-0.954ns logic, 1.072ns route)
                                                       (-808.5% logic, 908.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (OLOGIC_X27Y32.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_19 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.256 - 0.241)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_19 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.DQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<19>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_19
    OLOGIC_X27Y32.D2     net (fanout=1)        1.063   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<19>
    OLOGIC_X27Y32.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[3].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (-0.954ns logic, 1.063ns route)
                                                       (-875.2% logic, 975.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m (OLOGIC_X27Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_16 (FF)
  Destination:          cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.258 - 0.241)
  Source Clock:         cmp_gn4124_core/sys_clk rising at 6.250ns
  Destination Clock:    cmp_gn4124_core/sys_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_16 to cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y44.AQ      Tcko                  0.368   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<19>
                                                       cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o_16
    OLOGIC_X27Y30.D2     net (fanout=1)        1.066   cmp_gn4124_core/cmp_l2p_arbiter/arb_ser_data_o<16>
    OLOGIC_X27Y30.CLKDIV Tosckd_D    (-Th)     1.322   cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
                                                       cmp_gn4124_core/cmp_l2p_ser/cmp_data_out/loop0[0].loop3.oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (-0.954ns logic, 1.066ns route)
                                                       (-851.8% logic, 951.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0 = PERIOD TIMEGRP
        "cmp_gn4124_core_cmp_clk_in_rx_pllout_x1_0"
        TS_cmp_gn4124_core_cmp_clk_in_buf_P_clk_0 PHASE 1.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: cmp_gn4124_core/cmp_l2p_dma_master/cmp_data_fifo/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: cmp_gn4124_core/cmp_wbmaster32/cmp_fifo_to_wb/wrapped_gen/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y36.CLKA
  Clock network: cmp_gn4124_core/sys_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_mcb_drp_clk_bufg_in_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_mcb_drp_clk_bufg_in_0"         TS_ddr_clk_buf / 0.25 HIGH 
50%;

 10400 paths analyzed, 1129 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.282ns.
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (SLICE_X17Y82.B4), 71 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.180ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.155 - 0.165)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.AQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y80.B2      net (fanout=2)        1.308   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y82.B1      net (fanout=5)        1.255   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A3      net (fanout=1)        0.477   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (2.377ns logic, 4.803ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X21Y80.B6      net (fanout=6)        1.087   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y82.B1      net (fanout=5)        1.255   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A3      net (fanout=1)        0.477   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (2.394ns logic, 4.582ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.968ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.155 - 0.165)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.BQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1
    SLICE_X21Y80.B1      net (fanout=2)        1.096   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<1>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y82.B1      net (fanout=5)        1.255   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y82.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A5      net (fanout=1)        0.187   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
    SLICE_X15Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In1
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A3      net (fanout=1)        0.477   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In2
    SLICE_X17Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.B4      net (fanout=1)        0.494   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In3
    SLICE_X17Y82.CLK     Tas                   0.227   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1727_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In7
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (2.377ns logic, 4.591ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X16Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.151 - 0.165)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.AQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y80.B2      net (fanout=2)        1.308   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X13Y82.D1      net (fanout=5)        1.590   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      7.039ns (2.226ns logic, 4.813ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BMUX    Tshcko                0.455   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X21Y80.A1      net (fanout=12)       1.249   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X21Y80.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X21Y80.C2      net (fanout=1)        0.427   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X21Y80.CMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X19Y81.A6      net (fanout=1)        0.330   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X19Y81.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In12
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X19Y82.A2      net (fanout=2)        0.603   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X19Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1763_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_1200_o_AND_2291_o
    SLICE_X13Y82.D2      net (fanout=2)        1.068   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_1200_o_AND_2291_o
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (2.398ns logic, 4.510ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X21Y80.B6      net (fanout=6)        1.087   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X13Y82.D1      net (fanout=5)        1.590   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.335   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.835ns (2.243ns logic, 4.592ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (SLICE_X16Y84.CE), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      7.019ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.151 - 0.165)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y81.AQ      Tcko                  0.391   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X21Y80.B2      net (fanout=2)        1.308   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X13Y82.D1      net (fanout=5)        1.590   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (2.206ns logic, 4.813ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.240 - 0.249)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y86.BMUX    Tshcko                0.455   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2
    SLICE_X21Y80.A1      net (fanout=12)       1.249   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<2>
    SLICE_X21Y80.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X21Y80.C2      net (fanout=1)        0.427   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o1
    SLICE_X21Y80.CMUX    Tilo                  0.313   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X19Y81.A6      net (fanout=1)        0.330   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o11
    SLICE_X19Y81.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In12
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o12
    SLICE_X19Y82.A2      net (fanout=2)        0.603   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_328_o2
    SLICE_X19Y82.A       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1763_inv
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_1200_o_AND_2291_o
    SLICE_X13Y82.D2      net (fanout=2)        1.068   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_GND_1200_o_AND_2291_o
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (2.378ns logic, 4.510ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.151 - 0.162)
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.170ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.AQ      Tcko                  0.408   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X21Y80.B6      net (fanout=6)        1.087   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X21Y80.B       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X21Y80.C4      net (fanout=1)        0.295   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X21Y80.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.C4      net (fanout=1)        0.453   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag11
    SLICE_X18Y80.CMUX    Tilo                  0.261   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X18Y80.D3      net (fanout=2)        0.334   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X18Y80.D       Tilo                  0.203   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X13Y82.D1      net (fanout=5)        1.590   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X13Y82.D       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C6      net (fanout=1)        0.118   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv1
    SLICE_X13Y82.C       Tilo                  0.259   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv2
    SLICE_X16Y84.CE      net (fanout=2)        0.715   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1685_inv
    SLICE_X16Y84.CLK     Tceck                 0.315   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.223ns logic, 4.592ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (SLICE_X16Y93.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y93.AQ      Tcko                  0.200   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<2>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    SLICE_X16Y93.A6      net (fanout=7)        0.040   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<0>
    SLICE_X16Y93.CLK     Tah         (-Th)    -0.190   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt<2>
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/Mcount_bit_cnt_xor<0>11_INV_0
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2 (SLICE_X10Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1 (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1 to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y78.AQ      Tcko                  0.234   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
    SLICE_X10Y78.BX      net (fanout=1)        0.164   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1
    SLICE_X10Y78.CLK     Tckdi       (-Th)    -0.041   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.275ns logic, 0.164ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (SLICE_X17Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Destination:          cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase to cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y91.AQ      Tcko                  0.198   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X17Y91.A6      net (fanout=3)        0.026   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    SLICE_X17Y91.CLK     Tah         (-Th)    -0.215   cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/Mmux_ADDR_PHASE_ST_ALMOST_READY_ST_MUX_2292_o11
                                                       cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0"
        TS_ddr_clk_buf / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.570ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X16Y78.CLK
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_180_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_180_0"         TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_180_0"
        TS_ddr_clk_buf / 2 PHASE 0.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3
_infrastructure_inst_clk_2x_0_0         = PERIOD TIMEGRP         
"cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_i
nfrastructure_inst_clk_2x_0_0"         TS_ddr_clk_buf / 2 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0
        = PERIOD TIMEGRP
        "cmp_ddr_ctrl_cmp_ddr3_ctrl_wrapper_gen_spec_bank3_64b_32b_cmp_ddr3_ctrl_memc3_infrastructure_inst_clk_2x_0_0"
        TS_ddr_clk_buf / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: cmp_ddr_ctrl/cmp_ddr3_ctrl_wrapper/gen_spec_bank3_64b_32b.cmp_ddr3_ctrl/c3_sysclk_2x
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_p2l_clkp
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkp                    |      5.000ns|      0.925ns|      3.124ns|            0|            0|            0|            0|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      3.124ns|            0|            0|            0|            0|
| buf_P_clk                     |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int            |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
|  _rx_pllout_x1                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_p2l_clkn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_p2l_clkn                    |      5.000ns|      0.925ns|      4.970ns|            0|            0|            0|        29035|
| TS_cmp_gn4124_core_cmp_clk_in_|      5.000ns|      2.800ns|      4.970ns|            0|            0|            0|        29035|
| buf_P_clk_0                   |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
|  _rx_pllout_xs_int_0          |             |             |             |             |             |             |             |
|  TS_cmp_gn4124_core_cmp_clk_in|      5.000ns|      4.970ns|          N/A|            0|            0|        29035|            0|
|  _rx_pllout_x1_0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk20_vcxo_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk20_vcxo_i                |     50.000ns|     20.000ns|     49.967ns|            0|            0|            0|       402801|
| TS_sys_clk_125_buf            |      8.000ns|      7.958ns|          N/A|            0|            0|       392401|            0|
| TS_ddr_clk_buf                |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|        10400|
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|     12.000ns|      7.282ns|          N/A|            0|            0|        10400|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
|  g_in_0                       |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_180_0   |             |             |             |             |             |             |             |
|  TS_cmp_ddr_ctrl_cmp_ddr3_ctrl|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  _wrapper_gen_spec_bank3_64b_3|             |             |             |             |             |             |             |
|  2b_cmp_ddr3_ctrl_memc3_infras|             |             |             |             |             |             |             |
|  tructure_inst_clk_2x_0_0     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_SYS_CLK5
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK5                    |      3.000ns|      2.572ns|      2.998ns|            0|            0|            0|            0|
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|     12.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_mcb_drp_clk_bufg_in|             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_180         |             |             |             |             |             |             |             |
| TS_cmp_ddr_ctrl_cmp_ddr3_ctrl_|      1.500ns|      1.499ns|          N/A|            0|            0|            0|            0|
| wrapper_gen_spec_bank3_64b_32b|             |             |             |             |             |             |             |
| _cmp_ddr3_ctrl_memc3_infrastru|             |             |             |             |             |             |             |
| cture_inst_clk_2x_0           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adc_dco_n_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adc_dco_n_i                 |      2.000ns|      1.636ns|      1.823ns|            0|            0|            0|        18367|
| TS_cmp_fmc_adc_100Ms_core_fs_c|      8.000ns|      7.293ns|          N/A|            0|            0|        18367|            0|
| lk_buf                        |             |             |             |             |             |             |             |
| TS_cmp_fmc_adc_100Ms_core_serd|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| es_clk                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock P2L_CLKn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.970|         |         |         |
P2L_CLKp       |    4.970|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock P2L_CLKp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
P2L_CLKn       |    4.970|         |         |         |
P2L_CLKp       |    4.970|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.293|         |         |         |
adc_dco_p_i    |    7.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_dco_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_dco_n_i    |    7.293|         |         |         |
adc_dco_p_i    |    7.293|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk20_vcxo_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk20_vcxo_i   |    7.958|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 450203 paths, 0 nets, and 30829 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 12 08:43:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



