\hypertarget{struct_s_w_p_m_i___type_def}{}\doxysection{S\+W\+P\+M\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_w_p_m_i___type_def}\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}}


Single Wire Protocol Master Interface S\+P\+W\+MI.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}{B\+RR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}{R\+FL}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}{T\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}{R\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Single Wire Protocol Master Interface S\+P\+W\+MI. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}\label{struct_s_w_p_m_i___type_def_a092e59d908b2ca112e31047e942340cb}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+RR}

S\+W\+P\+MI bitrate register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_s_w_p_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

S\+W\+P\+MI Configuration/\+Control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_s_w_p_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+CR}

S\+W\+P\+MI Interrupt Flag Clear register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_s_w_p_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+ER}

S\+W\+P\+MI Interrupt Enable register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_s_w_p_m_i___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+SR}

S\+W\+P\+MI Interrupt and Status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}\label{struct_s_w_p_m_i___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!OR@{OR}}
\index{OR@{OR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OR}

S\+W\+P\+MI Option register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}\label{struct_s_w_p_m_i___type_def_a8aa81f5cac584bdef4235fcc7e8fa745}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+DR}

S\+W\+P\+MI Receive data register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_s_w_p_m_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x08 ~\newline
 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}\label{struct_s_w_p_m_i___type_def_a0268254262e53d01b867ab00e8e38424}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!RFL@{RFL}}
\index{RFL@{RFL}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RFL}{RFL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+FL}

S\+W\+P\+MI Receive Frame Length register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}\label{struct_s_w_p_m_i___type_def_a40540a209bca9f0e2045a5748e1803da}} 
\index{SWPMI\_TypeDef@{SWPMI\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!SWPMI\_TypeDef@{SWPMI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+DR}

S\+W\+P\+MI Transmit data register, Address offset\+: 0x1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
