{
  "module_name": "hsx-metrics.json",
  "hash_id": "041f9dfa987c9bf6f80a061170482a1584232a63449d40ef07bc6d36aac87f84",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/haswellx/hsx-metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"C2 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c2\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C2_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C3 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c3\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C3_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C6 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c6\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C6_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per core\",\n        \"MetricExpr\": \"cstate_core@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Core_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"C7 residency percent per package\",\n        \"MetricExpr\": \"cstate_pkg@c7\\\\-residency@ / TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"C7_Pkg_Residency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uncore frequency per die [GHZ]\",\n        \"MetricExpr\": \"tma_info_system_socket_clks / #num_dies / duration_time / 1e9\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"UNCORE_FREQ\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per instruction retired; indicating how much time each executed instruction took; in units of cycles.\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD / INST_RETIRED.ANY\",\n        \"MetricName\": \"cpi\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"CPU operating frequency (in GHz)\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD / CPU_CLK_UNHALTED.REF_TSC * #SYSTEM_TSC_FREQ / 1e9\",\n        \"MetricName\": \"cpu_operating_frequency\",\n        \"ScaleUnit\": \"1GHz\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of time spent in the active CPU power state C0\",\n        \"MetricExpr\": \"tma_info_system_cpu_utilization\",\n        \"MetricName\": \"cpu_utilization\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by demand data loads to the total number of completed instructions\",\n        \"MetricExpr\": \"DTLB_LOAD_MISSES.WALK_COMPLETED / INST_RETIRED.ANY\",\n        \"MetricName\": \"dtlb_load_mpi\",\n        \"PublicDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by demand data loads to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by demand data stores to the total number of completed instructions\",\n        \"MetricExpr\": \"DTLB_STORE_MISSES.WALK_COMPLETED / INST_RETIRED.ANY\",\n        \"MetricName\": \"dtlb_store_mpi\",\n        \"PublicDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by demand data stores to the total number of completed instructions. This implies it missed in the DTLB and further levels of TLB.\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Bandwidth of IO reads that are initiated by end device controllers that are requesting memory from the CPU.\",\n        \"MetricExpr\": \"cbox@UNC_C_TOR_INSERTS.OPCODE\\\\,filter_opc\\\\=0x19e@ * 64 / 1e6 / duration_time\",\n        \"MetricName\": \"io_bandwidth_read\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"Bandwidth of IO writes that are initiated by end device controllers that are writing memory to the CPU.\",\n        \"MetricExpr\": \"cbox@UNC_C_TOR_INSERTS.OPCODE\\\\,filter_opc\\\\=0x1c8\\\\,filter_tid\\\\=0x3e@ * 64 / 1e6 / duration_time\",\n        \"MetricName\": \"io_bandwidth_write\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed page walks (for 2 megabyte and 4 megabyte page sizes) caused by a code fetch to the total number of completed instructions\",\n        \"MetricExpr\": \"ITLB_MISSES.WALK_COMPLETED_2M_4M / INST_RETIRED.ANY\",\n        \"MetricName\": \"itlb_large_page_mpi\",\n        \"PublicDescription\": \"Ratio of number of completed page walks (for 2 megabyte and 4 megabyte page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the Instruction Translation Lookaside Buffer (ITLB) and further levels of TLB.\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by a code fetch to the total number of completed instructions\",\n        \"MetricExpr\": \"ITLB_MISSES.WALK_COMPLETED / INST_RETIRED.ANY\",\n        \"MetricName\": \"itlb_mpi\",\n        \"PublicDescription\": \"Ratio of number of completed page walks (for all page sizes) caused by a code fetch to the total number of completed instructions. This implies it missed in the ITLB (Instruction TLB) and further levels of TLB.\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of code read requests missing in L1 instruction cache (includes prefetches) to the total number of completed instructions\",\n        \"MetricExpr\": \"L2_RQSTS.ALL_CODE_RD / INST_RETIRED.ANY\",\n        \"MetricName\": \"l1_i_code_read_misses_with_prefetches_per_instr\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of demand load requests hitting in L1 data cache to the total number of completed instructions\",\n        \"MetricExpr\": \"MEM_LOAD_UOPS_RETIRED.L1_HIT / INST_RETIRED.ANY\",\n        \"MetricName\": \"l1d_demand_data_read_hits_per_instr\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of requests missing L1 data cache (includes data+rfo w/ prefetches) to the total number of completed instructions\",\n        \"MetricExpr\": \"L1D.REPLACEMENT / INST_RETIRED.ANY\",\n        \"MetricName\": \"l1d_mpi\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of code read request missing L2 cache to the total number of completed instructions\",\n        \"MetricExpr\": \"L2_RQSTS.CODE_RD_MISS / INST_RETIRED.ANY\",\n        \"MetricName\": \"l2_demand_code_mpi\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed demand load requests hitting in L2 cache to the total number of completed instructions\",\n        \"MetricExpr\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT / INST_RETIRED.ANY\",\n        \"MetricName\": \"l2_demand_data_read_hits_per_instr\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of completed data read request missing L2 cache to the total number of completed instructions\",\n        \"MetricExpr\": \"MEM_LOAD_UOPS_RETIRED.L2_MISS / INST_RETIRED.ANY\",\n        \"MetricName\": \"l2_demand_data_read_mpi\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of requests missing L2 cache (includes code+data+rfo w/ prefetches) to the total number of completed instructions\",\n        \"MetricExpr\": \"L2_LINES_IN.ALL / INST_RETIRED.ANY\",\n        \"MetricName\": \"l2_mpi\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of code read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions\",\n        \"MetricExpr\": \"(cbox@UNC_C_TOR_INSERTS.MISS_OPCODE\\\\,filter_opc\\\\=0x181@ + cbox@UNC_C_TOR_INSERTS.MISS_OPCODE\\\\,filter_opc\\\\=0x191@) / INST_RETIRED.ANY\",\n        \"MetricName\": \"llc_code_read_mpi_demand_plus_prefetch\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of a last level cache (LLC) demand and prefetch data read miss (read memory access) in nano seconds\",\n        \"MetricExpr\": \"1e9 * (cbox@UNC_C_TOR_OCCUPANCY.MISS_OPCODE\\\\,filter_opc\\\\=0x182@ / cbox@UNC_C_TOR_INSERTS.MISS_OPCODE\\\\,filter_opc\\\\=0x182@) / (UNC_C_CLOCKTICKS / (#num_cores / #num_packages * #num_packages)) * duration_time\",\n        \"MetricName\": \"llc_data_read_demand_plus_prefetch_miss_latency\",\n        \"ScaleUnit\": \"1ns\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of a last level cache (LLC) demand and prefetch data read miss (read memory access) addressed to local memory in nano seconds\",\n        \"MetricExpr\": \"1e9 * (cbox@UNC_C_TOR_OCCUPANCY.MISS_LOCAL_OPCODE\\\\,filter_opc\\\\=0x182@ / cbox@UNC_C_TOR_INSERTS.MISS_LOCAL_OPCODE\\\\,filter_opc\\\\=0x182@) / (UNC_C_CLOCKTICKS / (#num_cores / #num_packages * #num_packages)) * duration_time\",\n        \"MetricName\": \"llc_data_read_demand_plus_prefetch_miss_latency_for_local_requests\",\n        \"ScaleUnit\": \"1ns\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of a last level cache (LLC) demand and prefetch data read miss (read memory access) addressed to remote memory in nano seconds\",\n        \"MetricExpr\": \"1e9 * (cbox@UNC_C_TOR_OCCUPANCY.MISS_REMOTE_OPCODE\\\\,filter_opc\\\\=0x182@ / cbox@UNC_C_TOR_INSERTS.MISS_REMOTE_OPCODE\\\\,filter_opc\\\\=0x182@) / (UNC_C_CLOCKTICKS / (#num_cores / #num_packages * #num_packages)) * duration_time\",\n        \"MetricName\": \"llc_data_read_demand_plus_prefetch_miss_latency_for_remote_requests\",\n        \"ScaleUnit\": \"1ns\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of number of data read requests missing last level core cache (includes demand w/ prefetches) to the total number of completed instructions\",\n        \"MetricExpr\": \"(cbox@UNC_C_TOR_INSERTS.MISS_OPCODE\\\\,filter_opc\\\\=0x182@ + cbox@UNC_C_TOR_INSERTS.MISS_OPCODE\\\\,filter_opc\\\\=0x192@) / INST_RETIRED.ANY\",\n        \"MetricName\": \"llc_data_read_mpi_demand_plus_prefetch\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"The ratio of number of completed memory load instructions to the total number completed instructions\",\n        \"MetricExpr\": \"MEM_UOPS_RETIRED.ALL_LOADS / INST_RETIRED.ANY\",\n        \"MetricName\": \"loads_per_instr\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"DDR memory read bandwidth (MB/sec)\",\n        \"MetricExpr\": \"UNC_M_CAS_COUNT.RD * 64 / 1e6 / duration_time\",\n        \"MetricName\": \"memory_bandwidth_read\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"DDR memory bandwidth (MB/sec)\",\n        \"MetricExpr\": \"(UNC_M_CAS_COUNT.RD + UNC_M_CAS_COUNT.WR) * 64 / 1e6 / duration_time\",\n        \"MetricName\": \"memory_bandwidth_total\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"DDR memory write bandwidth (MB/sec)\",\n        \"MetricExpr\": \"UNC_M_CAS_COUNT.WR * 64 / 1e6 / duration_time\",\n        \"MetricName\": \"memory_bandwidth_write\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"Memory read that miss the last level cache (LLC) addressed to local DRAM as a percentage of total memory read accesses, does not include LLC prefetches.\",\n        \"MetricExpr\": \"cbox@UNC_C_TOR_INSERTS.MISS_LOCAL_OPCODE\\\\,filter_opc\\\\=0x182@ / (cbox@UNC_C_TOR_INSERTS.MISS_LOCAL_OPCODE\\\\,filter_opc\\\\=0x182@ + cbox@UNC_C_TOR_INSERTS.MISS_REMOTE_OPCODE\\\\,filter_opc\\\\=0x182@)\",\n        \"MetricName\": \"numa_reads_addressed_to_local_dram\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Memory reads that miss the last level cache (LLC) addressed to remote DRAM as a percentage of total memory read accesses, does not include LLC prefetches.\",\n        \"MetricExpr\": \"cbox@UNC_C_TOR_INSERTS.MISS_REMOTE_OPCODE\\\\,filter_opc\\\\=0x182@ / (cbox@UNC_C_TOR_INSERTS.MISS_LOCAL_OPCODE\\\\,filter_opc\\\\=0x182@ + cbox@UNC_C_TOR_INSERTS.MISS_REMOTE_OPCODE\\\\,filter_opc\\\\=0x182@)\",\n        \"MetricName\": \"numa_reads_addressed_to_remote_dram\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered from decoded instruction cache (decoded stream buffer or DSB) as a percent of total uops delivered to Instruction Decode Queue\",\n        \"MetricExpr\": \"IDQ.DSB_UOPS / UOPS_ISSUED.ANY\",\n        \"MetricName\": \"percent_uops_delivered_from_decoded_icache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered from legacy decode pipeline (Micro-instruction Translation Engine or MITE) as a percent of total uops delivered to Instruction Decode Queue\",\n        \"MetricExpr\": \"IDQ.MITE_UOPS / UOPS_ISSUED.ANY\",\n        \"MetricName\": \"percent_uops_delivered_from_legacy_decode_pipeline\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered from loop stream detector(LSD) as a percent of total uops delivered to Instruction Decode Queue\",\n        \"MetricExpr\": \"(UOPS_ISSUED.ANY - IDQ.MITE_UOPS - IDQ.MS_UOPS - IDQ.DSB_UOPS) / UOPS_ISSUED.ANY\",\n        \"MetricName\": \"percent_uops_delivered_from_loop_stream_detector\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uops delivered from microcode sequencer (MS) as a percent of total uops delivered to Instruction Decode Queue\",\n        \"MetricExpr\": \"IDQ.MS_UOPS / UOPS_ISSUED.ANY\",\n        \"MetricName\": \"percent_uops_delivered_from_microcode_sequencer\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Intel(R) Quick Path Interconnect (QPI) data transmit bandwidth (MB/sec)\",\n        \"MetricExpr\": \"UNC_Q_TxL_FLITS_G0.DATA * 8 / 1e6 / duration_time\",\n        \"MetricName\": \"qpi_data_transmit_bw\",\n        \"ScaleUnit\": \"1MB/s\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in System Management Interrupts.\",\n        \"MetricExpr\": \"((msr@aperf@ - cycles) / msr@aperf@ if msr@smi@ > 0 else 0)\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_cycles\",\n        \"MetricThreshold\": \"smi_cycles > 0.1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Number of SMI interrupts.\",\n        \"MetricExpr\": \"msr@smi@\",\n        \"MetricGroup\": \"smi\",\n        \"MetricName\": \"smi_num\",\n        \"ScaleUnit\": \"1SMI#\"\n    },\n    {\n        \"BriefDescription\": \"The ratio of number of completed memory store instructions to the total number completed instructions\",\n        \"MetricExpr\": \"MEM_UOPS_RETIRED.ALL_STORES / INST_RETIRED.ANY\",\n        \"MetricName\": \"stores_per_instr\",\n        \"ScaleUnit\": \"1per_instr\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often memory load accesses were aliased by preceding stores (in program order) with a 4K address offset\",\n        \"MetricExpr\": \"LD_BLOCKS_PARTIAL.ADDRESS_ALIAS / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_4k_aliasing\",\n        \"MetricThreshold\": \"tma_4k_aliasing > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates how often memory load accesses were aliased by preceding stores (in program order) with a 4K address offset. False match is possible; which incur a few cycles load re-issue. However; the short re-issue duration is often hidden by the out-of-order core and HW optimizations; hence a user may safely ignore a high value of this metric unless it manages to propagate up into parent nodes of the hierarchy (e.g. to L1_Bound).\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution ports for ALU operations.\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"(UOPS_DISPATCHED_PORT.PORT_0 + UOPS_DISPATCHED_PORT.PORT_1 + UOPS_DISPATCHED_PORT.PORT_5 + UOPS_DISPATCHED_PORT.PORT_6) / tma_info_thread_slots\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_alu_op_utilization\",\n        \"MetricThreshold\": \"tma_alu_op_utilization > 0.6\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists\",\n        \"MetricExpr\": \"100 * OTHER_ASSISTS.ANY_WB_ASSIST / tma_info_thread_slots\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_microcode_sequencer_group\",\n        \"MetricName\": \"tma_assists\",\n        \"MetricThreshold\": \"tma_assists > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)\",\n        \"PublicDescription\": \"This metric estimates fraction of slots the CPU retired uops delivered by the Microcode_Sequencer as a result of Assists. Assists are long sequences of uops that are required in certain corner-cases for operations that cannot be handled natively by the execution pipeline. For example; when working with very small floating point values (so-called Denormals); the FP units are not set up to perform these operations natively. Instead; a sequence of instructions to perform the computation on the Denormals is injected into the pipeline. Since these microcode sequences might be dozens of uops long; Assists can be extremely deleterious to performance and they can be avoided in many cases. Sample with: OTHER_ASSISTS.ANY\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"1 - (tma_frontend_bound + tma_bad_speculation + tma_retiring)\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_backend_bound\",\n        \"MetricThreshold\": \"tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend. Backend is the portion of the processor core where the out-of-order scheduler dispatches ready uops into their respective execution units; and once completed these uops get retired according to program order. For example; stalls due to data-cache misses or stalls due to the divider unit being overloaded are both categorized under Backend Bound. Backend Bound is further divided into two main categories: Memory Bound and Core Bound.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots wasted due to incorrect speculations\",\n        \"MetricExpr\": \"(UOPS_ISSUED.ANY - UOPS_RETIRED.RETIRE_SLOTS + 4 * (INT_MISC.RECOVERY_CYCLES_ANY / 2 if #SMT_on else INT_MISC.RECOVERY_CYCLES)) / tma_info_thread_slots\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_bad_speculation\",\n        \"MetricThreshold\": \"tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots wasted due to incorrect speculations. This include slots used to issue uops that do not eventually get retired and slots for which the issue-pipeline was blocked due to recovery from earlier incorrect speculation. For example; wasted work due to miss-predicted branches are categorized under Bad Speculation category. Incorrect data speculation followed by Memory Ordering Nukes is another example.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"BR_MISP_RETIRED.ALL_BRANCHES / (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT) * tma_bad_speculation\",\n        \"MetricGroup\": \"BadSpec;BrMispredicts;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueBM\",\n        \"MetricName\": \"tma_branch_mispredicts\",\n        \"MetricThreshold\": \"tma_branch_mispredicts > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Branch Misprediction.  These slots are either wasted by uops fetched from an incorrectly speculated program path; or stalls when the out-of-order part of the machine needs to recover its state from a speculative path. Sample with: BR_MISP_RETIRED.ALL_BRANCHES. Related metrics: tma_info_bad_spec_branch_misprediction_cost, tma_mispredicts_resteers\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers\",\n        \"MetricExpr\": \"12 * (BR_MISP_RETIRED.ALL_BRANCHES + MACHINE_CLEARS.COUNT + BACLEARS.ANY) / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_branch_resteers\",\n        \"MetricThreshold\": \"tma_branch_resteers > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Branch Resteers. Branch Resteers estimates the Frontend delay in fetching operations from corrected path; following all sorts of miss-predicted branches. For example; branchy code with lots of miss-predictions might get categorized under Branch Resteers. Note the value of this node may overlap with its siblings. Sample with: BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"max(0, tma_microcode_sequencer - tma_assists)\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_microcode_sequencer_group\",\n        \"MetricName\": \"tma_cisc\",\n        \"MetricThreshold\": \"tma_cisc > 0.1 & (tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1)\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU retired uops originated from CISC (complex instruction set computer) instruction. A CISC instruction has multiple uops that are required to perform the instruction's functionality as in the case of read-modify-write as an example. Since these instructions require multiple uops they may or may not imply sub-optimal use of machine resources.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(60 * (MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) + 43 * (MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD)))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group\",\n        \"MetricName\": \"tma_contested_accesses\",\n        \"MetricThreshold\": \"tma_contested_accesses > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to contested accesses. Contested accesses occur when data written by one Logical Processor are read by another Logical Processor on a different Physical Core. Examples of contested accesses include synchronizations such as locks; true data sharing such as modified locked variables; and false sharing. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM_PS;MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS_PS. Related metrics: tma_data_sharing, tma_false_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_backend_bound - tma_memory_bound\",\n        \"MetricGroup\": \"Backend;Compute;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_core_bound\",\n        \"MetricThreshold\": \"tma_core_bound > 0.1 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where Core non-memory issues were of a bottleneck.  Shortage in hardware compute resources; or dependencies in software's instructions are both categorized under Core Bound. Hence it may indicate the machine ran out of an out-of-order resource; certain execution units are overloaded or dependencies in program's data- or instruction-flow are limiting the performance (e.g. FP-chained long-latency arithmetic operations).\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"43 * (MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_l3_bound_group\",\n        \"MetricName\": \"tma_data_sharing\",\n        \"MetricThreshold\": \"tma_data_sharing > 0.05 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling synchronizations due to data-sharing accesses. Data shared by multiple Logical Processors (even just read shared) may cause increased access latency due to cache coherency. Excessive data sharing can drastically harm multithreaded performance. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HIT_PS. Related metrics: tma_contested_accesses, tma_false_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where the Divider unit was active\",\n        \"MetricExpr\": \"10 * ARITH.DIVIDER_UOPS / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_divider\",\n        \"MetricThreshold\": \"tma_divider > 0.2 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where the Divider unit was active. Divide and square root instructions are performed by the Divider unit and can take considerably longer latency than integer or Floating Point addition; subtraction; or multiplication. Sample with: ARITH.DIVIDER_UOPS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_SMT\",\n        \"MetricExpr\": \"(1 - MEM_LOAD_UOPS_RETIRED.L3_HIT / (MEM_LOAD_UOPS_RETIRED.L3_HIT + 7 * MEM_LOAD_UOPS_RETIRED.L3_MISS)) * CYCLE_ACTIVITY.STALLS_L2_PENDING / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_dram_bound\",\n        \"MetricThreshold\": \"tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads. Better caching can improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_RETIRED.L3_MISS_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline\",\n        \"MetricExpr\": \"(IDQ.ALL_DSB_CYCLES_ANY_UOPS - IDQ.ALL_DSB_CYCLES_4_UOPS) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"DSB;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_dsb\",\n        \"MetricThreshold\": \"tma_dsb > 0.15 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 4 > 0.35)\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline.  For example; inefficient utilization of the DSB cache structure or bank conflict when reading from it; are categorized here.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines\",\n        \"MetricExpr\": \"DSB2MITE_SWITCHES.PENALTY_CYCLES / tma_info_thread_clks\",\n        \"MetricGroup\": \"DSBmiss;FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_dsb_switches\",\n        \"MetricThreshold\": \"tma_dsb_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to switches from DSB to MITE pipelines. The DSB (decoded i-cache) is a Uop Cache where the front-end directly delivers Uops (micro operations) avoiding heavy x86 decoding. The DSB pipeline has shorter latency and delivered higher bandwidth than the MITE (legacy instruction decode pipeline). Switching between the two pipelines can cause penalties hence this metric measures the exposed penalty. Related metrics: tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses\",\n        \"MetricExpr\": \"(8 * DTLB_LOAD_MISSES.STLB_HIT + DTLB_LOAD_MISSES.WALK_DURATION) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_l1_bound_group\",\n        \"MetricName\": \"tma_dtlb_load\",\n        \"MetricThreshold\": \"tma_dtlb_load > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates the fraction of cycles where the Data TLB (DTLB) was missed by load accesses. TLBs (Translation Look-aside Buffers) are processor caches for recently used entries out of the Page Tables that are used to map virtual- to physical-addresses by the operating system. This metric approximates the potential delay of demand loads missing the first-level data TLB (assuming worst case scenario with back to back misses to different pages). This includes hitting in the second-level TLB (STLB) as well as performing a hardware page walk on an STLB miss. Sample with: MEM_UOPS_RETIRED.STLB_MISS_LOADS_PS. Related metrics: tma_dtlb_store\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses\",\n        \"MetricExpr\": \"(8 * DTLB_STORE_MISSES.STLB_HIT + DTLB_STORE_MISSES.WALK_DURATION) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryTLB;TopdownL4;tma_L4_group;tma_issueTLB;tma_store_bound_group\",\n        \"MetricName\": \"tma_dtlb_store\",\n        \"MetricThreshold\": \"tma_dtlb_store > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates the fraction of cycles spent handling first-level data TLB store misses.  As with ordinary data caching; focus on improving data locality and reducing working-set size to reduce DTLB overhead.  Additionally; consider using profile-guided optimization (PGO) to collocate frequently-used data on the same page.  Try using larger page sizes for large amounts of frequently-used data. Sample with: MEM_UOPS_RETIRED.STLB_MISS_STORES_PS. Related metrics: tma_dtlb_load\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates how often CPU was handling synchronizations due to False Sharing\",\n        \"MetricExpr\": \"(200 * OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM + 60 * OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HITM_OTHER_CORE) / tma_info_thread_clks\",\n        \"MetricGroup\": \"DataSharing;Offcore;Snoop;TopdownL4;tma_L4_group;tma_issueSyncxn;tma_store_bound_group\",\n        \"MetricName\": \"tma_false_sharing\",\n        \"MetricThreshold\": \"tma_false_sharing > 0.05 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates how often CPU was handling synchronizations due to False Sharing. False Sharing is a multithreading hiccup; where multiple Logical Processors contend on different data-elements mapped into the same cache line. Sample with: MEM_LOAD_L3_HIT_RETIRED.XSNP_HITM_PS;OFFCORE_RESPONSE.DEMAND_RFO.L3_HIT.SNOOP_HITM. Related metrics: tma_contested_accesses, tma_data_sharing, tma_machine_clears, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_info_memory_load_miss_real_latency * cpu@L1D_PEND_MISS.REQUEST_FB_FULL\\\\,cmask\\\\=1@ / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;TopdownL4;tma_L4_group;tma_issueBW;tma_issueSL;tma_issueSmSt;tma_l1_bound_group\",\n        \"MetricName\": \"tma_fb_full\",\n        \"MetricThreshold\": \"tma_fb_full > 0.3\",\n        \"PublicDescription\": \"This metric does a *rough estimation* of how often L1D Fill Buffer unavailability limited additional L1D miss memory access requests to proceed. The higher the metric value; the deeper the memory hierarchy level the misses are satisfied from (metric values >1 are valid). Often it hints on approaching bandwidth limits (to L2 cache; L3 cache or external memory). Related metrics: tma_info_system_dram_bw_use, tma_mem_bandwidth, tma_sq_full, tma_store_latency, tma_streaming_stores\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues\",\n        \"MetricExpr\": \"tma_frontend_bound - tma_fetch_latency\",\n        \"MetricGroup\": \"FetchBW;Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group;tma_issueFB\",\n        \"MetricName\": \"tma_fetch_bandwidth\",\n        \"MetricThreshold\": \"tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 4 > 0.35\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues.  For example; inefficiencies at the instruction decoders; or restrictions for caching in the DSB (decoded uops cache) are categorized under Fetch Bandwidth. In such cases; the Frontend typically delivers suboptimal amount of uops to the Backend. Related metrics: tma_dsb_switches, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb, tma_lcp\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues\",\n        \"MetricExpr\": \"4 * min(CPU_CLK_UNHALTED.THREAD, IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE) / tma_info_thread_slots\",\n        \"MetricGroup\": \"Frontend;TmaL2;TopdownL2;tma_L2_group;tma_frontend_bound_group\",\n        \"MetricName\": \"tma_fetch_latency\",\n        \"MetricThreshold\": \"tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was stalled due to Frontend latency issues.  For example; instruction-cache misses; iTLB misses or fetch stalls after a branch misprediction are categorized under Frontend Latency. In such cases; the Frontend eventually delivers no uops for some period. Sample with: RS_EVENTS.EMPTY_END\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend\",\n        \"MetricExpr\": \"IDQ_UOPS_NOT_DELIVERED.CORE / tma_info_thread_slots\",\n        \"MetricGroup\": \"PGO;TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_frontend_bound\",\n        \"MetricThreshold\": \"tma_frontend_bound > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots where the processor's Frontend undersupplies its Backend. Frontend denotes the first part of the processor core responsible to fetch operations that are executed later on by the Backend part. Within the Frontend; a branch predictor predicts the next address to fetch; cache-lines are fetched from the memory subsystem; parsed into instructions; and lastly decoded into micro-operations (uops). Ideally the Frontend can issue Pipeline_Width uops every cycle to the Backend. Frontend Bound denotes unutilized issue-slots when there is no Backend stall; i.e. bubbles where Frontend delivered no uops while Backend could have accepted them. For example; stalls due to instruction-cache misses would be categorized under Frontend Bound.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences\",\n        \"MetricExpr\": \"tma_microcode_sequencer\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_heavy_operations\",\n        \"MetricThreshold\": \"tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring heavy-weight operations -- instructions that require two or more uops or micro-coded sequences. This highly-correlates with the uop length of these instructions/sequences.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to instruction cache misses.\",\n        \"MetricExpr\": \"ICACHE.IFDATA_STALL / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;IcMiss;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_icache_misses\",\n        \"MetricThreshold\": \"tma_icache_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per retired mispredicts for indirect CALL or JMP branches (lower number means higher occurrence rate).\",\n        \"MetricExpr\": \"tma_info_inst_mix_instructions / (UOPS_RETIRED.RETIRE_SLOTS / UOPS_ISSUED.ANY * cpu@BR_MISP_EXEC.ALL_BRANCHES\\\\,umask\\\\=0xE4@)\",\n        \"MetricGroup\": \"Bad;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmisp_indirect\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmisp_indirect < 1e3\"\n    },\n    {\n        \"BriefDescription\": \"Number of Instructions per non-speculative Branch Misprediction (JEClear) (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Bad;BadSpec;BrMispredicts\",\n        \"MetricName\": \"tma_info_bad_spec_ipmispredict\",\n        \"MetricThreshold\": \"tma_info_bad_spec_ipmispredict < 200\"\n    },\n    {\n        \"BriefDescription\": \"Core actual clocks when any Logical Processor is active on the Physical Core\",\n        \"MetricExpr\": \"(CPU_CLK_UNHALTED.THREAD / 2 * (1 + CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / CPU_CLK_UNHALTED.REF_XCLK) if #core_wide < 1 else (CPU_CLK_UNHALTED.THREAD_ANY / 2 if #SMT_on else tma_info_thread_clks))\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_core_core_clks\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle across hyper-threads (per physical core)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Ret;SMT;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_core_coreipc\"\n    },\n    {\n        \"BriefDescription\": \"Instruction-Level-Parallelism (average number of uops executed when there is execution) per-core\",\n        \"MetricExpr\": \"(UOPS_EXECUTED.CORE / 2 / (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ / 2 if #SMT_on else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@) if #SMT_on else UOPS_EXECUTED.CORE / (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ / 2 if #SMT_on else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@))\",\n        \"MetricGroup\": \"Backend;Cor;Pipeline;PortsUtil\",\n        \"MetricName\": \"tma_info_core_ilp\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache)\",\n        \"MetricExpr\": \"IDQ.DSB_UOPS / (IDQ.DSB_UOPS + LSD.UOPS + IDQ.MITE_UOPS + IDQ.MS_UOPS)\",\n        \"MetricGroup\": \"DSB;Fed;FetchBW;tma_issueFB\",\n        \"MetricName\": \"tma_info_frontend_dsb_coverage\",\n        \"MetricThreshold\": \"tma_info_frontend_dsb_coverage < 0.7 & tma_info_thread_ipc / 4 > 0.35\",\n        \"PublicDescription\": \"Fraction of Uops delivered by the DSB (aka Decoded ICache; or Uop Cache). Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_inst_mix_iptb, tma_lcp\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per speculative Unknown Branch Misprediction (BAClear) (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"tma_info_inst_mix_instructions / BACLEARS.ANY\",\n        \"MetricGroup\": \"Fed\",\n        \"MetricName\": \"tma_info_frontend_ipunknown_branch\"\n    },\n    {\n        \"BriefDescription\": \"Branch instructions per taken branch.\",\n        \"MetricExpr\": \"BR_INST_RETIRED.ALL_BRANCHES / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;PGO\",\n        \"MetricName\": \"tma_info_inst_mix_bptkbranch\"\n    },\n    {\n        \"BriefDescription\": \"Total number of retired Instructions\",\n        \"MetricExpr\": \"INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Summary;TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_inst_mix_instructions\",\n        \"PublicDescription\": \"Total number of retired Instructions. Sample with: INST_RETIRED.PREC_DIST\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Branch (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.ALL_BRANCHES\",\n        \"MetricGroup\": \"Branches;Fed;InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipbranch\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipbranch < 8\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per (near) call (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_CALL\",\n        \"MetricGroup\": \"Branches;Fed;PGO\",\n        \"MetricName\": \"tma_info_inst_mix_ipcall\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipcall < 200\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Load (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"MetricGroup\": \"InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipload\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipload < 3\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Store (lower number means higher occurrence rate)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / MEM_UOPS_RETIRED.ALL_STORES\",\n        \"MetricGroup\": \"InsType\",\n        \"MetricName\": \"tma_info_inst_mix_ipstore\",\n        \"MetricThreshold\": \"tma_info_inst_mix_ipstore < 8\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per taken branch\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;FetchBW;Frontend;PGO;tma_issueFB\",\n        \"MetricName\": \"tma_info_inst_mix_iptb\",\n        \"MetricThreshold\": \"tma_info_inst_mix_iptb < 9\",\n        \"PublicDescription\": \"Instruction per taken branch. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_lcp\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L1 data cache [GB / sec]\",\n        \"MetricExpr\": \"64 * L1D.REPLACEMENT / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l1d_cache_fill_bw\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L2 cache [GB / sec]\",\n        \"MetricExpr\": \"64 * L2_LINES_IN.ALL / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l2_cache_fill_bw\"\n    },\n    {\n        \"BriefDescription\": \"Average per-core data fill bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"64 * LONGEST_LAT_CACHE.MISS / 1e9 / duration_time\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_core_l3_cache_fill_bw\"\n    },\n    {\n        \"BriefDescription\": \"L1 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * MEM_LOAD_UOPS_RETIRED.L1_MISS / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l1mpki\"\n    },\n    {\n        \"BriefDescription\": \"L2 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * MEM_LOAD_UOPS_RETIRED.L2_MISS / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Backend;CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l2mpki\"\n    },\n    {\n        \"BriefDescription\": \"L3 cache true misses per kilo instruction for retired demand loads\",\n        \"MetricExpr\": \"1e3 * MEM_LOAD_UOPS_RETIRED.L3_MISS / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"CacheMisses;Mem\",\n        \"MetricName\": \"tma_info_memory_l3mpki\"\n    },\n    {\n        \"BriefDescription\": \"Actual Average Latency for L1 data-cache miss demand load operations (in core cycles)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"L1D_PEND_MISS.PENDING / (MEM_LOAD_UOPS_RETIRED.L1_MISS + MEM_LOAD_UOPS_RETIRED.HIT_LFB)\",\n        \"MetricGroup\": \"Mem;MemoryBound;MemoryLat\",\n        \"MetricName\": \"tma_info_memory_load_miss_real_latency\"\n    },\n    {\n        \"BriefDescription\": \"Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"L1D_PEND_MISS.PENDING / L1D_PEND_MISS.PENDING_CYCLES\",\n        \"MetricGroup\": \"Mem;MemoryBW;MemoryBound\",\n        \"MetricName\": \"tma_info_memory_mlp\",\n        \"PublicDescription\": \"Memory-Level-Parallelism (average number of L1 miss demand load when there is at least one such miss. Per-Logical Processor)\"\n    },\n    {\n        \"BriefDescription\": \"Average Parallel L2 cache miss data reads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD / OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD\",\n        \"MetricGroup\": \"Memory_BW;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_data_l2_mlp\"\n    },\n    {\n        \"BriefDescription\": \"Average Latency for L2 cache miss demand Loads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / OFFCORE_REQUESTS.DEMAND_DATA_RD\",\n        \"MetricGroup\": \"Memory_Lat;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_load_l2_miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average Parallel L2 cache miss demand Loads\",\n        \"MetricExpr\": \"OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD / OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD\",\n        \"MetricGroup\": \"Memory_BW;Offcore\",\n        \"MetricName\": \"tma_info_memory_oro_load_l2_mlp\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L1 data cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l1d_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l1d_cache_fill_bw_1t\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L2 cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l2_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l2_cache_fill_bw_1t\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data access bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"0\",\n        \"MetricGroup\": \"Mem;MemoryBW;Offcore\",\n        \"MetricName\": \"tma_info_memory_thread_l3_cache_access_bw_1t\"\n    },\n    {\n        \"BriefDescription\": \"Average per-thread data fill bandwidth to the L3 cache [GB / sec]\",\n        \"MetricExpr\": \"tma_info_memory_core_l3_cache_fill_bw\",\n        \"MetricGroup\": \"Mem;MemoryBW\",\n        \"MetricName\": \"tma_info_memory_thread_l3_cache_fill_bw_1t\"\n    },\n    {\n        \"BriefDescription\": \"Utilization of the core's Page Walker(s) serving STLB misses triggered by instruction/Load/Store accesses\",\n        \"MetricExpr\": \"(ITLB_MISSES.WALK_DURATION + DTLB_LOAD_MISSES.WALK_DURATION + DTLB_STORE_MISSES.WALK_DURATION) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Mem;MemoryTLB\",\n        \"MetricName\": \"tma_info_memory_tlb_page_walks_utilization\",\n        \"MetricThreshold\": \"tma_info_memory_tlb_page_walks_utilization > 0.5\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Uops retired in cycles where at least one uop has retired.\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / cpu@UOPS_RETIRED.RETIRE_SLOTS\\\\,cmask\\\\=1@\",\n        \"MetricGroup\": \"Pipeline;Ret\",\n        \"MetricName\": \"tma_info_pipeline_retire\"\n    },\n    {\n        \"BriefDescription\": \"Measured Average Frequency for unhalted processors [GHz]\",\n        \"MetricExpr\": \"tma_info_system_turbo_utilization * TSC / 1e9 / duration_time\",\n        \"MetricGroup\": \"Power;Summary\",\n        \"MetricName\": \"tma_info_system_average_frequency\"\n    },\n    {\n        \"BriefDescription\": \"Average CPU Utilization\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.REF_TSC / TSC\",\n        \"MetricGroup\": \"HPC;Summary\",\n        \"MetricName\": \"tma_info_system_cpu_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]\",\n        \"MetricExpr\": \"64 * (UNC_M_CAS_COUNT.RD + UNC_M_CAS_COUNT.WR) / 1e9 / duration_time\",\n        \"MetricGroup\": \"HPC;Mem;MemoryBW;SoC;tma_issueBW\",\n        \"MetricName\": \"tma_info_system_dram_bw_use\",\n        \"PublicDescription\": \"Average external Memory Bandwidth Use for reads and writes [GB / sec]. Related metrics: tma_fb_full, tma_mem_bandwidth, tma_sq_full\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per Far Branch ( Far Branches apply upon transition from application to operating system, handling interrupts, exceptions) [lower number means higher occurrence rate]\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / BR_INST_RETIRED.FAR_BRANCH:u\",\n        \"MetricGroup\": \"Branches;OS\",\n        \"MetricName\": \"tma_info_system_ipfarbranch\",\n        \"MetricThreshold\": \"tma_info_system_ipfarbranch < 1e6\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction for the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / INST_RETIRED.ANY_P:k\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles spent in the Operating System (OS) Kernel mode\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD_P:k / CPU_CLK_UNHALTED.THREAD\",\n        \"MetricGroup\": \"OS\",\n        \"MetricName\": \"tma_info_system_kernel_utilization\",\n        \"MetricThreshold\": \"tma_info_system_kernel_utilization > 0.05\"\n    },\n    {\n        \"BriefDescription\": \"Average number of parallel data read requests to external memory\",\n        \"MetricExpr\": \"UNC_C_TOR_OCCUPANCY.MISS_OPCODE@filter_opc\\\\=0x182@ / UNC_C_TOR_OCCUPANCY.MISS_OPCODE@filter_opc\\\\=0x182\\\\,thresh\\\\=1@\",\n        \"MetricGroup\": \"Mem;MemoryBW;SoC\",\n        \"MetricName\": \"tma_info_system_mem_parallel_reads\",\n        \"PublicDescription\": \"Average number of parallel data read requests to external memory. Accounts for demand loads and L1/L2 prefetches\"\n    },\n    {\n        \"BriefDescription\": \"Average latency of data read request to external memory (in nanoseconds)\",\n        \"MetricExpr\": \"1e9 * (UNC_C_TOR_OCCUPANCY.MISS_OPCODE@filter_opc\\\\=0x182@ / UNC_C_TOR_INSERTS.MISS_OPCODE@filter_opc\\\\=0x182@) / (tma_info_system_socket_clks / duration_time)\",\n        \"MetricGroup\": \"Mem;MemoryLat;SoC\",\n        \"MetricName\": \"tma_info_system_mem_read_latency\",\n        \"PublicDescription\": \"Average latency of data read request to external memory (in nanoseconds). Accounts for demand loads and L1/L2 prefetches. ([RKL+]memory-controller only)\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles where both hardware Logical Processors were active\",\n        \"MetricExpr\": \"(1 - CPU_CLK_UNHALTED.ONE_THREAD_ACTIVE / (CPU_CLK_UNHALTED.REF_XCLK_ANY / 2) if #SMT_on else 0)\",\n        \"MetricGroup\": \"SMT\",\n        \"MetricName\": \"tma_info_system_smt_2t_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Socket actual clocks when any core is active on that socket\",\n        \"MetricExpr\": \"cbox_0@event\\\\=0x0@\",\n        \"MetricGroup\": \"SoC\",\n        \"MetricName\": \"tma_info_system_socket_clks\"\n    },\n    {\n        \"BriefDescription\": \"Average Frequency Utilization relative nominal frequency\",\n        \"MetricExpr\": \"tma_info_thread_clks / CPU_CLK_UNHALTED.REF_TSC\",\n        \"MetricGroup\": \"Power\",\n        \"MetricName\": \"tma_info_system_turbo_utilization\"\n    },\n    {\n        \"BriefDescription\": \"Per-Logical Processor actual clocks when the Logical Processor is active.\",\n        \"MetricExpr\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"MetricGroup\": \"Pipeline\",\n        \"MetricName\": \"tma_info_thread_clks\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Per Instruction (per Logical Processor)\",\n        \"MetricExpr\": \"1 / tma_info_thread_ipc\",\n        \"MetricGroup\": \"Mem;Pipeline\",\n        \"MetricName\": \"tma_info_thread_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Instructions Per Cycle (per Logical Processor)\",\n        \"MetricExpr\": \"INST_RETIRED.ANY / tma_info_thread_clks\",\n        \"MetricGroup\": \"Ret;Summary\",\n        \"MetricName\": \"tma_info_thread_ipc\"\n    },\n    {\n        \"BriefDescription\": \"Total issue-pipeline slots (per-Physical Core till ICL; per-Logical Processor ICL onward)\",\n        \"MetricExpr\": \"4 * tma_info_core_core_clks\",\n        \"MetricGroup\": \"TmaL1;tma_L1_group\",\n        \"MetricName\": \"tma_info_thread_slots\"\n    },\n    {\n        \"BriefDescription\": \"Uops Per Instruction\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / INST_RETIRED.ANY\",\n        \"MetricGroup\": \"Pipeline;Ret;Retire\",\n        \"MetricName\": \"tma_info_thread_uoppi\",\n        \"MetricThreshold\": \"tma_info_thread_uoppi > 1.05\"\n    },\n    {\n        \"BriefDescription\": \"Instruction per taken branch\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / BR_INST_RETIRED.NEAR_TAKEN\",\n        \"MetricGroup\": \"Branches;Fed;FetchBW\",\n        \"MetricName\": \"tma_info_thread_uptb\",\n        \"MetricThreshold\": \"tma_info_thread_uptb < 6\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses\",\n        \"MetricExpr\": \"(14 * ITLB_MISSES.STLB_HIT + ITLB_MISSES.WALK_DURATION) / tma_info_thread_clks\",\n        \"MetricGroup\": \"BigFoot;FetchLat;MemoryTLB;TopdownL3;tma_L3_group;tma_fetch_latency_group\",\n        \"MetricName\": \"tma_itlb_misses\",\n        \"MetricThreshold\": \"tma_itlb_misses > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses. Sample with: ITLB_MISSES.WALK_COMPLETED\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled without loads missing the L1 data cache\",\n        \"MetricExpr\": \"max((min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.STALLS_LDM_PENDING) - CYCLE_ACTIVITY.STALLS_L1D_PENDING) / tma_info_thread_clks, 0)\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_issueL1;tma_issueMC;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l1_bound\",\n        \"MetricThreshold\": \"tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled without loads missing the L1 data cache.  The L1 data cache typically has the shortest latency.  However; in certain cases like loads blocked on older stores; a load might suffer due to high latency even though it is being satisfied by the L1. Another example is loads who miss in the TLB. These cases are characterized by execution unit stalls; while some non-completed demand load lives in the machine without having that demand load missing the L1 cache. Sample with: MEM_LOAD_UOPS_RETIRED.L1_HIT_PS;MEM_LOAD_UOPS_RETIRED.HIT_LFB_PS. Related metrics: tma_clears_resteers, tma_machine_clears, tma_microcode_sequencer, tma_ms_switches, tma_ports_utilized_1\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled due to L2 cache accesses by loads\",\n        \"MetricExpr\": \"(CYCLE_ACTIVITY.STALLS_L1D_PENDING - CYCLE_ACTIVITY.STALLS_L2_PENDING) / tma_info_thread_clks\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l2_bound\",\n        \"MetricThreshold\": \"tma_l2_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled due to L2 cache accesses by loads.  Avoiding cache misses (i.e. L1 misses/L2 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_RETIRED.L2_HIT_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_SMT\",\n        \"MetricExpr\": \"MEM_LOAD_UOPS_RETIRED.L3_HIT / (MEM_LOAD_UOPS_RETIRED.L3_HIT + 7 * MEM_LOAD_UOPS_RETIRED.L3_MISS) * CYCLE_ACTIVITY.STALLS_L2_PENDING / tma_info_thread_clks\",\n        \"MetricGroup\": \"CacheMisses;MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_l3_bound\",\n        \"MetricThreshold\": \"tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core.  Avoiding cache misses (i.e. L2 misses/L3 hits) can improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_RETIRED.L3_HIT_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"41 * (MEM_LOAD_UOPS_RETIRED.L3_HIT * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryLat;TopdownL4;tma_L4_group;tma_issueLat;tma_l3_bound_group\",\n        \"MetricName\": \"tma_l3_hit_latency\",\n        \"MetricThreshold\": \"tma_l3_hit_latency > 0.1 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles with demand load accesses that hit the L3 cache under unloaded scenarios (possibly L3 latency limited).  Avoiding private cache misses (i.e. L2 misses/L3 hits) will improve the latency; reduce contention with sibling physical cores and increase performance.  Note the value of this node may overlap with its siblings. Sample with: MEM_LOAD_UOPS_RETIRED.L3_HIT_PS. Related metrics: tma_mem_latency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs)\",\n        \"MetricExpr\": \"ILD_STALL.LCP / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueFB\",\n        \"MetricName\": \"tma_lcp\",\n        \"MetricThreshold\": \"tma_lcp > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU was stalled due to Length Changing Prefixes (LCPs). Using proper compiler flags or Intel Compiler by default will certainly avoid this. #Link: Optimization Guide about LCP BKMs. Related metrics: tma_dsb_switches, tma_fetch_bandwidth, tma_info_frontend_dsb_coverage, tma_info_inst_mix_iptb\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation)\",\n        \"MetricExpr\": \"tma_retiring - tma_heavy_operations\",\n        \"MetricGroup\": \"Retire;TmaL2;TopdownL2;tma_L2_group;tma_retiring_group\",\n        \"MetricName\": \"tma_light_operations\",\n        \"MetricThreshold\": \"tma_light_operations > 0.6\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots where the CPU was retiring light-weight operations -- instructions that require no more than one uop (micro-operation). This correlates with total number of instructions used by the program. A uops-per-instruction (see UopPI metric) ratio of 1 or less should be expected for decently optimized software running on Intel Core/Xeon products. While this often indicates efficient X86 instructions were executed; high value does not necessarily mean better performance cannot be achieved. Sample with: INST_RETIRED.PREC_DIST\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS_NMI\",\n        \"MetricExpr\": \"(UOPS_DISPATCHED_PORT.PORT_2 + UOPS_DISPATCHED_PORT.PORT_3 + UOPS_DISPATCHED_PORT.PORT_7 - UOPS_DISPATCHED_PORT.PORT_4) / (2 * tma_info_core_core_clks)\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_load_op_utilization\",\n        \"MetricThreshold\": \"tma_load_op_utilization > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Load operations. Sample with: UOPS_DISPATCHED.PORT_2_3\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from local memory\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"200 * (MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Server;TopdownL5;tma_L5_group;tma_mem_latency_group\",\n        \"MetricName\": \"tma_local_dram\",\n        \"MetricThreshold\": \"tma_local_dram > 0.1 & (tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from local memory. Caching will improve the latency and increase performance. Sample with: MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"MEM_UOPS_RETIRED.LOCK_LOADS / MEM_UOPS_RETIRED.ALL_STORES * min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_l1_bound_group\",\n        \"MetricName\": \"tma_lock_latency\",\n        \"MetricThreshold\": \"tma_lock_latency > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles the CPU spent handling cache misses due to lock operations. Due to the microarchitecture handling of locks; they are classified as L1_Bound regardless of what memory source satisfied them. Sample with: MEM_UOPS_RETIRED.LOCK_LOADS_PS. Related metrics: tma_store_latency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_bad_speculation - tma_branch_mispredicts\",\n        \"MetricGroup\": \"BadSpec;MachineClears;TmaL2;TopdownL2;tma_L2_group;tma_bad_speculation_group;tma_issueMC;tma_issueSyncxn\",\n        \"MetricName\": \"tma_machine_clears\",\n        \"MetricThreshold\": \"tma_machine_clears > 0.1 & tma_bad_speculation > 0.15\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU has wasted due to Machine Clears.  These slots are either wasted by uops fetched prior to the clear; or stalls the out-of-order portion of the machine needs to recover its state after the clear. For example; this can happen due to memory ordering Nukes (e.g. Memory Disambiguation) or Self-Modifying-Code (SMC) nukes. Sample with: MACHINE_CLEARS.COUNT. Related metrics: tma_clears_resteers, tma_contested_accesses, tma_data_sharing, tma_false_sharing, tma_l1_bound, tma_microcode_sequencer, tma_ms_switches, tma_remote_cache\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM)\",\n        \"MetricExpr\": \"min(CPU_CLK_UNHALTED.THREAD, cpu@OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD\\\\,cmask\\\\=6@) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueBW\",\n        \"MetricName\": \"tma_mem_bandwidth\",\n        \"MetricThreshold\": \"tma_mem_bandwidth > 0.2 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the core's performance was likely hurt due to approaching bandwidth limits of external memory (DRAM).  The underlying heuristic assumes that a similar off-core traffic is generated by all IA cores. This metric does not aggregate non-data-read requests by this logical processor; requests from other IA Logical Processors/Physical Cores/sockets; or other non-IA devices like GPU; hence the maximum external memory bandwidth limits may or may not be approached when this metric is flagged (see Uncore counters for that). Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_sq_full\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM)\",\n        \"MetricExpr\": \"min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD) / tma_info_thread_clks - tma_mem_bandwidth\",\n        \"MetricGroup\": \"MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_dram_bound_group;tma_issueLat\",\n        \"MetricName\": \"tma_mem_latency\",\n        \"MetricThreshold\": \"tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles where the performance was likely hurt due to latency from external memory (DRAM).  This metric does not aggregate requests from other Logical Processors/Physical Cores/sockets (see Uncore counters for that). Related metrics: tma_l3_hit_latency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"((min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.STALLS_LDM_PENDING) + RESOURCE_STALLS.SB) / (min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_EXECUTE) + (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@)) / 2 - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB) if #SMT_on else min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_EXECUTE) + cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@) - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB) * tma_backend_bound\",\n        \"MetricGroup\": \"Backend;TmaL2;TopdownL2;tma_L2_group;tma_backend_bound_group\",\n        \"MetricName\": \"tma_memory_bound\",\n        \"MetricThreshold\": \"tma_memory_bound > 0.2 & tma_backend_bound > 0.2\",\n        \"MetricgroupNoGroup\": \"TopdownL2\",\n        \"PublicDescription\": \"This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck.  Memory Bound estimates fraction of slots where pipeline is likely stalled due to demand load or store instructions. This accounts mainly for (1) non-completed in-flight memory demand loads which coincides with execution units starvation; in addition to (2) cases where stores could impose backpressure on the pipeline when many of them get buffered at the same time (less common out of the two).\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / UOPS_ISSUED.ANY * IDQ.MS_UOPS / tma_info_thread_slots\",\n        \"MetricGroup\": \"MicroSeq;TopdownL3;tma_L3_group;tma_heavy_operations_group;tma_issueMC;tma_issueMS\",\n        \"MetricName\": \"tma_microcode_sequencer\",\n        \"MetricThreshold\": \"tma_microcode_sequencer > 0.05 & tma_heavy_operations > 0.1\",\n        \"PublicDescription\": \"This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit.  The MS is used for CISC instructions not supported by the default decoders (like repeat move strings; or CPUID); or by microcode assists used to address some operation modes (like in Floating Point assists). These cases can often be avoided. Sample with: IDQ.MS_UOPS. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_ms_switches\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline)\",\n        \"MetricExpr\": \"(IDQ.ALL_MITE_CYCLES_ANY_UOPS - IDQ.ALL_MITE_CYCLES_4_UOPS) / tma_info_core_core_clks / 2\",\n        \"MetricGroup\": \"DSBmiss;FetchBW;TopdownL3;tma_L3_group;tma_fetch_bandwidth_group\",\n        \"MetricName\": \"tma_mite\",\n        \"MetricThreshold\": \"tma_mite > 0.1 & (tma_fetch_bandwidth > 0.1 & tma_frontend_bound > 0.15 & tma_info_thread_ipc / 4 > 0.35)\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (the legacy decode pipeline). This pipeline is used for code that was not pre-cached in the DSB or LSD. For example; inefficiencies due to asymmetric decoders; use of long immediate or LCP can manifest as MITE fetch bandwidth bottleneck.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)\",\n        \"MetricExpr\": \"2 * IDQ.MS_SWITCHES / tma_info_thread_clks\",\n        \"MetricGroup\": \"FetchLat;MicroSeq;TopdownL3;tma_L3_group;tma_fetch_latency_group;tma_issueMC;tma_issueMS;tma_issueMV;tma_issueSO\",\n        \"MetricName\": \"tma_ms_switches\",\n        \"MetricThreshold\": \"tma_ms_switches > 0.05 & (tma_fetch_latency > 0.1 & tma_frontend_bound > 0.15)\",\n        \"PublicDescription\": \"This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS). Commonly used instructions are optimized for delivery by the DSB (decoded i-cache) or MITE (legacy instruction decode) pipelines. Certain operations cannot be handled natively by the execution pipeline; and must be performed by microcode (small programs injected into the execution stream). Switching to the MS too often can negatively impact performance. The MS is designated to deliver long uop flows required by CISC instructions like CPUID; or uncommon conditions like Floating Point Assists when dealing with Denormals. Sample with: IDQ.MS_SWITCHES. Related metrics: tma_clears_resteers, tma_l1_bound, tma_machine_clears, tma_microcode_sequencer, tma_mixing_vectors, tma_serializing_operation\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_0 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"Compute;TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_0\",\n        \"MetricThreshold\": \"tma_port_0 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 0 ([SNB+] ALU; [HSW+] ALU and 2nd branch). Sample with: UOPS_DISPATCHED_PORT.PORT_0. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_512b, tma_port_1, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_1 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_1\",\n        \"MetricThreshold\": \"tma_port_1 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 1 (ALU). Sample with: UOPS_DISPATCHED_PORT.PORT_1. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_512b, tma_port_0, tma_port_5, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 2 ([SNB+]Loads and Store-address; [ICL+] Loads)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_2 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_load_op_utilization_group\",\n        \"MetricName\": \"tma_port_2\",\n        \"MetricThreshold\": \"tma_port_2 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 2 ([SNB+]Loads and Store-address; [ICL+] Loads). Sample with: UOPS_DISPATCHED_PORT.PORT_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 3 ([SNB+]Loads and Store-address; [ICL+] Loads)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_3 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_load_op_utilization_group\",\n        \"MetricName\": \"tma_port_3\",\n        \"MetricThreshold\": \"tma_port_3 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 3 ([SNB+]Loads and Store-address; [ICL+] Loads). Sample with: UOPS_DISPATCHED_PORT.PORT_3\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 4 (Store-data)\",\n        \"MetricExpr\": \"tma_store_op_utilization\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_issueSpSt;tma_store_op_utilization_group\",\n        \"MetricName\": \"tma_port_4\",\n        \"MetricThreshold\": \"tma_port_4 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 4 (Store-data). Sample with: UOPS_DISPATCHED_PORT.PORT_4. Related metrics: tma_split_stores\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 5 ([SNB+] Branches and ALU; [HSW+] ALU)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_5 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_5\",\n        \"MetricThreshold\": \"tma_port_5 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 5 ([SNB+] Branches and ALU; [HSW+] ALU). Sample with: UOPS_DISPATCHED.PORT_5. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_512b, tma_port_0, tma_port_1, tma_port_6, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+]Primary Branch and simple ALU)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_6 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_alu_op_utilization_group;tma_issue2P\",\n        \"MetricName\": \"tma_port_6\",\n        \"MetricThreshold\": \"tma_port_6 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 6 ([HSW+]Primary Branch and simple ALU). Sample with: UOPS_DISPATCHED_PORT.PORT_6. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_512b, tma_port_0, tma_port_1, tma_port_5, tma_ports_utilized_2\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 7 ([HSW+]simple Store-address)\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_7 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL6;tma_L6_group;tma_store_op_utilization_group\",\n        \"MetricName\": \"tma_port_7\",\n        \"MetricThreshold\": \"tma_port_7 > 0.6\",\n        \"PublicDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port 7 ([HSW+]simple Store-address). Sample with: UOPS_DISPATCHED_PORT.PORT_7\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_EXECUTE) + (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@)) / 2 - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB if #SMT_on else min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_EXECUTE) + cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@ if tma_info_thread_ipc > 1.8 else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@) - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0) + RESOURCE_STALLS.SB - RESOURCE_STALLS.SB - min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.STALLS_LDM_PENDING)) / tma_info_thread_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL3;tma_L3_group;tma_core_bound_group\",\n        \"MetricName\": \"tma_ports_utilization\",\n        \"MetricThreshold\": \"tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related).  Two distinct categories can be attributed into this metric: (1) heavy data-dependency among contiguous instructions would manifest in this metric - such cases are often referred to as low Instruction Level Parallelism (ILP). (2) Contention on some hardware execution unit other than Divider. For example; when there are too many multiply operations.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"(cpu@UOPS_EXECUTED.CORE\\\\,inv\\\\,cmask\\\\=1@ / 2 if #SMT_on else (min(CPU_CLK_UNHALTED.THREAD, CYCLE_ACTIVITY.CYCLES_NO_EXECUTE) - (RS_EVENTS.EMPTY_CYCLES if tma_fetch_latency > 0.1 else 0)) / tma_info_core_core_clks)\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_0\",\n        \"MetricThreshold\": \"tma_ports_utilized_0 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU executed no uops on any execution port (Logical Processor cycles since ICL, Physical Core cycles otherwise). Long-latency instructions like divides may contribute to this metric.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"((cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@) / 2 if #SMT_on else (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=1@ - cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@) / tma_info_core_core_clks)\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_issueL1;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_1\",\n        \"MetricThreshold\": \"tma_ports_utilized_1 > 0.2 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles where the CPU executed total of 1 uop per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise). This can be due to heavy data-dependency among software instructions; or over oversubscribing a particular hardware resource. In some other cases with high 1_Port_Utilized and L1_Bound; this metric can point to L1 data-cache latency bottleneck that may not necessarily manifest with complete execution starvation (due to the short L1 latency e.g. walking a linked list) - looking at the assembly can be helpful. Related metrics: tma_l1_bound\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise)\",\n        \"MetricExpr\": \"((cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@ - cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@) / 2 if #SMT_on else (cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=2@ - cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@) / tma_info_core_core_clks)\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_issue2P;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_2\",\n        \"MetricThreshold\": \"tma_ports_utilized_2 > 0.15 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents fraction of cycles CPU executed total of 2 uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise).  Loop Vectorization -most compilers feature auto-Vectorization options today- reduces pressure on the execution ports as multiple elements are calculated with same uop. Related metrics: tma_fp_scalar, tma_fp_vector, tma_fp_vector_512b, tma_port_0, tma_port_1, tma_port_5, tma_port_6\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents fraction of cycles CPU executed total of 3 or more uops per cycle on all execution ports (Logical Processor cycles since ICL, Physical Core cycles otherwise).\",\n        \"MetricExpr\": \"(cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@ / 2 if #SMT_on else cpu@UOPS_EXECUTED.CORE\\\\,cmask\\\\=3@) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"PortsUtil;TopdownL4;tma_L4_group;tma_ports_utilization_group\",\n        \"MetricName\": \"tma_ports_utilized_3m\",\n        \"MetricThreshold\": \"tma_ports_utilized_3m > 0.7 & (tma_ports_utilization > 0.15 & (tma_core_bound > 0.1 & tma_backend_bound > 0.2))\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from remote cache in other sockets including synchronizations issues\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(200 * (MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) + 180 * (MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD)))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Offcore;Server;Snoop;TopdownL5;tma_L5_group;tma_issueSyncxn;tma_mem_latency_group\",\n        \"MetricName\": \"tma_remote_cache\",\n        \"MetricThreshold\": \"tma_remote_cache > 0.05 & (tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from remote cache in other sockets including synchronizations issues. This is caused often due to non-optimal NUMA allocations. #link to NUMA article. Sample with: MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM_PS;MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD_PS. Related metrics: tma_contested_accesses, tma_data_sharing, tma_false_sharing, tma_machine_clears\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from remote memory\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"310 * (MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM * (1 + MEM_LOAD_UOPS_RETIRED.HIT_LFB / (MEM_LOAD_UOPS_RETIRED.L2_HIT + MEM_LOAD_UOPS_RETIRED.L3_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM + MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS + MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM + MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD))) / tma_info_thread_clks\",\n        \"MetricGroup\": \"Server;Snoop;TopdownL5;tma_L5_group;tma_mem_latency_group\",\n        \"MetricName\": \"tma_remote_dram\",\n        \"MetricThreshold\": \"tma_remote_dram > 0.1 & (tma_mem_latency > 0.1 & (tma_dram_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles while the memory subsystem was handling loads from remote memory. This is caused often due to non-optimal NUMA allocations. #link to NUMA article. Sample with: MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired\",\n        \"MetricExpr\": \"UOPS_RETIRED.RETIRE_SLOTS / tma_info_thread_slots\",\n        \"MetricGroup\": \"TmaL1;TopdownL1;tma_L1_group\",\n        \"MetricName\": \"tma_retiring\",\n        \"MetricThreshold\": \"tma_retiring > 0.7 | tma_heavy_operations > 0.1\",\n        \"MetricgroupNoGroup\": \"TopdownL1\",\n        \"PublicDescription\": \"This category represents fraction of slots utilized by useful work i.e. issued uops that eventually get retired. Ideally; all pipeline slots would be attributed to the Retiring category.  Retiring of 100% would indicate the maximum Pipeline_Width throughput was achieved.  Maximizing Retiring typically increases the Instructions-per-cycle (see IPC metric). Note that a high Retiring value does not necessary mean there is no room for more performance.  For example; Heavy-operations or Microcode Assists are categorized under Retiring. They often indicate suboptimal performance and can often be optimized or avoided. Sample with: UOPS_RETIRED.RETIRE_SLOTS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"tma_info_memory_load_miss_real_latency * LD_BLOCKS.NO_SR / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_split_loads\",\n        \"MetricThreshold\": \"tma_split_loads > 0.2 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles handling memory load split accesses - load that cross 64-byte cache line boundary. Sample with: MEM_UOPS_RETIRED.SPLIT_LOADS_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents rate of split store accesses\",\n        \"MetricExpr\": \"2 * MEM_UOPS_RETIRED.SPLIT_STORES / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_issueSpSt;tma_store_bound_group\",\n        \"MetricName\": \"tma_split_stores\",\n        \"MetricThreshold\": \"tma_split_stores > 0.2 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric represents rate of split store accesses.  Consider aligning your data to the 64-byte cache line granularity. Sample with: MEM_UOPS_RETIRED.SPLIT_STORES_PS. Related metrics: tma_port_4\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors)\",\n        \"MetricExpr\": \"(OFFCORE_REQUESTS_BUFFER.SQ_FULL / 2 if #SMT_on else OFFCORE_REQUESTS_BUFFER.SQ_FULL) / tma_info_core_core_clks\",\n        \"MetricGroup\": \"MemoryBW;Offcore;TopdownL4;tma_L4_group;tma_issueBW;tma_l3_bound_group\",\n        \"MetricName\": \"tma_sq_full\",\n        \"MetricThreshold\": \"tma_sq_full > 0.3 & (tma_l3_bound > 0.05 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric measures fraction of cycles where the Super Queue (SQ) was full taking into account all request-types and both hardware SMT threads (Logical Processors). Related metrics: tma_fb_full, tma_info_system_dram_bw_use, tma_mem_bandwidth\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write\",\n        \"MetricExpr\": \"RESOURCE_STALLS.SB / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryBound;TmaL3mem;TopdownL3;tma_L3_group;tma_memory_bound_group\",\n        \"MetricName\": \"tma_store_bound\",\n        \"MetricThreshold\": \"tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2)\",\n        \"PublicDescription\": \"This metric estimates how often CPU was stalled  due to RFO store memory accesses; RFO store issue a read-for-ownership request before the write. Even though store accesses do not typically stall out-of-order CPUs; there are few cases where stores can lead to actual stalls. This metric will be flagged should RFO stores be a bottleneck. Sample with: MEM_UOPS_RETIRED.ALL_STORES_PS\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores\",\n        \"MetricExpr\": \"13 * LD_BLOCKS.STORE_FORWARD / tma_info_thread_clks\",\n        \"MetricGroup\": \"TopdownL4;tma_L4_group;tma_l1_bound_group\",\n        \"MetricName\": \"tma_store_fwd_blk\",\n        \"MetricThreshold\": \"tma_store_fwd_blk > 0.1 & (tma_l1_bound > 0.1 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric roughly estimates fraction of cycles when the memory subsystem had loads blocked since they could not forward data from earlier (in program order) overlapping stores. To streamline memory operations in the pipeline; a load can avoid waiting for memory if a prior in-flight store is writing the data that the load wants to read (store forwarding process). However; in some cases the load may be blocked for a significant time pending the store forward. For example; when the prior store is writing a smaller region than the load is reading.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric estimates fraction of cycles the CPU spent handling L1D store misses\",\n        \"MetricConstraint\": \"NO_GROUP_EVENTS\",\n        \"MetricExpr\": \"(L2_RQSTS.RFO_HIT * 9 * (1 - MEM_UOPS_RETIRED.LOCK_LOADS / MEM_UOPS_RETIRED.ALL_STORES) + (1 - MEM_UOPS_RETIRED.LOCK_LOADS / MEM_UOPS_RETIRED.ALL_STORES) * min(CPU_CLK_UNHALTED.THREAD, OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO)) / tma_info_thread_clks\",\n        \"MetricGroup\": \"MemoryLat;Offcore;TopdownL4;tma_L4_group;tma_issueRFO;tma_issueSL;tma_store_bound_group\",\n        \"MetricName\": \"tma_store_latency\",\n        \"MetricThreshold\": \"tma_store_latency > 0.1 & (tma_store_bound > 0.2 & (tma_memory_bound > 0.2 & tma_backend_bound > 0.2))\",\n        \"PublicDescription\": \"This metric estimates fraction of cycles the CPU spent handling L1D store misses. Store accesses usually less impact out-of-order core performance; however; holding resources for longer time can lead into undesired implications (e.g. contention on L1D fill-buffer entries - see FB_Full). Related metrics: tma_fb_full, tma_lock_latency\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric represents Core fraction of cycles CPU dispatched uops on execution port for Store operations\",\n        \"MetricExpr\": \"UOPS_DISPATCHED_PORT.PORT_4 / tma_info_core_core_clks\",\n        \"MetricGroup\": \"TopdownL5;tma_L5_group;tma_ports_utilized_3m_group\",\n        \"MetricName\": \"tma_store_op_utilization\",\n        \"MetricThreshold\": \"tma_store_op_utilization > 0.6\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"This metric serves as an approximation of legacy x87 usage\",\n        \"MetricExpr\": \"INST_RETIRED.X87 * tma_info_thread_uoppi / UOPS_RETIRED.RETIRE_SLOTS\",\n        \"MetricGroup\": \"Compute;TopdownL4;tma_L4_group;tma_fp_arith_group\",\n        \"MetricName\": \"tma_x87_use\",\n        \"MetricThreshold\": \"tma_x87_use > 0.1\",\n        \"PublicDescription\": \"This metric serves as an approximation of legacy x87 usage. It accounts for instructions beyond X87 FP arithmetic operations; hence may be used as a thermometer to avoid X87 high usage and preferably upgrade to modern ISA. See Tip under Tuning Hint.\",\n        \"ScaleUnit\": \"100%\"\n    },\n    {\n        \"BriefDescription\": \"Uncore operating frequency in GHz\",\n        \"MetricExpr\": \"UNC_C_CLOCKTICKS / (#num_cores / #num_packages * #num_packages) / 1e9 / duration_time\",\n        \"MetricName\": \"uncore_frequency\",\n        \"ScaleUnit\": \"1GHz\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}