add r0, r1, r2 
lsl r3, r3, r1 
orr r1, r3, #7 
mvn r3, r1 
mvn r1, r3 
lsr r0, r1, r0 
