{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542637630389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542637630452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 09:27:10 2018 " "Processing started: Mon Nov 19 09:27:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542637630452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542637630452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off plz -c ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off plz -c ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542637630452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542637632936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542637632936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.v(598) " "Verilog HDL information at ball.v(598): always construct contains both blocking and non-blocking assignments" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 598 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542637643671 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ball.v 10 10 " "Using design file ball.v, which is not specified as a design file for the current project, but contains definitions for 10 design units and 10 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartuslabs/kj/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_address_translator " "Found entity 2: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartuslabs/kj/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartuslabs/kj/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_pll " "Found entity 4: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartuslabs/kj/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "5 ball " "Found entity 5: ball" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "7 datapath " "Found entity 7: datapath" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "8 bosses " "Found entity 8: bosses" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "9 lfsr_counter " "Found entity 9: lfsr_counter" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""} { "Info" "ISGN_ENTITY_NAME" "10 hex_decoder " "Found entity 10: hex_decoder" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542637643765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542637643765 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "lfsr_done ball.v(1195) " "Verilog HDL Procedural Assignment error at ball.v(1195): object \"lfsr_done\" on left-hand side of assignment must have a variable data type" {  } { { "ball.v" "" { Text "W:/quartuslabs/kj/ball.v" 1195 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1542637643812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartuslabs/kj/output_files/ball.map.smsg " "Generated suppressed messages file W:/quartuslabs/kj/output_files/ball.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542637643905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542637644312 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 19 09:27:24 2018 " "Processing ended: Mon Nov 19 09:27:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542637644312 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542637644312 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542637644312 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542637644312 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542637645421 ""}
