INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sim_1/new/LFSR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_tb
