strict digraph "compose( ,  )" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f331e126850>",
		clk_sens=True,
		fillcolor=gold,
		label="22:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331e126ad0>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "22:BL"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f331e126450>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331e49ee50>",
		fillcolor=turquoise,
		label="26:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f331e1aae90>]",
		style=filled,
		typ=Block];
	"23:IF" -> "26:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=23];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f331e126750>",
		fillcolor=turquoise,
		label="23:BL
r_reg <= 5'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f331e126290>]",
		style=filled,
		typ=Block];
	"23:IF" -> "23:BL"	[cond="['reset']",
		label=reset,
		lineno=23];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"16:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f331e0cecd0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="16:AS
r_next = feedback_value ^ r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['feedback_value', 'r_reg']"];
	"16:AS" -> "22:AL";
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f331e13d6d0>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="19:AS
q = { r_reg[4:0], r_next[3:0] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_next']"];
	"16:AS" -> "19:AS";
	"Leaf_22:AL"	[def_var="['r_reg']",
		label="Leaf_22:AL"];
	"26:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"Leaf_22:AL" -> "16:AS";
	"Leaf_22:AL" -> "19:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f331e123e10>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="15:AS
feedback_value = r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'r_reg']"];
	"Leaf_22:AL" -> "15:AS";
	"15:AS" -> "16:AS";
	"23:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
