
Weather-Station_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d01c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000085c  0800d160  0800d160  0001d160  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d9bc  0800d9bc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d9bc  0800d9bc  0001d9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d9c4  0800d9c4  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d9c4  0800d9c4  0001d9c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d9c8  0800d9c8  0001d9c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d9cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  200001e4  0800dbb0  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  0800dbb0  000205f4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f943  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000387e  00000000  00000000  0003fb51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f10  00000000  00000000  000433d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001db8  00000000  00000000  000452e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd4d  00000000  00000000  00047098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e91e  00000000  00000000  00066de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d12e5  00000000  00000000  00085703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001569e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009cb8  00000000  00000000  00156a38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e4 	.word	0x200001e4
 800015c:	00000000 	.word	0x00000000
 8000160:	0800d144 	.word	0x0800d144

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e8 	.word	0x200001e8
 800017c:	0800d144 	.word	0x0800d144

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_frsub>:
 8000c38:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c3c:	e002      	b.n	8000c44 <__addsf3>
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fsub>:
 8000c40:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c44 <__addsf3>:
 8000c44:	0042      	lsls	r2, r0, #1
 8000c46:	bf1f      	itttt	ne
 8000c48:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c4c:	ea92 0f03 	teqne	r2, r3
 8000c50:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c54:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c58:	d06a      	beq.n	8000d30 <__addsf3+0xec>
 8000c5a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c5e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c62:	bfc1      	itttt	gt
 8000c64:	18d2      	addgt	r2, r2, r3
 8000c66:	4041      	eorgt	r1, r0
 8000c68:	4048      	eorgt	r0, r1
 8000c6a:	4041      	eorgt	r1, r0
 8000c6c:	bfb8      	it	lt
 8000c6e:	425b      	neglt	r3, r3
 8000c70:	2b19      	cmp	r3, #25
 8000c72:	bf88      	it	hi
 8000c74:	4770      	bxhi	lr
 8000c76:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c7e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c82:	bf18      	it	ne
 8000c84:	4240      	negne	r0, r0
 8000c86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c8a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c8e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c92:	bf18      	it	ne
 8000c94:	4249      	negne	r1, r1
 8000c96:	ea92 0f03 	teq	r2, r3
 8000c9a:	d03f      	beq.n	8000d1c <__addsf3+0xd8>
 8000c9c:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca0:	fa41 fc03 	asr.w	ip, r1, r3
 8000ca4:	eb10 000c 	adds.w	r0, r0, ip
 8000ca8:	f1c3 0320 	rsb	r3, r3, #32
 8000cac:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	d502      	bpl.n	8000cbc <__addsf3+0x78>
 8000cb6:	4249      	negs	r1, r1
 8000cb8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cbc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc0:	d313      	bcc.n	8000cea <__addsf3+0xa6>
 8000cc2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cc6:	d306      	bcc.n	8000cd6 <__addsf3+0x92>
 8000cc8:	0840      	lsrs	r0, r0, #1
 8000cca:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cce:	f102 0201 	add.w	r2, r2, #1
 8000cd2:	2afe      	cmp	r2, #254	; 0xfe
 8000cd4:	d251      	bcs.n	8000d7a <__addsf3+0x136>
 8000cd6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cda:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cde:	bf08      	it	eq
 8000ce0:	f020 0001 	biceq.w	r0, r0, #1
 8000ce4:	ea40 0003 	orr.w	r0, r0, r3
 8000ce8:	4770      	bx	lr
 8000cea:	0049      	lsls	r1, r1, #1
 8000cec:	eb40 0000 	adc.w	r0, r0, r0
 8000cf0:	3a01      	subs	r2, #1
 8000cf2:	bf28      	it	cs
 8000cf4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cf8:	d2ed      	bcs.n	8000cd6 <__addsf3+0x92>
 8000cfa:	fab0 fc80 	clz	ip, r0
 8000cfe:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d02:	ebb2 020c 	subs.w	r2, r2, ip
 8000d06:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d0a:	bfaa      	itet	ge
 8000d0c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d10:	4252      	neglt	r2, r2
 8000d12:	4318      	orrge	r0, r3
 8000d14:	bfbc      	itt	lt
 8000d16:	40d0      	lsrlt	r0, r2
 8000d18:	4318      	orrlt	r0, r3
 8000d1a:	4770      	bx	lr
 8000d1c:	f092 0f00 	teq	r2, #0
 8000d20:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d24:	bf06      	itte	eq
 8000d26:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d2a:	3201      	addeq	r2, #1
 8000d2c:	3b01      	subne	r3, #1
 8000d2e:	e7b5      	b.n	8000c9c <__addsf3+0x58>
 8000d30:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d34:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d38:	bf18      	it	ne
 8000d3a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d3e:	d021      	beq.n	8000d84 <__addsf3+0x140>
 8000d40:	ea92 0f03 	teq	r2, r3
 8000d44:	d004      	beq.n	8000d50 <__addsf3+0x10c>
 8000d46:	f092 0f00 	teq	r2, #0
 8000d4a:	bf08      	it	eq
 8000d4c:	4608      	moveq	r0, r1
 8000d4e:	4770      	bx	lr
 8000d50:	ea90 0f01 	teq	r0, r1
 8000d54:	bf1c      	itt	ne
 8000d56:	2000      	movne	r0, #0
 8000d58:	4770      	bxne	lr
 8000d5a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d5e:	d104      	bne.n	8000d6a <__addsf3+0x126>
 8000d60:	0040      	lsls	r0, r0, #1
 8000d62:	bf28      	it	cs
 8000d64:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d68:	4770      	bx	lr
 8000d6a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d6e:	bf3c      	itt	cc
 8000d70:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d74:	4770      	bxcc	lr
 8000d76:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d7a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d82:	4770      	bx	lr
 8000d84:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d88:	bf16      	itet	ne
 8000d8a:	4608      	movne	r0, r1
 8000d8c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d90:	4601      	movne	r1, r0
 8000d92:	0242      	lsls	r2, r0, #9
 8000d94:	bf06      	itte	eq
 8000d96:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d9a:	ea90 0f01 	teqeq	r0, r1
 8000d9e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000da2:	4770      	bx	lr

08000da4 <__aeabi_ui2f>:
 8000da4:	f04f 0300 	mov.w	r3, #0
 8000da8:	e004      	b.n	8000db4 <__aeabi_i2f+0x8>
 8000daa:	bf00      	nop

08000dac <__aeabi_i2f>:
 8000dac:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db0:	bf48      	it	mi
 8000db2:	4240      	negmi	r0, r0
 8000db4:	ea5f 0c00 	movs.w	ip, r0
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	f04f 0000 	mov.w	r0, #0
 8000dc6:	e01c      	b.n	8000e02 <__aeabi_l2f+0x2a>

08000dc8 <__aeabi_ul2f>:
 8000dc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000dcc:	bf08      	it	eq
 8000dce:	4770      	bxeq	lr
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	e00a      	b.n	8000dec <__aeabi_l2f+0x14>
 8000dd6:	bf00      	nop

08000dd8 <__aeabi_l2f>:
 8000dd8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ddc:	bf08      	it	eq
 8000dde:	4770      	bxeq	lr
 8000de0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000de4:	d502      	bpl.n	8000dec <__aeabi_l2f+0x14>
 8000de6:	4240      	negs	r0, r0
 8000de8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dec:	ea5f 0c01 	movs.w	ip, r1
 8000df0:	bf02      	ittt	eq
 8000df2:	4684      	moveq	ip, r0
 8000df4:	4601      	moveq	r1, r0
 8000df6:	2000      	moveq	r0, #0
 8000df8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dfc:	bf08      	it	eq
 8000dfe:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e02:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e06:	fabc f28c 	clz	r2, ip
 8000e0a:	3a08      	subs	r2, #8
 8000e0c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e10:	db10      	blt.n	8000e34 <__aeabi_l2f+0x5c>
 8000e12:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e16:	4463      	add	r3, ip
 8000e18:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e1c:	f1c2 0220 	rsb	r2, r2, #32
 8000e20:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e24:	fa20 f202 	lsr.w	r2, r0, r2
 8000e28:	eb43 0002 	adc.w	r0, r3, r2
 8000e2c:	bf08      	it	eq
 8000e2e:	f020 0001 	biceq.w	r0, r0, #1
 8000e32:	4770      	bx	lr
 8000e34:	f102 0220 	add.w	r2, r2, #32
 8000e38:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e3c:	f1c2 0220 	rsb	r2, r2, #32
 8000e40:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e44:	fa21 f202 	lsr.w	r2, r1, r2
 8000e48:	eb43 0002 	adc.w	r0, r3, r2
 8000e4c:	bf08      	it	eq
 8000e4e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e52:	4770      	bx	lr

08000e54 <__aeabi_fmul>:
 8000e54:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e58:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e5c:	bf1e      	ittt	ne
 8000e5e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e62:	ea92 0f0c 	teqne	r2, ip
 8000e66:	ea93 0f0c 	teqne	r3, ip
 8000e6a:	d06f      	beq.n	8000f4c <__aeabi_fmul+0xf8>
 8000e6c:	441a      	add	r2, r3
 8000e6e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e72:	0240      	lsls	r0, r0, #9
 8000e74:	bf18      	it	ne
 8000e76:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e7a:	d01e      	beq.n	8000eba <__aeabi_fmul+0x66>
 8000e7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e80:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e84:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e88:	fba0 3101 	umull	r3, r1, r0, r1
 8000e8c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e90:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e94:	bf3e      	ittt	cc
 8000e96:	0049      	lslcc	r1, r1, #1
 8000e98:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e9c:	005b      	lslcc	r3, r3, #1
 8000e9e:	ea40 0001 	orr.w	r0, r0, r1
 8000ea2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000ea6:	2afd      	cmp	r2, #253	; 0xfd
 8000ea8:	d81d      	bhi.n	8000ee6 <__aeabi_fmul+0x92>
 8000eaa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb2:	bf08      	it	eq
 8000eb4:	f020 0001 	biceq.w	r0, r0, #1
 8000eb8:	4770      	bx	lr
 8000eba:	f090 0f00 	teq	r0, #0
 8000ebe:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ec2:	bf08      	it	eq
 8000ec4:	0249      	lsleq	r1, r1, #9
 8000ec6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eca:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ece:	3a7f      	subs	r2, #127	; 0x7f
 8000ed0:	bfc2      	ittt	gt
 8000ed2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ed6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eda:	4770      	bxgt	lr
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	3a01      	subs	r2, #1
 8000ee6:	dc5d      	bgt.n	8000fa4 <__aeabi_fmul+0x150>
 8000ee8:	f112 0f19 	cmn.w	r2, #25
 8000eec:	bfdc      	itt	le
 8000eee:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ef2:	4770      	bxle	lr
 8000ef4:	f1c2 0200 	rsb	r2, r2, #0
 8000ef8:	0041      	lsls	r1, r0, #1
 8000efa:	fa21 f102 	lsr.w	r1, r1, r2
 8000efe:	f1c2 0220 	rsb	r2, r2, #32
 8000f02:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f06:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f0a:	f140 0000 	adc.w	r0, r0, #0
 8000f0e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f12:	bf08      	it	eq
 8000f14:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f18:	4770      	bx	lr
 8000f1a:	f092 0f00 	teq	r2, #0
 8000f1e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f22:	bf02      	ittt	eq
 8000f24:	0040      	lsleq	r0, r0, #1
 8000f26:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f2a:	3a01      	subeq	r2, #1
 8000f2c:	d0f9      	beq.n	8000f22 <__aeabi_fmul+0xce>
 8000f2e:	ea40 000c 	orr.w	r0, r0, ip
 8000f32:	f093 0f00 	teq	r3, #0
 8000f36:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f3a:	bf02      	ittt	eq
 8000f3c:	0049      	lsleq	r1, r1, #1
 8000f3e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f42:	3b01      	subeq	r3, #1
 8000f44:	d0f9      	beq.n	8000f3a <__aeabi_fmul+0xe6>
 8000f46:	ea41 010c 	orr.w	r1, r1, ip
 8000f4a:	e78f      	b.n	8000e6c <__aeabi_fmul+0x18>
 8000f4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f50:	ea92 0f0c 	teq	r2, ip
 8000f54:	bf18      	it	ne
 8000f56:	ea93 0f0c 	teqne	r3, ip
 8000f5a:	d00a      	beq.n	8000f72 <__aeabi_fmul+0x11e>
 8000f5c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f60:	bf18      	it	ne
 8000f62:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f66:	d1d8      	bne.n	8000f1a <__aeabi_fmul+0xc6>
 8000f68:	ea80 0001 	eor.w	r0, r0, r1
 8000f6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f70:	4770      	bx	lr
 8000f72:	f090 0f00 	teq	r0, #0
 8000f76:	bf17      	itett	ne
 8000f78:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f7c:	4608      	moveq	r0, r1
 8000f7e:	f091 0f00 	teqne	r1, #0
 8000f82:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f86:	d014      	beq.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f88:	ea92 0f0c 	teq	r2, ip
 8000f8c:	d101      	bne.n	8000f92 <__aeabi_fmul+0x13e>
 8000f8e:	0242      	lsls	r2, r0, #9
 8000f90:	d10f      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000f92:	ea93 0f0c 	teq	r3, ip
 8000f96:	d103      	bne.n	8000fa0 <__aeabi_fmul+0x14c>
 8000f98:	024b      	lsls	r3, r1, #9
 8000f9a:	bf18      	it	ne
 8000f9c:	4608      	movne	r0, r1
 8000f9e:	d108      	bne.n	8000fb2 <__aeabi_fmul+0x15e>
 8000fa0:	ea80 0001 	eor.w	r0, r0, r1
 8000fa4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fa8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb0:	4770      	bx	lr
 8000fb2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fba:	4770      	bx	lr

08000fbc <__aeabi_fdiv>:
 8000fbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fc4:	bf1e      	ittt	ne
 8000fc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fca:	ea92 0f0c 	teqne	r2, ip
 8000fce:	ea93 0f0c 	teqne	r3, ip
 8000fd2:	d069      	beq.n	80010a8 <__aeabi_fdiv+0xec>
 8000fd4:	eba2 0203 	sub.w	r2, r2, r3
 8000fd8:	ea80 0c01 	eor.w	ip, r0, r1
 8000fdc:	0249      	lsls	r1, r1, #9
 8000fde:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fe2:	d037      	beq.n	8001054 <__aeabi_fdiv+0x98>
 8000fe4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fe8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fec:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	bf38      	it	cc
 8000ff8:	005b      	lslcc	r3, r3, #1
 8000ffa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ffe:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8001002:	428b      	cmp	r3, r1
 8001004:	bf24      	itt	cs
 8001006:	1a5b      	subcs	r3, r3, r1
 8001008:	ea40 000c 	orrcs.w	r0, r0, ip
 800100c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001010:	bf24      	itt	cs
 8001012:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8001016:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800101a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800101e:	bf24      	itt	cs
 8001020:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001024:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001028:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 800102c:	bf24      	itt	cs
 800102e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001032:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001036:	011b      	lsls	r3, r3, #4
 8001038:	bf18      	it	ne
 800103a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800103e:	d1e0      	bne.n	8001002 <__aeabi_fdiv+0x46>
 8001040:	2afd      	cmp	r2, #253	; 0xfd
 8001042:	f63f af50 	bhi.w	8000ee6 <__aeabi_fmul+0x92>
 8001046:	428b      	cmp	r3, r1
 8001048:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800104c:	bf08      	it	eq
 800104e:	f020 0001 	biceq.w	r0, r0, #1
 8001052:	4770      	bx	lr
 8001054:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001058:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800105c:	327f      	adds	r2, #127	; 0x7f
 800105e:	bfc2      	ittt	gt
 8001060:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001064:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001068:	4770      	bxgt	lr
 800106a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	3a01      	subs	r2, #1
 8001074:	e737      	b.n	8000ee6 <__aeabi_fmul+0x92>
 8001076:	f092 0f00 	teq	r2, #0
 800107a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800107e:	bf02      	ittt	eq
 8001080:	0040      	lsleq	r0, r0, #1
 8001082:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001086:	3a01      	subeq	r2, #1
 8001088:	d0f9      	beq.n	800107e <__aeabi_fdiv+0xc2>
 800108a:	ea40 000c 	orr.w	r0, r0, ip
 800108e:	f093 0f00 	teq	r3, #0
 8001092:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001096:	bf02      	ittt	eq
 8001098:	0049      	lsleq	r1, r1, #1
 800109a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800109e:	3b01      	subeq	r3, #1
 80010a0:	d0f9      	beq.n	8001096 <__aeabi_fdiv+0xda>
 80010a2:	ea41 010c 	orr.w	r1, r1, ip
 80010a6:	e795      	b.n	8000fd4 <__aeabi_fdiv+0x18>
 80010a8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010ac:	ea92 0f0c 	teq	r2, ip
 80010b0:	d108      	bne.n	80010c4 <__aeabi_fdiv+0x108>
 80010b2:	0242      	lsls	r2, r0, #9
 80010b4:	f47f af7d 	bne.w	8000fb2 <__aeabi_fmul+0x15e>
 80010b8:	ea93 0f0c 	teq	r3, ip
 80010bc:	f47f af70 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010c0:	4608      	mov	r0, r1
 80010c2:	e776      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010c4:	ea93 0f0c 	teq	r3, ip
 80010c8:	d104      	bne.n	80010d4 <__aeabi_fdiv+0x118>
 80010ca:	024b      	lsls	r3, r1, #9
 80010cc:	f43f af4c 	beq.w	8000f68 <__aeabi_fmul+0x114>
 80010d0:	4608      	mov	r0, r1
 80010d2:	e76e      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010d4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010d8:	bf18      	it	ne
 80010da:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010de:	d1ca      	bne.n	8001076 <__aeabi_fdiv+0xba>
 80010e0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010e4:	f47f af5c 	bne.w	8000fa0 <__aeabi_fmul+0x14c>
 80010e8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010ec:	f47f af3c 	bne.w	8000f68 <__aeabi_fmul+0x114>
 80010f0:	e75f      	b.n	8000fb2 <__aeabi_fmul+0x15e>
 80010f2:	bf00      	nop

080010f4 <__aeabi_ldivmod>:
 80010f4:	b97b      	cbnz	r3, 8001116 <__aeabi_ldivmod+0x22>
 80010f6:	b972      	cbnz	r2, 8001116 <__aeabi_ldivmod+0x22>
 80010f8:	2900      	cmp	r1, #0
 80010fa:	bfbe      	ittt	lt
 80010fc:	2000      	movlt	r0, #0
 80010fe:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8001102:	e006      	blt.n	8001112 <__aeabi_ldivmod+0x1e>
 8001104:	bf08      	it	eq
 8001106:	2800      	cmpeq	r0, #0
 8001108:	bf1c      	itt	ne
 800110a:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800110e:	f04f 30ff 	movne.w	r0, #4294967295
 8001112:	f000 b9f7 	b.w	8001504 <__aeabi_idiv0>
 8001116:	f1ad 0c08 	sub.w	ip, sp, #8
 800111a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800111e:	2900      	cmp	r1, #0
 8001120:	db09      	blt.n	8001136 <__aeabi_ldivmod+0x42>
 8001122:	2b00      	cmp	r3, #0
 8001124:	db1a      	blt.n	800115c <__aeabi_ldivmod+0x68>
 8001126:	f000 f885 	bl	8001234 <__udivmoddi4>
 800112a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800112e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001132:	b004      	add	sp, #16
 8001134:	4770      	bx	lr
 8001136:	4240      	negs	r0, r0
 8001138:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800113c:	2b00      	cmp	r3, #0
 800113e:	db1b      	blt.n	8001178 <__aeabi_ldivmod+0x84>
 8001140:	f000 f878 	bl	8001234 <__udivmoddi4>
 8001144:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001148:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800114c:	b004      	add	sp, #16
 800114e:	4240      	negs	r0, r0
 8001150:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001154:	4252      	negs	r2, r2
 8001156:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800115a:	4770      	bx	lr
 800115c:	4252      	negs	r2, r2
 800115e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001162:	f000 f867 	bl	8001234 <__udivmoddi4>
 8001166:	f8dd e004 	ldr.w	lr, [sp, #4]
 800116a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800116e:	b004      	add	sp, #16
 8001170:	4240      	negs	r0, r0
 8001172:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001176:	4770      	bx	lr
 8001178:	4252      	negs	r2, r2
 800117a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800117e:	f000 f859 	bl	8001234 <__udivmoddi4>
 8001182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118a:	b004      	add	sp, #16
 800118c:	4252      	negs	r2, r2
 800118e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001192:	4770      	bx	lr

08001194 <__aeabi_uldivmod>:
 8001194:	b953      	cbnz	r3, 80011ac <__aeabi_uldivmod+0x18>
 8001196:	b94a      	cbnz	r2, 80011ac <__aeabi_uldivmod+0x18>
 8001198:	2900      	cmp	r1, #0
 800119a:	bf08      	it	eq
 800119c:	2800      	cmpeq	r0, #0
 800119e:	bf1c      	itt	ne
 80011a0:	f04f 31ff 	movne.w	r1, #4294967295
 80011a4:	f04f 30ff 	movne.w	r0, #4294967295
 80011a8:	f000 b9ac 	b.w	8001504 <__aeabi_idiv0>
 80011ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b4:	f000 f83e 	bl	8001234 <__udivmoddi4>
 80011b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c0:	b004      	add	sp, #16
 80011c2:	4770      	bx	lr

080011c4 <__aeabi_d2lz>:
 80011c4:	b538      	push	{r3, r4, r5, lr}
 80011c6:	4605      	mov	r5, r0
 80011c8:	460c      	mov	r4, r1
 80011ca:	4628      	mov	r0, r5
 80011cc:	4621      	mov	r1, r4
 80011ce:	2200      	movs	r2, #0
 80011d0:	2300      	movs	r3, #0
 80011d2:	f7ff fc5b 	bl	8000a8c <__aeabi_dcmplt>
 80011d6:	b928      	cbnz	r0, 80011e4 <__aeabi_d2lz+0x20>
 80011d8:	4628      	mov	r0, r5
 80011da:	4621      	mov	r1, r4
 80011dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011e0:	f000 b80a 	b.w	80011f8 <__aeabi_d2ulz>
 80011e4:	4628      	mov	r0, r5
 80011e6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ea:	f000 f805 	bl	80011f8 <__aeabi_d2ulz>
 80011ee:	4240      	negs	r0, r0
 80011f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f4:	bd38      	pop	{r3, r4, r5, pc}
 80011f6:	bf00      	nop

080011f8 <__aeabi_d2ulz>:
 80011f8:	b5d0      	push	{r4, r6, r7, lr}
 80011fa:	4b0c      	ldr	r3, [pc, #48]	; (800122c <__aeabi_d2ulz+0x34>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	4606      	mov	r6, r0
 8001200:	460f      	mov	r7, r1
 8001202:	f7ff f9d1 	bl	80005a8 <__aeabi_dmul>
 8001206:	f7ff fca7 	bl	8000b58 <__aeabi_d2uiz>
 800120a:	4604      	mov	r4, r0
 800120c:	f7ff f952 	bl	80004b4 <__aeabi_ui2d>
 8001210:	4b07      	ldr	r3, [pc, #28]	; (8001230 <__aeabi_d2ulz+0x38>)
 8001212:	2200      	movs	r2, #0
 8001214:	f7ff f9c8 	bl	80005a8 <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4630      	mov	r0, r6
 800121e:	4639      	mov	r1, r7
 8001220:	f7ff f80a 	bl	8000238 <__aeabi_dsub>
 8001224:	f7ff fc98 	bl	8000b58 <__aeabi_d2uiz>
 8001228:	4621      	mov	r1, r4
 800122a:	bdd0      	pop	{r4, r6, r7, pc}
 800122c:	3df00000 	.word	0x3df00000
 8001230:	41f00000 	.word	0x41f00000

08001234 <__udivmoddi4>:
 8001234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001238:	9e08      	ldr	r6, [sp, #32]
 800123a:	460d      	mov	r5, r1
 800123c:	4604      	mov	r4, r0
 800123e:	4688      	mov	r8, r1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d14d      	bne.n	80012e0 <__udivmoddi4+0xac>
 8001244:	428a      	cmp	r2, r1
 8001246:	4694      	mov	ip, r2
 8001248:	d968      	bls.n	800131c <__udivmoddi4+0xe8>
 800124a:	fab2 f282 	clz	r2, r2
 800124e:	b152      	cbz	r2, 8001266 <__udivmoddi4+0x32>
 8001250:	fa01 f302 	lsl.w	r3, r1, r2
 8001254:	f1c2 0120 	rsb	r1, r2, #32
 8001258:	fa20 f101 	lsr.w	r1, r0, r1
 800125c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001260:	ea41 0803 	orr.w	r8, r1, r3
 8001264:	4094      	lsls	r4, r2
 8001266:	ea4f 451c 	mov.w	r5, ip, lsr #16
 800126a:	0c21      	lsrs	r1, r4, #16
 800126c:	fbb8 fef5 	udiv	lr, r8, r5
 8001270:	fa1f f78c 	uxth.w	r7, ip
 8001274:	fb05 831e 	mls	r3, r5, lr, r8
 8001278:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800127c:	fb0e f107 	mul.w	r1, lr, r7
 8001280:	4299      	cmp	r1, r3
 8001282:	d90b      	bls.n	800129c <__udivmoddi4+0x68>
 8001284:	eb1c 0303 	adds.w	r3, ip, r3
 8001288:	f10e 30ff 	add.w	r0, lr, #4294967295
 800128c:	f080 811e 	bcs.w	80014cc <__udivmoddi4+0x298>
 8001290:	4299      	cmp	r1, r3
 8001292:	f240 811b 	bls.w	80014cc <__udivmoddi4+0x298>
 8001296:	f1ae 0e02 	sub.w	lr, lr, #2
 800129a:	4463      	add	r3, ip
 800129c:	1a5b      	subs	r3, r3, r1
 800129e:	b2a4      	uxth	r4, r4
 80012a0:	fbb3 f0f5 	udiv	r0, r3, r5
 80012a4:	fb05 3310 	mls	r3, r5, r0, r3
 80012a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012ac:	fb00 f707 	mul.w	r7, r0, r7
 80012b0:	42a7      	cmp	r7, r4
 80012b2:	d90a      	bls.n	80012ca <__udivmoddi4+0x96>
 80012b4:	eb1c 0404 	adds.w	r4, ip, r4
 80012b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80012bc:	f080 8108 	bcs.w	80014d0 <__udivmoddi4+0x29c>
 80012c0:	42a7      	cmp	r7, r4
 80012c2:	f240 8105 	bls.w	80014d0 <__udivmoddi4+0x29c>
 80012c6:	4464      	add	r4, ip
 80012c8:	3802      	subs	r0, #2
 80012ca:	1be4      	subs	r4, r4, r7
 80012cc:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80012d0:	2100      	movs	r1, #0
 80012d2:	b11e      	cbz	r6, 80012dc <__udivmoddi4+0xa8>
 80012d4:	40d4      	lsrs	r4, r2
 80012d6:	2300      	movs	r3, #0
 80012d8:	e9c6 4300 	strd	r4, r3, [r6]
 80012dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d908      	bls.n	80012f6 <__udivmoddi4+0xc2>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	f000 80ee 	beq.w	80014c6 <__udivmoddi4+0x292>
 80012ea:	2100      	movs	r1, #0
 80012ec:	e9c6 0500 	strd	r0, r5, [r6]
 80012f0:	4608      	mov	r0, r1
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	fab3 f183 	clz	r1, r3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d14a      	bne.n	8001394 <__udivmoddi4+0x160>
 80012fe:	42ab      	cmp	r3, r5
 8001300:	d302      	bcc.n	8001308 <__udivmoddi4+0xd4>
 8001302:	4282      	cmp	r2, r0
 8001304:	f200 80f9 	bhi.w	80014fa <__udivmoddi4+0x2c6>
 8001308:	1a84      	subs	r4, r0, r2
 800130a:	eb65 0303 	sbc.w	r3, r5, r3
 800130e:	2001      	movs	r0, #1
 8001310:	4698      	mov	r8, r3
 8001312:	2e00      	cmp	r6, #0
 8001314:	d0e2      	beq.n	80012dc <__udivmoddi4+0xa8>
 8001316:	e9c6 4800 	strd	r4, r8, [r6]
 800131a:	e7df      	b.n	80012dc <__udivmoddi4+0xa8>
 800131c:	b902      	cbnz	r2, 8001320 <__udivmoddi4+0xec>
 800131e:	deff      	udf	#255	; 0xff
 8001320:	fab2 f282 	clz	r2, r2
 8001324:	2a00      	cmp	r2, #0
 8001326:	f040 8091 	bne.w	800144c <__udivmoddi4+0x218>
 800132a:	eba1 050c 	sub.w	r5, r1, ip
 800132e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001332:	fa1f fe8c 	uxth.w	lr, ip
 8001336:	2101      	movs	r1, #1
 8001338:	fbb5 f3f7 	udiv	r3, r5, r7
 800133c:	fb07 5013 	mls	r0, r7, r3, r5
 8001340:	0c25      	lsrs	r5, r4, #16
 8001342:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001346:	fb0e f003 	mul.w	r0, lr, r3
 800134a:	42a8      	cmp	r0, r5
 800134c:	d908      	bls.n	8001360 <__udivmoddi4+0x12c>
 800134e:	eb1c 0505 	adds.w	r5, ip, r5
 8001352:	f103 38ff 	add.w	r8, r3, #4294967295
 8001356:	d202      	bcs.n	800135e <__udivmoddi4+0x12a>
 8001358:	42a8      	cmp	r0, r5
 800135a:	f200 80cb 	bhi.w	80014f4 <__udivmoddi4+0x2c0>
 800135e:	4643      	mov	r3, r8
 8001360:	1a2d      	subs	r5, r5, r0
 8001362:	b2a4      	uxth	r4, r4
 8001364:	fbb5 f0f7 	udiv	r0, r5, r7
 8001368:	fb07 5510 	mls	r5, r7, r0, r5
 800136c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001370:	fb0e fe00 	mul.w	lr, lr, r0
 8001374:	45a6      	cmp	lr, r4
 8001376:	d908      	bls.n	800138a <__udivmoddi4+0x156>
 8001378:	eb1c 0404 	adds.w	r4, ip, r4
 800137c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001380:	d202      	bcs.n	8001388 <__udivmoddi4+0x154>
 8001382:	45a6      	cmp	lr, r4
 8001384:	f200 80bb 	bhi.w	80014fe <__udivmoddi4+0x2ca>
 8001388:	4628      	mov	r0, r5
 800138a:	eba4 040e 	sub.w	r4, r4, lr
 800138e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001392:	e79e      	b.n	80012d2 <__udivmoddi4+0x9e>
 8001394:	f1c1 0720 	rsb	r7, r1, #32
 8001398:	408b      	lsls	r3, r1
 800139a:	fa22 fc07 	lsr.w	ip, r2, r7
 800139e:	ea4c 0c03 	orr.w	ip, ip, r3
 80013a2:	fa20 f407 	lsr.w	r4, r0, r7
 80013a6:	fa05 f301 	lsl.w	r3, r5, r1
 80013aa:	431c      	orrs	r4, r3
 80013ac:	40fd      	lsrs	r5, r7
 80013ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013b2:	fa00 f301 	lsl.w	r3, r0, r1
 80013b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80013ba:	0c20      	lsrs	r0, r4, #16
 80013bc:	fa1f fe8c 	uxth.w	lr, ip
 80013c0:	fb09 5518 	mls	r5, r9, r8, r5
 80013c4:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 80013c8:	fb08 f00e 	mul.w	r0, r8, lr
 80013cc:	42a8      	cmp	r0, r5
 80013ce:	fa02 f201 	lsl.w	r2, r2, r1
 80013d2:	d90b      	bls.n	80013ec <__udivmoddi4+0x1b8>
 80013d4:	eb1c 0505 	adds.w	r5, ip, r5
 80013d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013dc:	f080 8088 	bcs.w	80014f0 <__udivmoddi4+0x2bc>
 80013e0:	42a8      	cmp	r0, r5
 80013e2:	f240 8085 	bls.w	80014f0 <__udivmoddi4+0x2bc>
 80013e6:	f1a8 0802 	sub.w	r8, r8, #2
 80013ea:	4465      	add	r5, ip
 80013ec:	1a2d      	subs	r5, r5, r0
 80013ee:	b2a4      	uxth	r4, r4
 80013f0:	fbb5 f0f9 	udiv	r0, r5, r9
 80013f4:	fb09 5510 	mls	r5, r9, r0, r5
 80013f8:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80013fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8001400:	45ae      	cmp	lr, r5
 8001402:	d908      	bls.n	8001416 <__udivmoddi4+0x1e2>
 8001404:	eb1c 0505 	adds.w	r5, ip, r5
 8001408:	f100 34ff 	add.w	r4, r0, #4294967295
 800140c:	d26c      	bcs.n	80014e8 <__udivmoddi4+0x2b4>
 800140e:	45ae      	cmp	lr, r5
 8001410:	d96a      	bls.n	80014e8 <__udivmoddi4+0x2b4>
 8001412:	3802      	subs	r0, #2
 8001414:	4465      	add	r5, ip
 8001416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800141a:	fba0 9402 	umull	r9, r4, r0, r2
 800141e:	eba5 050e 	sub.w	r5, r5, lr
 8001422:	42a5      	cmp	r5, r4
 8001424:	46c8      	mov	r8, r9
 8001426:	46a6      	mov	lr, r4
 8001428:	d356      	bcc.n	80014d8 <__udivmoddi4+0x2a4>
 800142a:	d053      	beq.n	80014d4 <__udivmoddi4+0x2a0>
 800142c:	b15e      	cbz	r6, 8001446 <__udivmoddi4+0x212>
 800142e:	ebb3 0208 	subs.w	r2, r3, r8
 8001432:	eb65 050e 	sbc.w	r5, r5, lr
 8001436:	fa05 f707 	lsl.w	r7, r5, r7
 800143a:	fa22 f301 	lsr.w	r3, r2, r1
 800143e:	40cd      	lsrs	r5, r1
 8001440:	431f      	orrs	r7, r3
 8001442:	e9c6 7500 	strd	r7, r5, [r6]
 8001446:	2100      	movs	r1, #0
 8001448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800144c:	f1c2 0320 	rsb	r3, r2, #32
 8001450:	fa20 f103 	lsr.w	r1, r0, r3
 8001454:	fa0c fc02 	lsl.w	ip, ip, r2
 8001458:	fa25 f303 	lsr.w	r3, r5, r3
 800145c:	4095      	lsls	r5, r2
 800145e:	430d      	orrs	r5, r1
 8001460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001464:	fa1f fe8c 	uxth.w	lr, ip
 8001468:	fbb3 f1f7 	udiv	r1, r3, r7
 800146c:	fb07 3011 	mls	r0, r7, r1, r3
 8001470:	0c2b      	lsrs	r3, r5, #16
 8001472:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8001476:	fb01 f00e 	mul.w	r0, r1, lr
 800147a:	4298      	cmp	r0, r3
 800147c:	fa04 f402 	lsl.w	r4, r4, r2
 8001480:	d908      	bls.n	8001494 <__udivmoddi4+0x260>
 8001482:	eb1c 0303 	adds.w	r3, ip, r3
 8001486:	f101 38ff 	add.w	r8, r1, #4294967295
 800148a:	d22f      	bcs.n	80014ec <__udivmoddi4+0x2b8>
 800148c:	4298      	cmp	r0, r3
 800148e:	d92d      	bls.n	80014ec <__udivmoddi4+0x2b8>
 8001490:	3902      	subs	r1, #2
 8001492:	4463      	add	r3, ip
 8001494:	1a1b      	subs	r3, r3, r0
 8001496:	b2ad      	uxth	r5, r5
 8001498:	fbb3 f0f7 	udiv	r0, r3, r7
 800149c:	fb07 3310 	mls	r3, r7, r0, r3
 80014a0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80014a4:	fb00 f30e 	mul.w	r3, r0, lr
 80014a8:	42ab      	cmp	r3, r5
 80014aa:	d908      	bls.n	80014be <__udivmoddi4+0x28a>
 80014ac:	eb1c 0505 	adds.w	r5, ip, r5
 80014b0:	f100 38ff 	add.w	r8, r0, #4294967295
 80014b4:	d216      	bcs.n	80014e4 <__udivmoddi4+0x2b0>
 80014b6:	42ab      	cmp	r3, r5
 80014b8:	d914      	bls.n	80014e4 <__udivmoddi4+0x2b0>
 80014ba:	3802      	subs	r0, #2
 80014bc:	4465      	add	r5, ip
 80014be:	1aed      	subs	r5, r5, r3
 80014c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80014c4:	e738      	b.n	8001338 <__udivmoddi4+0x104>
 80014c6:	4631      	mov	r1, r6
 80014c8:	4630      	mov	r0, r6
 80014ca:	e707      	b.n	80012dc <__udivmoddi4+0xa8>
 80014cc:	4686      	mov	lr, r0
 80014ce:	e6e5      	b.n	800129c <__udivmoddi4+0x68>
 80014d0:	4618      	mov	r0, r3
 80014d2:	e6fa      	b.n	80012ca <__udivmoddi4+0x96>
 80014d4:	454b      	cmp	r3, r9
 80014d6:	d2a9      	bcs.n	800142c <__udivmoddi4+0x1f8>
 80014d8:	ebb9 0802 	subs.w	r8, r9, r2
 80014dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80014e0:	3801      	subs	r0, #1
 80014e2:	e7a3      	b.n	800142c <__udivmoddi4+0x1f8>
 80014e4:	4640      	mov	r0, r8
 80014e6:	e7ea      	b.n	80014be <__udivmoddi4+0x28a>
 80014e8:	4620      	mov	r0, r4
 80014ea:	e794      	b.n	8001416 <__udivmoddi4+0x1e2>
 80014ec:	4641      	mov	r1, r8
 80014ee:	e7d1      	b.n	8001494 <__udivmoddi4+0x260>
 80014f0:	46d0      	mov	r8, sl
 80014f2:	e77b      	b.n	80013ec <__udivmoddi4+0x1b8>
 80014f4:	3b02      	subs	r3, #2
 80014f6:	4465      	add	r5, ip
 80014f8:	e732      	b.n	8001360 <__udivmoddi4+0x12c>
 80014fa:	4608      	mov	r0, r1
 80014fc:	e709      	b.n	8001312 <__udivmoddi4+0xde>
 80014fe:	4464      	add	r4, ip
 8001500:	3802      	subs	r0, #2
 8001502:	e742      	b.n	800138a <__udivmoddi4+0x156>

08001504 <__aeabi_idiv0>:
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop

08001508 <bme680_init>:
/*!
 *@brief This API is the entry point.
 *It reads the chip-id and calibration data from the sensor.
 */
int8_t bme680_init(struct bme680_dev *dev)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001510:	6878      	ldr	r0, [r7, #4]
 8001512:	f001 fa61 	bl	80029d8 <null_ptr_check>
 8001516:	4603      	mov	r3, r0
 8001518:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 800151a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d120      	bne.n	8001564 <bme680_init+0x5c>
		/* Soft reset to restore it to default values*/
		rslt = bme680_soft_reset(dev);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 f8ee 	bl	8001704 <bme680_soft_reset>
 8001528:	4603      	mov	r3, r0
 800152a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 800152c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d117      	bne.n	8001564 <bme680_init+0x5c>
			rslt = bme680_get_regs(BME680_CHIP_ID_ADDR, &dev->chip_id, 1, dev);
 8001534:	6879      	ldr	r1, [r7, #4]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	20d0      	movs	r0, #208	; 0xd0
 800153c:	f000 f818 	bl	8001570 <bme680_get_regs>
 8001540:	4603      	mov	r3, r0
 8001542:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8001544:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d10b      	bne.n	8001564 <bme680_init+0x5c>
				if (dev->chip_id == BME680_CHIP_ID) {
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b61      	cmp	r3, #97	; 0x61
 8001552:	d105      	bne.n	8001560 <bme680_init+0x58>
					/* Get the Calibration data */
					rslt = get_calib_data(dev);
 8001554:	6878      	ldr	r0, [r7, #4]
 8001556:	f000 fbcf 	bl	8001cf8 <get_calib_data>
 800155a:	4603      	mov	r3, r0
 800155c:	73fb      	strb	r3, [r7, #15]
 800155e:	e001      	b.n	8001564 <bme680_init+0x5c>
				} else {
					rslt = BME680_E_DEV_NOT_FOUND;
 8001560:	23fd      	movs	r3, #253	; 0xfd
 8001562:	73fb      	strb	r3, [r7, #15]
				}
			}
		}
	}

	return rslt;
 8001564:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <bme680_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme680_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, struct bme680_dev *dev)
{
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b087      	sub	sp, #28
 8001574:	af00      	add	r7, sp, #0
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607b      	str	r3, [r7, #4]
 800157a:	4603      	mov	r3, r0
 800157c:	73fb      	strb	r3, [r7, #15]
 800157e:	4613      	mov	r3, r2
 8001580:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f001 fa28 	bl	80029d8 <null_ptr_check>
 8001588:	4603      	mov	r3, r0
 800158a:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME680_OK) {
 800158c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d126      	bne.n	80015e2 <bme680_get_regs+0x72>
		if (dev->intf == BME680_SPI_INTF) {
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	789b      	ldrb	r3, [r3, #2]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d10e      	bne.n	80015ba <bme680_get_regs+0x4a>
			/* Set the memory page */
			rslt = set_mem_page(reg_addr, dev);
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f001 f94b 	bl	800283c <set_mem_page>
 80015a6:	4603      	mov	r3, r0
 80015a8:	75fb      	strb	r3, [r7, #23]
			if (rslt == BME680_OK)
 80015aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d103      	bne.n	80015ba <bme680_get_regs+0x4a>
				reg_addr = reg_addr | BME680_SPI_RD_MSK;
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80015b8:	73fb      	strb	r3, [r7, #15]
		}
		dev->com_rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	7858      	ldrb	r0, [r3, #1]
 80015c2:	89bb      	ldrh	r3, [r7, #12]
 80015c4:	7bf9      	ldrb	r1, [r7, #15]
 80015c6:	68ba      	ldr	r2, [r7, #8]
 80015c8:	47a0      	blx	r4
 80015ca:	4603      	mov	r3, r0
 80015cc:	461a      	mov	r2, r3
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <bme680_get_regs+0x72>
			rslt = BME680_E_COM_FAIL;
 80015de:	23fe      	movs	r3, #254	; 0xfe
 80015e0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80015e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	371c      	adds	r7, #28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd90      	pop	{r4, r7, pc}

080015ee <bme680_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme680_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, struct bme680_dev *dev)
{
 80015ee:	b5b0      	push	{r4, r5, r7, lr}
 80015f0:	b090      	sub	sp, #64	; 0x40
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	603b      	str	r3, [r7, #0]
 80015fa:	4613      	mov	r3, r2
 80015fc:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	/* Length of the temporary buffer is 2*(length of register)*/
	uint8_t tmp_buff[BME680_TMP_BUFFER_LENGTH] = { 0 };
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
 8001602:	f107 0318 	add.w	r3, r7, #24
 8001606:	2224      	movs	r2, #36	; 0x24
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f007 f992 	bl	8008934 <memset>
	uint16_t index;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001610:	6838      	ldr	r0, [r7, #0]
 8001612:	f001 f9e1 	bl	80029d8 <null_ptr_check>
 8001616:	4603      	mov	r3, r0
 8001618:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (rslt == BME680_OK) {
 800161c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001620:	2b00      	cmp	r3, #0
 8001622:	d169      	bne.n	80016f8 <bme680_set_regs+0x10a>
		if ((len > 0) && (len < BME680_TMP_BUFFER_LENGTH / 2)) {
 8001624:	79fb      	ldrb	r3, [r7, #7]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d061      	beq.n	80016ee <bme680_set_regs+0x100>
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	2b13      	cmp	r3, #19
 800162e:	d85e      	bhi.n	80016ee <bme680_set_regs+0x100>
			/* Interleave the 2 arrays */
			for (index = 0; index < len; index++) {
 8001630:	2300      	movs	r3, #0
 8001632:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8001634:	e034      	b.n	80016a0 <bme680_set_regs+0xb2>
				if (dev->intf == BME680_SPI_INTF) {
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	789b      	ldrb	r3, [r3, #2]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d118      	bne.n	8001670 <bme680_set_regs+0x82>
					/* Set the memory page */
					rslt = set_mem_page(reg_addr[index], dev);
 800163e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	4413      	add	r3, r2
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	6839      	ldr	r1, [r7, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f001 f8f7 	bl	800283c <set_mem_page>
 800164e:	4603      	mov	r3, r0
 8001650:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					tmp_buff[(2 * index)] = reg_addr[index] & BME680_SPI_WR_MSK;
 8001654:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	4413      	add	r3, r2
 800165a:	781a      	ldrb	r2, [r3, #0]
 800165c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800165e:	005b      	lsls	r3, r3, #1
 8001660:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001664:	b2d2      	uxtb	r2, r2
 8001666:	3340      	adds	r3, #64	; 0x40
 8001668:	443b      	add	r3, r7
 800166a:	f803 2c2c 	strb.w	r2, [r3, #-44]
 800166e:	e009      	b.n	8001684 <bme680_set_regs+0x96>
				} else {
					tmp_buff[(2 * index)] = reg_addr[index];
 8001670:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	441a      	add	r2, r3
 8001676:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	7812      	ldrb	r2, [r2, #0]
 800167c:	3340      	adds	r3, #64	; 0x40
 800167e:	443b      	add	r3, r7
 8001680:	f803 2c2c 	strb.w	r2, [r3, #-44]
				}
				tmp_buff[(2 * index) + 1] = reg_data[index];
 8001684:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	441a      	add	r2, r3
 800168a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	3301      	adds	r3, #1
 8001690:	7812      	ldrb	r2, [r2, #0]
 8001692:	3340      	adds	r3, #64	; 0x40
 8001694:	443b      	add	r3, r7
 8001696:	f803 2c2c 	strb.w	r2, [r3, #-44]
			for (index = 0; index < len; index++) {
 800169a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800169c:	3301      	adds	r3, #1
 800169e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 80016a6:	429a      	cmp	r2, r3
 80016a8:	d3c5      	bcc.n	8001636 <bme680_set_regs+0x48>
			}
			/* Write the interleaved array */
			if (rslt == BME680_OK) {
 80016aa:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d121      	bne.n	80016f6 <bme680_set_regs+0x108>
				dev->com_rslt = dev->write(dev->dev_id, tmp_buff[0], &tmp_buff[1], (2 * len) - 1);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	7858      	ldrb	r0, [r3, #1]
 80016ba:	7d39      	ldrb	r1, [r7, #20]
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b29d      	uxth	r5, r3
 80016c8:	f107 0314 	add.w	r3, r7, #20
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	462b      	mov	r3, r5
 80016d0:	47a0      	blx	r4
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
				if (dev->com_rslt != 0)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d007      	beq.n	80016f6 <bme680_set_regs+0x108>
					rslt = BME680_E_COM_FAIL;
 80016e6:	23fe      	movs	r3, #254	; 0xfe
 80016e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			if (rslt == BME680_OK) {
 80016ec:	e003      	b.n	80016f6 <bme680_set_regs+0x108>
			}
		} else {
			rslt = BME680_E_INVALID_LENGTH;
 80016ee:	23fc      	movs	r3, #252	; 0xfc
 80016f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80016f4:	e000      	b.n	80016f8 <bme680_set_regs+0x10a>
			if (rslt == BME680_OK) {
 80016f6:	bf00      	nop
		}
	}

	return rslt;
 80016f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3740      	adds	r7, #64	; 0x40
 8001700:	46bd      	mov	sp, r7
 8001702:	bdb0      	pop	{r4, r5, r7, pc}

08001704 <bme680_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme680_soft_reset(struct bme680_dev *dev)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b084      	sub	sp, #16
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME680_SOFT_RESET_ADDR;
 800170c:	23e0      	movs	r3, #224	; 0xe0
 800170e:	73bb      	strb	r3, [r7, #14]
	/* 0xb6 is the soft reset command */
	uint8_t soft_rst_cmd = BME680_SOFT_RESET_CMD;
 8001710:	23b6      	movs	r3, #182	; 0xb6
 8001712:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f001 f95f 	bl	80029d8 <null_ptr_check>
 800171a:	4603      	mov	r3, r0
 800171c:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	2b00      	cmp	r3, #0
 8001724:	d127      	bne.n	8001776 <bme680_soft_reset+0x72>
		if (dev->intf == BME680_SPI_INTF)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	789b      	ldrb	r3, [r3, #2]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d104      	bne.n	8001738 <bme680_soft_reset+0x34>
			rslt = get_mem_page(dev);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f001 f8e9 	bl	8002906 <get_mem_page>
 8001734:	4603      	mov	r3, r0
 8001736:	73fb      	strb	r3, [r7, #15]

		/* Reset the device */
		if (rslt == BME680_OK) {
 8001738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d11a      	bne.n	8001776 <bme680_soft_reset+0x72>
			rslt = bme680_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8001740:	f107 010d 	add.w	r1, r7, #13
 8001744:	f107 000e 	add.w	r0, r7, #14
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2201      	movs	r2, #1
 800174c:	f7ff ff4f 	bl	80015ee <bme680_set_regs>
 8001750:	4603      	mov	r3, r0
 8001752:	73fb      	strb	r3, [r7, #15]
			/* Wait for 5ms */
			dev->delay_ms(BME680_RESET_PERIOD);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001758:	200a      	movs	r0, #10
 800175a:	4798      	blx	r3

			if (rslt == BME680_OK) {
 800175c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d108      	bne.n	8001776 <bme680_soft_reset+0x72>
				/* After reset get the memory page */
				if (dev->intf == BME680_SPI_INTF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	789b      	ldrb	r3, [r3, #2]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d104      	bne.n	8001776 <bme680_soft_reset+0x72>
					rslt = get_mem_page(dev);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f001 f8ca 	bl	8002906 <get_mem_page>
 8001772:	4603      	mov	r3, r0
 8001774:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 8001776:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <bme680_set_sensor_settings>:
/*!
 * @brief This API is used to set the oversampling, filter and T,P,H, gas selection
 * settings in the sensor.
 */
int8_t bme680_set_sensor_settings(uint16_t desired_settings, struct bme680_dev *dev)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b088      	sub	sp, #32
 8001786:	af00      	add	r7, sp, #0
 8001788:	4603      	mov	r3, r0
 800178a:	6039      	str	r1, [r7, #0]
 800178c:	80fb      	strh	r3, [r7, #6]
	int8_t rslt;
	uint8_t reg_addr;
	uint8_t data = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	76fb      	strb	r3, [r7, #27]
	uint8_t count = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	77bb      	strb	r3, [r7, #30]
	uint8_t reg_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 8001796:	2300      	movs	r3, #0
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	2300      	movs	r3, #0
 800179c:	833b      	strh	r3, [r7, #24]
	uint8_t data_array[BME680_REG_BUFFER_LENGTH] = { 0 };
 800179e:	2300      	movs	r3, #0
 80017a0:	60fb      	str	r3, [r7, #12]
 80017a2:	2300      	movs	r3, #0
 80017a4:	823b      	strh	r3, [r7, #16]
	uint8_t intended_power_mode = dev->power_mode; /* Save intended power mode */
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80017ac:	777b      	strb	r3, [r7, #29]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80017ae:	6838      	ldr	r0, [r7, #0]
 80017b0:	f001 f912 	bl	80029d8 <null_ptr_check>
 80017b4:	4603      	mov	r3, r0
 80017b6:	77fb      	strb	r3, [r7, #31]
	if (rslt == BME680_OK) {
 80017b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	f040 81a2 	bne.w	8001b06 <bme680_set_sensor_settings+0x384>
		if (desired_settings & BME680_GAS_MEAS_SEL)
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	f003 0308 	and.w	r3, r3, #8
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d004      	beq.n	80017d6 <bme680_set_sensor_settings+0x54>
			rslt = set_gas_config(dev);
 80017cc:	6838      	ldr	r0, [r7, #0]
 80017ce:	f000 fbbf 	bl	8001f50 <set_gas_config>
 80017d2:	4603      	mov	r3, r0
 80017d4:	77fb      	strb	r3, [r7, #31]

		dev->power_mode = BME680_SLEEP_MODE;
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		if (rslt == BME680_OK)
 80017de:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d104      	bne.n	80017f0 <bme680_set_sensor_settings+0x6e>
			rslt = bme680_set_sensor_mode(dev);
 80017e6:	6838      	ldr	r0, [r7, #0]
 80017e8:	f000 f993 	bl	8001b12 <bme680_set_sensor_mode>
 80017ec:	4603      	mov	r3, r0
 80017ee:	77fb      	strb	r3, [r7, #31]

		/* Selecting the filter */
		if (desired_settings & BME680_FILTER_SEL) {
 80017f0:	88fb      	ldrh	r3, [r7, #6]
 80017f2:	f003 0310 	and.w	r3, r3, #16
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d03d      	beq.n	8001876 <bme680_set_sensor_settings+0xf4>
			rslt = boundary_check(&dev->tph_sett.filter, BME680_FILTER_SIZE_0, BME680_FILTER_SIZE_127, dev);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	f103 003b 	add.w	r0, r3, #59	; 0x3b
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	2207      	movs	r2, #7
 8001804:	2100      	movs	r1, #0
 8001806:	f001 f8ad 	bl	8002964 <boundary_check>
 800180a:	4603      	mov	r3, r0
 800180c:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_ODR_FILT_ADDR;
 800180e:	2375      	movs	r3, #117	; 0x75
 8001810:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8001812:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d108      	bne.n	800182c <bme680_set_sensor_settings+0xaa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 800181a:	f107 011b 	add.w	r1, r7, #27
 800181e:	7f38      	ldrb	r0, [r7, #28]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	2201      	movs	r2, #1
 8001824:	f7ff fea4 	bl	8001570 <bme680_get_regs>
 8001828:	4603      	mov	r3, r0
 800182a:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_FILTER_SEL)
 800182c:	88fb      	ldrh	r3, [r7, #6]
 800182e:	f003 0310 	and.w	r3, r3, #16
 8001832:	2b00      	cmp	r3, #0
 8001834:	d010      	beq.n	8001858 <bme680_set_sensor_settings+0xd6>
				data = BME680_SET_BITS(data, BME680_FILTER, dev->tph_sett.filter);
 8001836:	7efb      	ldrb	r3, [r7, #27]
 8001838:	b25b      	sxtb	r3, r3
 800183a:	f023 031c 	bic.w	r3, r3, #28
 800183e:	b25a      	sxtb	r2, r3
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	b25b      	sxtb	r3, r3
 800184a:	f003 031c 	and.w	r3, r3, #28
 800184e:	b25b      	sxtb	r3, r3
 8001850:	4313      	orrs	r3, r2
 8001852:	b25b      	sxtb	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8001858:	7fbb      	ldrb	r3, [r7, #30]
 800185a:	3320      	adds	r3, #32
 800185c:	443b      	add	r3, r7
 800185e:	7f3a      	ldrb	r2, [r7, #28]
 8001860:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8001864:	7fbb      	ldrb	r3, [r7, #30]
 8001866:	7efa      	ldrb	r2, [r7, #27]
 8001868:	3320      	adds	r3, #32
 800186a:	443b      	add	r3, r7
 800186c:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8001870:	7fbb      	ldrb	r3, [r7, #30]
 8001872:	3301      	adds	r3, #1
 8001874:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater control for the sensor */
		if (desired_settings & BME680_HCNTRL_SEL) {
 8001876:	88fb      	ldrh	r3, [r7, #6]
 8001878:	f003 0320 	and.w	r3, r3, #32
 800187c:	2b00      	cmp	r3, #0
 800187e:	d037      	beq.n	80018f0 <bme680_set_sensor_settings+0x16e>
			rslt = boundary_check(&dev->gas_sett.heatr_ctrl, BME680_ENABLE_HEATER,
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	f103 003d 	add.w	r0, r3, #61	; 0x3d
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	2208      	movs	r2, #8
 800188a:	2100      	movs	r1, #0
 800188c:	f001 f86a 	bl	8002964 <boundary_check>
 8001890:	4603      	mov	r3, r0
 8001892:	77fb      	strb	r3, [r7, #31]
				BME680_DISABLE_HEATER, dev);
			reg_addr = BME680_CONF_HEAT_CTRL_ADDR;
 8001894:	2370      	movs	r3, #112	; 0x70
 8001896:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8001898:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d108      	bne.n	80018b2 <bme680_set_sensor_settings+0x130>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 80018a0:	f107 011b 	add.w	r1, r7, #27
 80018a4:	7f38      	ldrb	r0, [r7, #28]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	2201      	movs	r2, #1
 80018aa:	f7ff fe61 	bl	8001570 <bme680_get_regs>
 80018ae:	4603      	mov	r3, r0
 80018b0:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_HCTRL, dev->gas_sett.heatr_ctrl);
 80018b2:	7efb      	ldrb	r3, [r7, #27]
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	f023 0308 	bic.w	r3, r3, #8
 80018ba:	b25a      	sxtb	r2, r3
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018c2:	b25b      	sxtb	r3, r3
 80018c4:	f003 0308 	and.w	r3, r3, #8
 80018c8:	b25b      	sxtb	r3, r3
 80018ca:	4313      	orrs	r3, r2
 80018cc:	b25b      	sxtb	r3, r3
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 80018d2:	7fbb      	ldrb	r3, [r7, #30]
 80018d4:	3320      	adds	r3, #32
 80018d6:	443b      	add	r3, r7
 80018d8:	7f3a      	ldrb	r2, [r7, #28]
 80018da:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 80018de:	7fbb      	ldrb	r3, [r7, #30]
 80018e0:	7efa      	ldrb	r2, [r7, #27]
 80018e2:	3320      	adds	r3, #32
 80018e4:	443b      	add	r3, r7
 80018e6:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 80018ea:	7fbb      	ldrb	r3, [r7, #30]
 80018ec:	3301      	adds	r3, #1
 80018ee:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting heater T,P oversampling for the sensor */
		if (desired_settings & (BME680_OST_SEL | BME680_OSP_SEL)) {
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d050      	beq.n	800199c <bme680_set_sensor_settings+0x21a>
			rslt = boundary_check(&dev->tph_sett.os_temp, BME680_OS_NONE, BME680_OS_16X, dev);
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	2205      	movs	r2, #5
 8001904:	2100      	movs	r1, #0
 8001906:	f001 f82d 	bl	8002964 <boundary_check>
 800190a:	4603      	mov	r3, r0
 800190c:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_T_P_MODE_ADDR;
 800190e:	2374      	movs	r3, #116	; 0x74
 8001910:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8001912:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d108      	bne.n	800192c <bme680_set_sensor_settings+0x1aa>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 800191a:	f107 011b 	add.w	r1, r7, #27
 800191e:	7f38      	ldrb	r0, [r7, #28]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	2201      	movs	r2, #1
 8001924:	f7ff fe24 	bl	8001570 <bme680_get_regs>
 8001928:	4603      	mov	r3, r0
 800192a:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_OST_SEL)
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00d      	beq.n	8001952 <bme680_set_sensor_settings+0x1d0>
				data = BME680_SET_BITS(data, BME680_OST, dev->tph_sett.os_temp);
 8001936:	7efb      	ldrb	r3, [r7, #27]
 8001938:	b25b      	sxtb	r3, r3
 800193a:	f003 031f 	and.w	r3, r3, #31
 800193e:	b25a      	sxtb	r2, r3
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001946:	015b      	lsls	r3, r3, #5
 8001948:	b25b      	sxtb	r3, r3
 800194a:	4313      	orrs	r3, r2
 800194c:	b25b      	sxtb	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_OSP_SEL)
 8001952:	88fb      	ldrh	r3, [r7, #6]
 8001954:	f003 0302 	and.w	r3, r3, #2
 8001958:	2b00      	cmp	r3, #0
 800195a:	d010      	beq.n	800197e <bme680_set_sensor_settings+0x1fc>
				data = BME680_SET_BITS(data, BME680_OSP, dev->tph_sett.os_pres);
 800195c:	7efb      	ldrb	r3, [r7, #27]
 800195e:	b25b      	sxtb	r3, r3
 8001960:	f023 031c 	bic.w	r3, r3, #28
 8001964:	b25a      	sxtb	r2, r3
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	b25b      	sxtb	r3, r3
 8001970:	f003 031c 	and.w	r3, r3, #28
 8001974:	b25b      	sxtb	r3, r3
 8001976:	4313      	orrs	r3, r2
 8001978:	b25b      	sxtb	r3, r3
 800197a:	b2db      	uxtb	r3, r3
 800197c:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr;
 800197e:	7fbb      	ldrb	r3, [r7, #30]
 8001980:	3320      	adds	r3, #32
 8001982:	443b      	add	r3, r7
 8001984:	7f3a      	ldrb	r2, [r7, #28]
 8001986:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 800198a:	7fbb      	ldrb	r3, [r7, #30]
 800198c:	7efa      	ldrb	r2, [r7, #27]
 800198e:	3320      	adds	r3, #32
 8001990:	443b      	add	r3, r7
 8001992:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8001996:	7fbb      	ldrb	r3, [r7, #30]
 8001998:	3301      	adds	r3, #1
 800199a:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting humidity oversampling for the sensor */
		if (desired_settings & BME680_OSH_SEL) {
 800199c:	88fb      	ldrh	r3, [r7, #6]
 800199e:	f003 0304 	and.w	r3, r3, #4
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d037      	beq.n	8001a16 <bme680_set_sensor_settings+0x294>
			rslt = boundary_check(&dev->tph_sett.os_hum, BME680_OS_NONE, BME680_OS_16X, dev);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	2205      	movs	r2, #5
 80019b0:	2100      	movs	r1, #0
 80019b2:	f000 ffd7 	bl	8002964 <boundary_check>
 80019b6:	4603      	mov	r3, r0
 80019b8:	77fb      	strb	r3, [r7, #31]
			reg_addr = BME680_CONF_OS_H_ADDR;
 80019ba:	2372      	movs	r3, #114	; 0x72
 80019bc:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 80019be:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d108      	bne.n	80019d8 <bme680_set_sensor_settings+0x256>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 80019c6:	f107 011b 	add.w	r1, r7, #27
 80019ca:	7f38      	ldrb	r0, [r7, #28]
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f7ff fdce 	bl	8001570 <bme680_get_regs>
 80019d4:	4603      	mov	r3, r0
 80019d6:	77fb      	strb	r3, [r7, #31]
			data = BME680_SET_BITS_POS_0(data, BME680_OSH, dev->tph_sett.os_hum);
 80019d8:	7efb      	ldrb	r3, [r7, #27]
 80019da:	b25b      	sxtb	r3, r3
 80019dc:	f023 0307 	bic.w	r3, r3, #7
 80019e0:	b25a      	sxtb	r2, r3
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	4313      	orrs	r3, r2
 80019f2:	b25b      	sxtb	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 80019f8:	7fbb      	ldrb	r3, [r7, #30]
 80019fa:	3320      	adds	r3, #32
 80019fc:	443b      	add	r3, r7
 80019fe:	7f3a      	ldrb	r2, [r7, #28]
 8001a00:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8001a04:	7fbb      	ldrb	r3, [r7, #30]
 8001a06:	7efa      	ldrb	r2, [r7, #27]
 8001a08:	3320      	adds	r3, #32
 8001a0a:	443b      	add	r3, r7
 8001a0c:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8001a10:	7fbb      	ldrb	r3, [r7, #30]
 8001a12:	3301      	adds	r3, #1
 8001a14:	77bb      	strb	r3, [r7, #30]
		}

		/* Selecting the runGas and NB conversion settings for the sensor */
		if (desired_settings & (BME680_RUN_GAS_SEL | BME680_NBCONV_SEL)) {
 8001a16:	88fb      	ldrh	r3, [r7, #6]
 8001a18:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d060      	beq.n	8001ae2 <bme680_set_sensor_settings+0x360>
			rslt = boundary_check(&dev->gas_sett.run_gas, BME680_RUN_GAS_DISABLE,
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f103 003e 	add.w	r0, r3, #62	; 0x3e
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	f000 ff9a 	bl	8002964 <boundary_check>
 8001a30:	4603      	mov	r3, r0
 8001a32:	77fb      	strb	r3, [r7, #31]
				BME680_RUN_GAS_ENABLE, dev);
			if (rslt == BME680_OK) {
 8001a34:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d109      	bne.n	8001a50 <bme680_set_sensor_settings+0x2ce>
				/* Validate boundary conditions */
				rslt = boundary_check(&dev->gas_sett.nb_conv, BME680_NBCONV_MIN,
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	f103 003c 	add.w	r0, r3, #60	; 0x3c
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	220a      	movs	r2, #10
 8001a46:	2100      	movs	r1, #0
 8001a48:	f000 ff8c 	bl	8002964 <boundary_check>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	77fb      	strb	r3, [r7, #31]
					BME680_NBCONV_MAX, dev);
			}

			reg_addr = BME680_CONF_ODR_RUN_GAS_NBC_ADDR;
 8001a50:	2371      	movs	r3, #113	; 0x71
 8001a52:	773b      	strb	r3, [r7, #28]

			if (rslt == BME680_OK)
 8001a54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d108      	bne.n	8001a6e <bme680_set_sensor_settings+0x2ec>
				rslt = bme680_get_regs(reg_addr, &data, 1, dev);
 8001a5c:	f107 011b 	add.w	r1, r7, #27
 8001a60:	7f38      	ldrb	r0, [r7, #28]
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f7ff fd83 	bl	8001570 <bme680_get_regs>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	77fb      	strb	r3, [r7, #31]

			if (desired_settings & BME680_RUN_GAS_SEL)
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d010      	beq.n	8001a9a <bme680_set_sensor_settings+0x318>
				data = BME680_SET_BITS(data, BME680_RUN_GAS, dev->gas_sett.run_gas);
 8001a78:	7efb      	ldrb	r3, [r7, #27]
 8001a7a:	b25b      	sxtb	r3, r3
 8001a7c:	f023 0310 	bic.w	r3, r3, #16
 8001a80:	b25a      	sxtb	r2, r3
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001a88:	011b      	lsls	r3, r3, #4
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	b25b      	sxtb	r3, r3
 8001a92:	4313      	orrs	r3, r2
 8001a94:	b25b      	sxtb	r3, r3
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	76fb      	strb	r3, [r7, #27]

			if (desired_settings & BME680_NBCONV_SEL)
 8001a9a:	88fb      	ldrh	r3, [r7, #6]
 8001a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00f      	beq.n	8001ac4 <bme680_set_sensor_settings+0x342>
				data = BME680_SET_BITS_POS_0(data, BME680_NBCONV, dev->gas_sett.nb_conv);
 8001aa4:	7efb      	ldrb	r3, [r7, #27]
 8001aa6:	b25b      	sxtb	r3, r3
 8001aa8:	f023 030f 	bic.w	r3, r3, #15
 8001aac:	b25a      	sxtb	r2, r3
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ab4:	b25b      	sxtb	r3, r3
 8001ab6:	f003 030f 	and.w	r3, r3, #15
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	4313      	orrs	r3, r2
 8001abe:	b25b      	sxtb	r3, r3
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	76fb      	strb	r3, [r7, #27]

			reg_array[count] = reg_addr; /* Append configuration */
 8001ac4:	7fbb      	ldrb	r3, [r7, #30]
 8001ac6:	3320      	adds	r3, #32
 8001ac8:	443b      	add	r3, r7
 8001aca:	7f3a      	ldrb	r2, [r7, #28]
 8001acc:	f803 2c0c 	strb.w	r2, [r3, #-12]
			data_array[count] = data;
 8001ad0:	7fbb      	ldrb	r3, [r7, #30]
 8001ad2:	7efa      	ldrb	r2, [r7, #27]
 8001ad4:	3320      	adds	r3, #32
 8001ad6:	443b      	add	r3, r7
 8001ad8:	f803 2c14 	strb.w	r2, [r3, #-20]
			count++;
 8001adc:	7fbb      	ldrb	r3, [r7, #30]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	77bb      	strb	r3, [r7, #30]
		}

		if (rslt == BME680_OK)
 8001ae2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d109      	bne.n	8001afe <bme680_set_sensor_settings+0x37c>
			rslt = bme680_set_regs(reg_array, data_array, count, dev);
 8001aea:	7fba      	ldrb	r2, [r7, #30]
 8001aec:	f107 010c 	add.w	r1, r7, #12
 8001af0:	f107 0014 	add.w	r0, r7, #20
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	f7ff fd7a 	bl	80015ee <bme680_set_regs>
 8001afa:	4603      	mov	r3, r0
 8001afc:	77fb      	strb	r3, [r7, #31]

		/* Restore previous intended power mode */
		dev->power_mode = intended_power_mode;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	7f7a      	ldrb	r2, [r7, #29]
 8001b02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}

	return rslt;
 8001b06:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3720      	adds	r7, #32
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <bme680_set_sensor_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bme680_set_sensor_mode(struct bme680_dev *dev)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b084      	sub	sp, #16
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t tmp_pow_mode;
	uint8_t pow_mode = 0;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	73bb      	strb	r3, [r7, #14]
	uint8_t reg_addr = BME680_CONF_T_P_MODE_ADDR;
 8001b1e:	2374      	movs	r3, #116	; 0x74
 8001b20:	733b      	strb	r3, [r7, #12]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 ff58 	bl	80029d8 <null_ptr_check>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d14c      	bne.n	8001bce <bme680_set_sensor_mode+0xbc>
		/* Call repeatedly until in sleep */
		do {
			rslt = bme680_get_regs(BME680_CONF_T_P_MODE_ADDR, &tmp_pow_mode, 1, dev);
 8001b34:	f107 010d 	add.w	r1, r7, #13
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2074      	movs	r0, #116	; 0x74
 8001b3e:	f7ff fd17 	bl	8001570 <bme680_get_regs>
 8001b42:	4603      	mov	r3, r0
 8001b44:	73fb      	strb	r3, [r7, #15]
			if (rslt == BME680_OK) {
 8001b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d119      	bne.n	8001b82 <bme680_set_sensor_mode+0x70>
				/* Put to sleep before changing mode */
				pow_mode = (tmp_pow_mode & BME680_MODE_MSK);
 8001b4e:	7b7b      	ldrb	r3, [r7, #13]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	73bb      	strb	r3, [r7, #14]

				if (pow_mode != BME680_SLEEP_MODE) {
 8001b56:	7bbb      	ldrb	r3, [r7, #14]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d012      	beq.n	8001b82 <bme680_set_sensor_mode+0x70>
					tmp_pow_mode = tmp_pow_mode & (~BME680_MODE_MSK); /* Set to sleep */
 8001b5c:	7b7b      	ldrb	r3, [r7, #13]
 8001b5e:	f023 0303 	bic.w	r3, r3, #3
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	737b      	strb	r3, [r7, #13]
					rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001b66:	f107 010d 	add.w	r1, r7, #13
 8001b6a:	f107 000c 	add.w	r0, r7, #12
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f7ff fd3c 	bl	80015ee <bme680_set_regs>
 8001b76:	4603      	mov	r3, r0
 8001b78:	73fb      	strb	r3, [r7, #15]
					dev->delay_ms(BME680_POLL_PERIOD_MS);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b7e:	200a      	movs	r0, #10
 8001b80:	4798      	blx	r3
				}
			}
		} while (pow_mode != BME680_SLEEP_MODE);
 8001b82:	7bbb      	ldrb	r3, [r7, #14]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1d5      	bne.n	8001b34 <bme680_set_sensor_mode+0x22>

		/* Already in sleep */
		if (dev->power_mode != BME680_SLEEP_MODE) {
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d01d      	beq.n	8001bce <bme680_set_sensor_mode+0xbc>
			tmp_pow_mode = (tmp_pow_mode & ~BME680_MODE_MSK) | (dev->power_mode & BME680_MODE_MSK);
 8001b92:	7b7b      	ldrb	r3, [r7, #13]
 8001b94:	b25b      	sxtb	r3, r3
 8001b96:	f023 0303 	bic.w	r3, r3, #3
 8001b9a:	b25a      	sxtb	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001ba2:	b25b      	sxtb	r3, r3
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	b25b      	sxtb	r3, r3
 8001baa:	4313      	orrs	r3, r2
 8001bac:	b25b      	sxtb	r3, r3
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	737b      	strb	r3, [r7, #13]
			if (rslt == BME680_OK)
 8001bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <bme680_set_sensor_mode+0xbc>
				rslt = bme680_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001bba:	f107 010d 	add.w	r1, r7, #13
 8001bbe:	f107 000c 	add.w	r0, r7, #12
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	f7ff fd12 	bl	80015ee <bme680_set_regs>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 8001bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <bme680_get_profile_dur>:

/*!
 * @brief This API is used to get the profile duration of the sensor.
 */
void bme680_get_profile_dur(uint16_t *duration, const struct bme680_dev *dev)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b087      	sub	sp, #28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	6039      	str	r1, [r7, #0]
	uint32_t tph_dur; /* Calculate in us */
	uint32_t meas_cycles;
	uint8_t os_to_meas_cycles[6] = {0, 1, 2, 4, 8, 16};
 8001be6:	4a2c      	ldr	r2, [pc, #176]	; (8001c98 <bme680_get_profile_dur+0xbc>)
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001bf0:	6018      	str	r0, [r3, #0]
 8001bf2:	3304      	adds	r3, #4
 8001bf4:	8019      	strh	r1, [r3, #0]

	meas_cycles = os_to_meas_cycles[dev->tph_sett.os_temp];
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001bfc:	3318      	adds	r3, #24
 8001bfe:	443b      	add	r3, r7
 8001c00:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c04:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_pres];
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001c0c:	3318      	adds	r3, #24
 8001c0e:	443b      	add	r3, r7
 8001c10:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c14:	461a      	mov	r2, r3
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	4413      	add	r3, r2
 8001c1a:	617b      	str	r3, [r7, #20]
	meas_cycles += os_to_meas_cycles[dev->tph_sett.os_hum];
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001c22:	3318      	adds	r3, #24
 8001c24:	443b      	add	r3, r7
 8001c26:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	4413      	add	r3, r2
 8001c30:	617b      	str	r3, [r7, #20]

	/* TPH measurement duration */
	tph_dur = meas_cycles * UINT32_C(1963);
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f240 72ab 	movw	r2, #1963	; 0x7ab
 8001c38:	fb02 f303 	mul.w	r3, r2, r3
 8001c3c:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	f203 7374 	addw	r3, r3, #1908	; 0x774
 8001c44:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	f603 1351 	addw	r3, r3, #2385	; 0x951
 8001c4c:	613b      	str	r3, [r7, #16]
	tph_dur += UINT32_C(500); /* Get it to the closest whole number.*/
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001c54:	613b      	str	r3, [r7, #16]
	tph_dur /= UINT32_C(1000); /* Convert to ms */
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	4a10      	ldr	r2, [pc, #64]	; (8001c9c <bme680_get_profile_dur+0xc0>)
 8001c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5e:	099b      	lsrs	r3, r3, #6
 8001c60:	613b      	str	r3, [r7, #16]

	tph_dur += UINT32_C(1); /* Wake up duration of 1ms */
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	3301      	adds	r3, #1
 8001c66:	613b      	str	r3, [r7, #16]

	*duration = (uint16_t) tph_dur;
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	801a      	strh	r2, [r3, #0]

	/* Get the gas duration only when the run gas is enabled */
	if (dev->gas_sett.run_gas) {
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <bme680_get_profile_dur+0xb0>
		/* The remaining time should be used for heating */
		*duration += dev->gas_sett.heatr_dur;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	881a      	ldrh	r2, [r3, #0]
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8001c84:	4413      	add	r3, r2
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	801a      	strh	r2, [r3, #0]
	}
}
 8001c8c:	bf00      	nop
 8001c8e:	371c      	adds	r7, #28
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	0800d160 	.word	0x0800d160
 8001c9c:	10624dd3 	.word	0x10624dd3

08001ca0 <bme680_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme680_data
 * structure instance passed by the user.
 */
int8_t bme680_get_sensor_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001caa:	6838      	ldr	r0, [r7, #0]
 8001cac:	f000 fe94 	bl	80029d8 <null_ptr_check>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d117      	bne.n	8001cec <bme680_get_sensor_data+0x4c>
		/* Reading the sensor data in forced mode only */
		rslt = read_field_data(data, dev);
 8001cbc:	6839      	ldr	r1, [r7, #0]
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f000 fd02 	bl	80026c8 <read_field_data>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME680_OK) {
 8001cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d10d      	bne.n	8001cec <bme680_get_sensor_data+0x4c>
			if (data->status & BME680_NEW_DATA_MSK)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	b25b      	sxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	da04      	bge.n	8001ce4 <bme680_get_sensor_data+0x44>
				dev->new_fields = 1;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001ce2:	e003      	b.n	8001cec <bme680_get_sensor_data+0x4c>
			else
				dev->new_fields = 0;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		}
	}

	return rslt;
 8001cec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <get_calib_data>:

/*!
 * @brief This internal API is used to read the calibrated data from the sensor.
 */
static int8_t get_calib_data(struct bme680_dev *dev)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08e      	sub	sp, #56	; 0x38
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t coeff_array[BME680_COEFF_SIZE] = { 0 };
 8001d00:	2300      	movs	r3, #0
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	f107 0310 	add.w	r3, r7, #16
 8001d08:	2225      	movs	r2, #37	; 0x25
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f006 fe11 	bl	8008934 <memset>
	uint8_t temp_var = 0; /* Temporary variable */
 8001d12:	2300      	movs	r3, #0
 8001d14:	72fb      	strb	r3, [r7, #11]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f000 fe5e 	bl	80029d8 <null_ptr_check>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (rslt == BME680_OK) {
 8001d22:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 810c 	bne.w	8001f44 <get_calib_data+0x24c>
		rslt = bme680_get_regs(BME680_COEFF_ADDR1, coeff_array, BME680_COEFF_ADDR1_LEN, dev);
 8001d2c:	f107 010c 	add.w	r1, r7, #12
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2219      	movs	r2, #25
 8001d34:	2089      	movs	r0, #137	; 0x89
 8001d36:	f7ff fc1b 	bl	8001570 <bme680_get_regs>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Append the second half in the same array */
		if (rslt == BME680_OK)
 8001d40:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d10b      	bne.n	8001d60 <get_calib_data+0x68>
			rslt = bme680_get_regs(BME680_COEFF_ADDR2, &coeff_array[BME680_COEFF_ADDR1_LEN]
 8001d48:	f107 030c 	add.w	r3, r7, #12
 8001d4c:	f103 0119 	add.w	r1, r3, #25
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2210      	movs	r2, #16
 8001d54:	20e1      	movs	r0, #225	; 0xe1
 8001d56:	f7ff fc0b 	bl	8001570 <bme680_get_regs>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			, BME680_COEFF_ADDR2_LEN, dev);

		/* Temperature related coefficients */
		dev->calib.par_t1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T1_MSB_REG],
 8001d60:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001d64:	021b      	lsls	r3, r3, #8
 8001d66:	b21a      	sxth	r2, r3
 8001d68:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001d6c:	b21b      	sxth	r3, r3
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	b21b      	sxth	r3, r3
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	82da      	strh	r2, [r3, #22]
			coeff_array[BME680_T1_LSB_REG]));
		dev->calib.par_t2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_T2_MSB_REG],
 8001d78:	7bbb      	ldrb	r3, [r7, #14]
 8001d7a:	021b      	lsls	r3, r3, #8
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	7b7b      	ldrb	r3, [r7, #13]
 8001d80:	b21b      	sxth	r3, r3
 8001d82:	4313      	orrs	r3, r2
 8001d84:	b21a      	sxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	831a      	strh	r2, [r3, #24]
			coeff_array[BME680_T2_LSB_REG]));
		dev->calib.par_t3 = (int8_t) (coeff_array[BME680_T3_REG]);
 8001d8a:	7bfb      	ldrb	r3, [r7, #15]
 8001d8c:	b25a      	sxtb	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	769a      	strb	r2, [r3, #26]

		/* Pressure related coefficients */
		dev->calib.par_p1 = (uint16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P1_MSB_REG],
 8001d92:	7cbb      	ldrb	r3, [r7, #18]
 8001d94:	021b      	lsls	r3, r3, #8
 8001d96:	b21a      	sxth	r2, r3
 8001d98:	7c7b      	ldrb	r3, [r7, #17]
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	839a      	strh	r2, [r3, #28]
			coeff_array[BME680_P1_LSB_REG]));
		dev->calib.par_p2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P2_MSB_REG],
 8001da6:	7d3b      	ldrb	r3, [r7, #20]
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	7cfb      	ldrb	r3, [r7, #19]
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	4313      	orrs	r3, r2
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	83da      	strh	r2, [r3, #30]
			coeff_array[BME680_P2_LSB_REG]));
		dev->calib.par_p3 = (int8_t) coeff_array[BME680_P3_REG];
 8001db8:	7d7b      	ldrb	r3, [r7, #21]
 8001dba:	b25a      	sxtb	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f883 2020 	strb.w	r2, [r3, #32]
		dev->calib.par_p4 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P4_MSB_REG],
 8001dc2:	7e3b      	ldrb	r3, [r7, #24]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	7dfb      	ldrb	r3, [r7, #23]
 8001dca:	b21b      	sxth	r3, r3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	b21a      	sxth	r2, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	845a      	strh	r2, [r3, #34]	; 0x22
			coeff_array[BME680_P4_LSB_REG]));
		dev->calib.par_p5 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P5_MSB_REG],
 8001dd4:	7ebb      	ldrb	r3, [r7, #26]
 8001dd6:	021b      	lsls	r3, r3, #8
 8001dd8:	b21a      	sxth	r2, r3
 8001dda:	7e7b      	ldrb	r3, [r7, #25]
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	4313      	orrs	r3, r2
 8001de0:	b21a      	sxth	r2, r3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	849a      	strh	r2, [r3, #36]	; 0x24
			coeff_array[BME680_P5_LSB_REG]));
		dev->calib.par_p6 = (int8_t) (coeff_array[BME680_P6_REG]);
 8001de6:	7f3b      	ldrb	r3, [r7, #28]
 8001de8:	b25a      	sxtb	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		dev->calib.par_p7 = (int8_t) (coeff_array[BME680_P7_REG]);
 8001df0:	7efb      	ldrb	r3, [r7, #27]
 8001df2:	b25a      	sxtb	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		dev->calib.par_p8 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P8_MSB_REG],
 8001dfa:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	b21a      	sxth	r2, r3
 8001e02:	7ffb      	ldrb	r3, [r7, #31]
 8001e04:	b21b      	sxth	r3, r3
 8001e06:	4313      	orrs	r3, r2
 8001e08:	b21a      	sxth	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	851a      	strh	r2, [r3, #40]	; 0x28
			coeff_array[BME680_P8_LSB_REG]));
		dev->calib.par_p9 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_P9_MSB_REG],
 8001e0e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001e12:	021b      	lsls	r3, r3, #8
 8001e14:	b21a      	sxth	r2, r3
 8001e16:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001e1a:	b21b      	sxth	r3, r3
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	b21a      	sxth	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	855a      	strh	r2, [r3, #42]	; 0x2a
			coeff_array[BME680_P9_LSB_REG]));
		dev->calib.par_p10 = (uint8_t) (coeff_array[BME680_P10_REG]);
 8001e24:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

		/* Humidity related coefficients */
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001e2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e32:	011b      	lsls	r3, r3, #4
			| (coeff_array[BME680_H1_LSB_REG] & BME680_BIT_H1_DATA_MSK));
 8001e34:	b21a      	sxth	r2, r3
 8001e36:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e3a:	b21b      	sxth	r3, r3
 8001e3c:	f003 030f 	and.w	r3, r3, #15
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	4313      	orrs	r3, r2
 8001e44:	b21b      	sxth	r3, r3
		dev->calib.par_h1 = (uint16_t) (((uint16_t) coeff_array[BME680_H1_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	811a      	strh	r2, [r3, #8]
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001e4c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e50:	011b      	lsls	r3, r3, #4
			| ((coeff_array[BME680_H2_LSB_REG]) >> BME680_HUM_REG_SHIFT_VAL));
 8001e52:	b21a      	sxth	r2, r3
 8001e54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e58:	091b      	lsrs	r3, r3, #4
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	b21b      	sxth	r3, r3
		dev->calib.par_h2 = (uint16_t) (((uint16_t) coeff_array[BME680_H2_MSB_REG] << BME680_HUM_REG_SHIFT_VAL)
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	815a      	strh	r2, [r3, #10]
		dev->calib.par_h3 = (int8_t) coeff_array[BME680_H3_REG];
 8001e68:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e6c:	b25a      	sxtb	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	731a      	strb	r2, [r3, #12]
		dev->calib.par_h4 = (int8_t) coeff_array[BME680_H4_REG];
 8001e72:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001e76:	b25a      	sxtb	r2, r3
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	735a      	strb	r2, [r3, #13]
		dev->calib.par_h5 = (int8_t) coeff_array[BME680_H5_REG];
 8001e7c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8001e80:	b25a      	sxtb	r2, r3
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	739a      	strb	r2, [r3, #14]
		dev->calib.par_h6 = (uint8_t) coeff_array[BME680_H6_REG];
 8001e86:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	73da      	strb	r2, [r3, #15]
		dev->calib.par_h7 = (int8_t) coeff_array[BME680_H7_REG];
 8001e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e92:	b25a      	sxtb	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	741a      	strb	r2, [r3, #16]

		/* Gas heater related coefficients */
		dev->calib.par_gh1 = (int8_t) coeff_array[BME680_GH1_REG];
 8001e98:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8001e9c:	b25a      	sxtb	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	745a      	strb	r2, [r3, #17]
		dev->calib.par_gh2 = (int16_t) (BME680_CONCAT_BYTES(coeff_array[BME680_GH2_MSB_REG],
 8001ea2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001ea6:	021b      	lsls	r3, r3, #8
 8001ea8:	b21a      	sxth	r2, r3
 8001eaa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	825a      	strh	r2, [r3, #18]
			coeff_array[BME680_GH2_LSB_REG]));
		dev->calib.par_gh3 = (int8_t) coeff_array[BME680_GH3_REG];
 8001eb8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8001ebc:	b25a      	sxtb	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	751a      	strb	r2, [r3, #20]

		/* Other coefficients */
		if (rslt == BME680_OK) {
 8001ec2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d135      	bne.n	8001f36 <get_calib_data+0x23e>
			rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_RANGE_ADDR, &temp_var, 1, dev);
 8001eca:	f107 010b 	add.w	r1, r7, #11
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2002      	movs	r0, #2
 8001ed4:	f7ff fb4c 	bl	8001570 <bme680_get_regs>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			dev->calib.res_heat_range = ((temp_var & BME680_RHRANGE_MSK) / 16);
 8001ede:	7afb      	ldrb	r3, [r7, #11]
 8001ee0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	da00      	bge.n	8001eea <get_calib_data+0x1f2>
 8001ee8:	330f      	adds	r3, #15
 8001eea:	111b      	asrs	r3, r3, #4
 8001eec:	b2da      	uxtb	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			if (rslt == BME680_OK) {
 8001ef4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d11c      	bne.n	8001f36 <get_calib_data+0x23e>
				rslt = bme680_get_regs(BME680_ADDR_RES_HEAT_VAL_ADDR, &temp_var, 1, dev);
 8001efc:	f107 010b 	add.w	r1, r7, #11
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2201      	movs	r2, #1
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7ff fb33 	bl	8001570 <bme680_get_regs>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

				dev->calib.res_heat_val = (int8_t) temp_var;
 8001f10:	7afb      	ldrb	r3, [r7, #11]
 8001f12:	b25a      	sxtb	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				if (rslt == BME680_OK)
 8001f1a:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d109      	bne.n	8001f36 <get_calib_data+0x23e>
					rslt = bme680_get_regs(BME680_ADDR_RANGE_SW_ERR_ADDR, &temp_var, 1, dev);
 8001f22:	f107 010b 	add.w	r1, r7, #11
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2004      	movs	r0, #4
 8001f2c:	f7ff fb20 	bl	8001570 <bme680_get_regs>
 8001f30:	4603      	mov	r3, r0
 8001f32:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
			}
		}
		dev->calib.range_sw_err = ((int8_t) temp_var & (int8_t) BME680_RSERROR_MSK) / 16;
 8001f36:	7afb      	ldrb	r3, [r7, #11]
 8001f38:	b25b      	sxtb	r3, r3
 8001f3a:	111b      	asrs	r3, r3, #4
 8001f3c:	b25a      	sxtb	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}

	return rslt;
 8001f44:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3738      	adds	r7, #56	; 0x38
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <set_gas_config>:

/*!
 * @brief This internal API is used to set the gas configuration of the sensor.
 */
static int8_t set_gas_config(struct bme680_dev *dev)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 fd3d 	bl	80029d8 <null_ptr_check>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8001f62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d132      	bne.n	8001fd0 <set_gas_config+0x80>

		uint8_t reg_addr[2] = {0};
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	81bb      	strh	r3, [r7, #12]
		uint8_t reg_data[2] = {0};
 8001f6e:	2300      	movs	r3, #0
 8001f70:	813b      	strh	r3, [r7, #8]

		if (dev->power_mode == BME680_FORCED_MODE) {
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d119      	bne.n	8001fb0 <set_gas_config+0x60>
			reg_addr[0] = BME680_RES_HEAT0_ADDR;
 8001f7c:	235a      	movs	r3, #90	; 0x5a
 8001f7e:	733b      	strb	r3, [r7, #12]
			reg_data[0] = calc_heater_res(dev->gas_sett.heatr_temp, dev);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001f86:	6879      	ldr	r1, [r7, #4]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f000 faff 	bl	800258c <calc_heater_res>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	723b      	strb	r3, [r7, #8]
			reg_addr[1] = BME680_GAS_WAIT0_ADDR;
 8001f92:	2364      	movs	r3, #100	; 0x64
 8001f94:	737b      	strb	r3, [r7, #13]
			reg_data[1] = calc_heater_dur(dev->gas_sett.heatr_dur);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f000 fb6f 	bl	8002680 <calc_heater_dur>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	727b      	strb	r3, [r7, #9]
			dev->gas_sett.nb_conv = 0;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001fae:	e001      	b.n	8001fb4 <set_gas_config+0x64>
		} else {
			rslt = BME680_W_DEFINE_PWR_MODE;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
		}
		if (rslt == BME680_OK)
 8001fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d109      	bne.n	8001fd0 <set_gas_config+0x80>
			rslt = bme680_set_regs(reg_addr, reg_data, 2, dev);
 8001fbc:	f107 0108 	add.w	r1, r7, #8
 8001fc0:	f107 000c 	add.w	r0, r7, #12
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f7ff fb11 	bl	80015ee <bme680_set_regs>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001fd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3710      	adds	r7, #16
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <calc_temperature>:

/*!
 * @brief This internal API is used to calculate the temperature value.
 */
static int16_t calc_temperature(uint32_t temp_adc, struct bme680_dev *dev)
{
 8001fdc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8001fe0:	b091      	sub	sp, #68	; 0x44
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	61f8      	str	r0, [r7, #28]
 8001fe6:	61b9      	str	r1, [r7, #24]
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int16_t calc_temp;

	var1 = ((int32_t) temp_adc >> 3) - ((int32_t) dev->calib.par_t1 << 1);
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	10da      	asrs	r2, r3, #3
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	8adb      	ldrh	r3, [r3, #22]
 8001ff0:	005b      	lsls	r3, r3, #1
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	17da      	asrs	r2, r3, #31
 8001ff6:	603b      	str	r3, [r7, #0]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ffe:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	var2 = (var1 * (int32_t) dev->calib.par_t2) >> 11;
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002008:	b21b      	sxth	r3, r3
 800200a:	17da      	asrs	r2, r3, #31
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	617a      	str	r2, [r7, #20]
 8002010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002012:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002016:	460a      	mov	r2, r1
 8002018:	fb02 f203 	mul.w	r2, r2, r3
 800201c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800201e:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002022:	4601      	mov	r1, r0
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	4413      	add	r3, r2
 800202a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800202c:	6939      	ldr	r1, [r7, #16]
 800202e:	fba2 4501 	umull	r4, r5, r2, r1
 8002032:	442b      	add	r3, r5
 8002034:	461d      	mov	r5, r3
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	0ae2      	lsrs	r2, r4, #11
 8002040:	ea42 5245 	orr.w	r2, r2, r5, lsl #21
 8002044:	12eb      	asrs	r3, r5, #11
 8002046:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var3 = ((var1 >> 1) * (var1 >> 1)) >> 12;
 800204a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800204e:	f04f 0000 	mov.w	r0, #0
 8002052:	f04f 0100 	mov.w	r1, #0
 8002056:	0850      	lsrs	r0, r2, #1
 8002058:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 800205c:	1059      	asrs	r1, r3, #1
 800205e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	0862      	lsrs	r2, r4, #1
 800206c:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8002070:	106b      	asrs	r3, r5, #1
 8002072:	fb02 f501 	mul.w	r5, r2, r1
 8002076:	fb00 f403 	mul.w	r4, r0, r3
 800207a:	442c      	add	r4, r5
 800207c:	fba0 ab02 	umull	sl, fp, r0, r2
 8002080:	eb04 030b 	add.w	r3, r4, fp
 8002084:	469b      	mov	fp, r3
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	f04f 0300 	mov.w	r3, #0
 800208e:	ea4f 321a 	mov.w	r2, sl, lsr #12
 8002092:	ea42 520b 	orr.w	r2, r2, fp, lsl #20
 8002096:	ea4f 332b 	mov.w	r3, fp, asr #12
 800209a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = ((var3) * ((int32_t) dev->calib.par_t3 << 4)) >> 14;
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	f993 301a 	ldrsb.w	r3, [r3, #26]
 80020a4:	011b      	lsls	r3, r3, #4
 80020a6:	17da      	asrs	r2, r3, #31
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	60fa      	str	r2, [r7, #12]
 80020ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80020b2:	462a      	mov	r2, r5
 80020b4:	fb02 f203 	mul.w	r2, r2, r3
 80020b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ba:	4621      	mov	r1, r4
 80020bc:	fb01 f303 	mul.w	r3, r1, r3
 80020c0:	4413      	add	r3, r2
 80020c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020c4:	4621      	mov	r1, r4
 80020c6:	fba2 8901 	umull	r8, r9, r2, r1
 80020ca:	444b      	add	r3, r9
 80020cc:	4699      	mov	r9, r3
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	ea4f 3298 	mov.w	r2, r8, lsr #14
 80020da:	ea42 4289 	orr.w	r2, r2, r9, lsl #18
 80020de:	ea4f 33a9 	mov.w	r3, r9, asr #14
 80020e2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	dev->calib.t_fine = (int32_t) (var2 + var3);
 80020e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ea:	4413      	add	r3, r2
 80020ec:	461a      	mov	r2, r3
 80020ee:	69bb      	ldr	r3, [r7, #24]
 80020f0:	631a      	str	r2, [r3, #48]	; 0x30
	calc_temp = (int16_t) (((dev->calib.t_fine * 5) + 128) >> 8);
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020f6:	4613      	mov	r3, r2
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	4413      	add	r3, r2
 80020fc:	3380      	adds	r3, #128	; 0x80
 80020fe:	121b      	asrs	r3, r3, #8
 8002100:	84fb      	strh	r3, [r7, #38]	; 0x26

	return calc_temp;
 8002102:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
}
 8002106:	4618      	mov	r0, r3
 8002108:	3744      	adds	r7, #68	; 0x44
 800210a:	46bd      	mov	sp, r7
 800210c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002110:	4770      	bx	lr

08002112 <calc_pressure>:

/*!
 * @brief This internal API is used to calculate the pressure value.
 */
static uint32_t calc_pressure(uint32_t pres_adc, const struct bme680_dev *dev)
{
 8002112:	b480      	push	{r7}
 8002114:	b087      	sub	sp, #28
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t var3;
	int32_t pressure_comp;

	var1 = (((int32_t)dev->calib.t_fine) >> 1) - 64000;
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	105b      	asrs	r3, r3, #1
 8002122:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 8002126:	613b      	str	r3, [r7, #16]
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	109b      	asrs	r3, r3, #2
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	1092      	asrs	r2, r2, #2
 8002130:	fb02 f303 	mul.w	r3, r2, r3
 8002134:	12db      	asrs	r3, r3, #11
		(int32_t)dev->calib.par_p6) >> 2;
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	f992 2026 	ldrsb.w	r2, [r2, #38]	; 0x26
	var2 = ((((var1 >> 2) * (var1 >> 2)) >> 11) *
 800213c:	fb02 f303 	mul.w	r3, r2, r3
 8002140:	109b      	asrs	r3, r3, #2
 8002142:	60fb      	str	r3, [r7, #12]
	var2 = var2 + ((var1 * (int32_t)dev->calib.par_p5) << 1);
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800214a:	461a      	mov	r2, r3
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	fb02 f303 	mul.w	r3, r2, r3
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4413      	add	r3, r2
 8002158:	60fb      	str	r3, [r7, #12]
	var2 = (var2 >> 2) + ((int32_t)dev->calib.par_p4 << 16);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	109a      	asrs	r2, r3, #2
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002164:	041b      	lsls	r3, r3, #16
 8002166:	4413      	add	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	109b      	asrs	r3, r3, #2
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	1092      	asrs	r2, r2, #2
 8002172:	fb02 f303 	mul.w	r3, r2, r3
 8002176:	135b      	asrs	r3, r3, #13
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 8002178:	683a      	ldr	r2, [r7, #0]
 800217a:	f992 2020 	ldrsb.w	r2, [r2, #32]
 800217e:	0152      	lsls	r2, r2, #5
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 8002180:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)dev->calib.par_p3 << 5)) >> 3) +
 8002184:	10da      	asrs	r2, r3, #3
		(((int32_t)dev->calib.par_p2 * var1) >> 1);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800218c:	4619      	mov	r1, r3
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	fb01 f303 	mul.w	r3, r1, r3
 8002194:	105b      	asrs	r3, r3, #1
	var1 = (((((var1 >> 2) * (var1 >> 2)) >> 13) *
 8002196:	4413      	add	r3, r2
 8002198:	613b      	str	r3, [r7, #16]
	var1 = var1 >> 18;
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	149b      	asrs	r3, r3, #18
 800219e:	613b      	str	r3, [r7, #16]
	var1 = ((32768 + var1) * (int32_t)dev->calib.par_p1) >> 15;
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	8b92      	ldrh	r2, [r2, #28]
 80021aa:	fb02 f303 	mul.w	r3, r2, r3
 80021ae:	13db      	asrs	r3, r3, #15
 80021b0:	613b      	str	r3, [r7, #16]
	pressure_comp = 1048576 - pres_adc;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80021b8:	617b      	str	r3, [r7, #20]
	pressure_comp = (int32_t)((pressure_comp - (var2 >> 12)) * ((uint32_t)3125));
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	131b      	asrs	r3, r3, #12
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	461a      	mov	r2, r3
 80021c4:	f640 4335 	movw	r3, #3125	; 0xc35
 80021c8:	fb02 f303 	mul.w	r3, r2, r3
 80021cc:	617b      	str	r3, [r7, #20]
	if (pressure_comp >= BME680_MAX_OVERFLOW_VAL)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021d4:	db06      	blt.n	80021e4 <calc_pressure+0xd2>
		pressure_comp = ((pressure_comp / var1) << 1);
 80021d6:	697a      	ldr	r2, [r7, #20]
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	fb92 f3f3 	sdiv	r3, r2, r3
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
 80021e2:	e005      	b.n	80021f0 <calc_pressure+0xde>
	else
		pressure_comp = ((pressure_comp << 1) / var1);
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	005a      	lsls	r2, r3, #1
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80021ee:	617b      	str	r3, [r7, #20]
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 80021f6:	4619      	mov	r1, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	10db      	asrs	r3, r3, #3
		(pressure_comp >> 3)) >> 13)) >> 12;
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	10d2      	asrs	r2, r2, #3
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 8002200:	fb02 f303 	mul.w	r3, r2, r3
		(pressure_comp >> 3)) >> 13)) >> 12;
 8002204:	135b      	asrs	r3, r3, #13
	var1 = ((int32_t)dev->calib.par_p9 * (int32_t)(((pressure_comp >> 3) *
 8002206:	fb01 f303 	mul.w	r3, r1, r3
 800220a:	131b      	asrs	r3, r3, #12
 800220c:	613b      	str	r3, [r7, #16]
	var2 = ((int32_t)(pressure_comp >> 2) *
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	109b      	asrs	r3, r3, #2
		(int32_t)dev->calib.par_p8) >> 13;
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	f9b2 2028 	ldrsh.w	r2, [r2, #40]	; 0x28
	var2 = ((int32_t)(pressure_comp >> 2) *
 8002218:	fb02 f303 	mul.w	r3, r2, r3
 800221c:	135b      	asrs	r3, r3, #13
 800221e:	60fb      	str	r3, [r7, #12]
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	121b      	asrs	r3, r3, #8
 8002224:	697a      	ldr	r2, [r7, #20]
 8002226:	1212      	asrs	r2, r2, #8
 8002228:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)(pressure_comp >> 8) *
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	1212      	asrs	r2, r2, #8
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 8002230:	fb02 f303 	mul.w	r3, r2, r3
		(int32_t)dev->calib.par_p10) >> 17;
 8002234:	683a      	ldr	r2, [r7, #0]
 8002236:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
		(int32_t)(pressure_comp >> 8) *
 800223a:	fb02 f303 	mul.w	r3, r2, r3
	var3 = ((int32_t)(pressure_comp >> 8) * (int32_t)(pressure_comp >> 8) *
 800223e:	145b      	asrs	r3, r3, #17
 8002240:	60bb      	str	r3, [r7, #8]

	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	441a      	add	r2, r3
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	441a      	add	r2, r3
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	f993 3027 	ldrsb.w	r3, [r3, #39]	; 0x27
 8002252:	01db      	lsls	r3, r3, #7
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8002254:	4413      	add	r3, r2
		((int32_t)dev->calib.par_p7 << 7)) >> 4);
 8002256:	111b      	asrs	r3, r3, #4
	pressure_comp = (int32_t)(pressure_comp) + ((var1 + var2 + var3 +
 8002258:	697a      	ldr	r2, [r7, #20]
 800225a:	4413      	add	r3, r2
 800225c:	617b      	str	r3, [r7, #20]

	return (uint32_t)pressure_comp;
 800225e:	697b      	ldr	r3, [r7, #20]

}
 8002260:	4618      	mov	r0, r3
 8002262:	371c      	adds	r7, #28
 8002264:	46bd      	mov	sp, r7
 8002266:	bc80      	pop	{r7}
 8002268:	4770      	bx	lr
	...

0800226c <calc_humidity>:

/*!
 * @brief This internal API is used to calculate the humidity value.
 */
static uint32_t calc_humidity(uint16_t hum_adc, const struct bme680_dev *dev)
{
 800226c:	b480      	push	{r7}
 800226e:	b08b      	sub	sp, #44	; 0x2c
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	6039      	str	r1, [r7, #0]
 8002276:	80fb      	strh	r3, [r7, #6]
	int32_t var5;
	int32_t var6;
	int32_t temp_scaled;
	int32_t calc_hum;

	temp_scaled = (((int32_t) dev->calib.t_fine * 5) + 128) >> 8;
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	3380      	adds	r3, #128	; 0x80
 8002284:	121b      	asrs	r3, r3, #8
 8002286:	623b      	str	r3, [r7, #32]
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 8002288:	88fa      	ldrh	r2, [r7, #6]
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	891b      	ldrh	r3, [r3, #8]
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	1ad2      	subs	r2, r2, r3
		- (((temp_scaled * (int32_t) dev->calib.par_h3) / ((int32_t) 100)) >> 1);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8002298:	4619      	mov	r1, r3
 800229a:	6a3b      	ldr	r3, [r7, #32]
 800229c:	fb01 f303 	mul.w	r3, r1, r3
 80022a0:	493d      	ldr	r1, [pc, #244]	; (8002398 <calc_humidity+0x12c>)
 80022a2:	fb81 0103 	smull	r0, r1, r1, r3
 80022a6:	1149      	asrs	r1, r1, #5
 80022a8:	17db      	asrs	r3, r3, #31
 80022aa:	1acb      	subs	r3, r1, r3
 80022ac:	105b      	asrs	r3, r3, #1
	var1 = (int32_t) (hum_adc - ((int32_t) ((int32_t) dev->calib.par_h1 * 16)))
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	61fb      	str	r3, [r7, #28]
	var2 = ((int32_t) dev->calib.par_h2
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	895b      	ldrh	r3, [r3, #10]
 80022b6:	4618      	mov	r0, r3
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	f993 300d 	ldrsb.w	r3, [r3, #13]
 80022be:	461a      	mov	r2, r3
 80022c0:	6a3b      	ldr	r3, [r7, #32]
 80022c2:	fb02 f303 	mul.w	r3, r2, r3
 80022c6:	4a34      	ldr	r2, [pc, #208]	; (8002398 <calc_humidity+0x12c>)
 80022c8:	fb82 1203 	smull	r1, r2, r2, r3
 80022cc:	1152      	asrs	r2, r2, #5
 80022ce:	17db      	asrs	r3, r3, #31
 80022d0:	1ad2      	subs	r2, r2, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	f993 300e 	ldrsb.w	r3, [r3, #14]
 80022d8:	4619      	mov	r1, r3
 80022da:	6a3b      	ldr	r3, [r7, #32]
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	492d      	ldr	r1, [pc, #180]	; (8002398 <calc_humidity+0x12c>)
 80022e2:	fb81 c103 	smull	ip, r1, r1, r3
 80022e6:	1149      	asrs	r1, r1, #5
 80022e8:	17db      	asrs	r3, r3, #31
 80022ea:	1acb      	subs	r3, r1, r3
 80022ec:	6a39      	ldr	r1, [r7, #32]
 80022ee:	fb01 f303 	mul.w	r3, r1, r3
 80022f2:	119b      	asrs	r3, r3, #6
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 80022f4:	4928      	ldr	r1, [pc, #160]	; (8002398 <calc_humidity+0x12c>)
 80022f6:	fb81 c103 	smull	ip, r1, r1, r3
 80022fa:	1149      	asrs	r1, r1, #5
 80022fc:	17db      	asrs	r3, r3, #31
 80022fe:	1acb      	subs	r3, r1, r3
			+ (((temp_scaled * ((temp_scaled * (int32_t) dev->calib.par_h5) / ((int32_t) 100))) >> 6)
 8002300:	4413      	add	r3, r2
				/ ((int32_t) 100)) + (int32_t) (1 << 14))) >> 10;
 8002302:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
		* (((temp_scaled * (int32_t) dev->calib.par_h4) / ((int32_t) 100))
 8002306:	fb00 f303 	mul.w	r3, r0, r3
	var2 = ((int32_t) dev->calib.par_h2
 800230a:	129b      	asrs	r3, r3, #10
 800230c:	61bb      	str	r3, [r7, #24]
	var3 = var1 * var2;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	fb02 f303 	mul.w	r3, r2, r3
 8002316:	617b      	str	r3, [r7, #20]
	var4 = (int32_t) dev->calib.par_h6 << 7;
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	7bdb      	ldrb	r3, [r3, #15]
 800231c:	01db      	lsls	r3, r3, #7
 800231e:	613b      	str	r3, [r7, #16]
	var4 = ((var4) + ((temp_scaled * (int32_t) dev->calib.par_h7) / ((int32_t) 100))) >> 4;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002326:	461a      	mov	r2, r3
 8002328:	6a3b      	ldr	r3, [r7, #32]
 800232a:	fb02 f303 	mul.w	r3, r2, r3
 800232e:	4a1a      	ldr	r2, [pc, #104]	; (8002398 <calc_humidity+0x12c>)
 8002330:	fb82 1203 	smull	r1, r2, r2, r3
 8002334:	1152      	asrs	r2, r2, #5
 8002336:	17db      	asrs	r3, r3, #31
 8002338:	1ad2      	subs	r2, r2, r3
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	4413      	add	r3, r2
 800233e:	111b      	asrs	r3, r3, #4
 8002340:	613b      	str	r3, [r7, #16]
	var5 = ((var3 >> 14) * (var3 >> 14)) >> 10;
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	139b      	asrs	r3, r3, #14
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	1392      	asrs	r2, r2, #14
 800234a:	fb02 f303 	mul.w	r3, r2, r3
 800234e:	129b      	asrs	r3, r3, #10
 8002350:	60fb      	str	r3, [r7, #12]
	var6 = (var4 * var5) >> 1;
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	fb02 f303 	mul.w	r3, r2, r3
 800235a:	105b      	asrs	r3, r3, #1
 800235c:	60bb      	str	r3, [r7, #8]
	calc_hum = (((var3 + var6) >> 10) * ((int32_t) 1000)) >> 12;
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	4413      	add	r3, r2
 8002364:	129b      	asrs	r3, r3, #10
 8002366:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	131b      	asrs	r3, r3, #12
 8002370:	627b      	str	r3, [r7, #36]	; 0x24

	if (calc_hum > 100000) /* Cap at 100%rH */
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	4a09      	ldr	r2, [pc, #36]	; (800239c <calc_humidity+0x130>)
 8002376:	4293      	cmp	r3, r2
 8002378:	dd02      	ble.n	8002380 <calc_humidity+0x114>
		calc_hum = 100000;
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <calc_humidity+0x130>)
 800237c:	627b      	str	r3, [r7, #36]	; 0x24
 800237e:	e004      	b.n	800238a <calc_humidity+0x11e>
	else if (calc_hum < 0)
 8002380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002382:	2b00      	cmp	r3, #0
 8002384:	da01      	bge.n	800238a <calc_humidity+0x11e>
		calc_hum = 0;
 8002386:	2300      	movs	r3, #0
 8002388:	627b      	str	r3, [r7, #36]	; 0x24

	return (uint32_t) calc_hum;
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800238c:	4618      	mov	r0, r3
 800238e:	372c      	adds	r7, #44	; 0x2c
 8002390:	46bd      	mov	sp, r7
 8002392:	bc80      	pop	{r7}
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	51eb851f 	.word	0x51eb851f
 800239c:	000186a0 	.word	0x000186a0

080023a0 <calc_gas_resistance>:

/*!
 * @brief This internal API is used to calculate the Gas Resistance value.
 */
static uint32_t calc_gas_resistance(uint16_t gas_res_adc, uint8_t gas_range, const struct bme680_dev *dev)
{
 80023a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023a4:	b0bd      	sub	sp, #244	; 0xf4
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	4603      	mov	r3, r0
 80023aa:	64ba      	str	r2, [r7, #72]	; 0x48
 80023ac:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80023b0:	460b      	mov	r3, r1
 80023b2:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	int64_t var1;
	uint64_t var2;
	int64_t var3;
	uint32_t calc_gas_res;
	/**Look up table 1 for the possible gas range values */
	uint32_t lookupTable1[16] = { UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2147483647),
 80023b6:	4b73      	ldr	r3, [pc, #460]	; (8002584 <calc_gas_resistance+0x1e4>)
 80023b8:	f107 0594 	add.w	r5, r7, #148	; 0x94
 80023bc:	461c      	mov	r4, r3
 80023be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ca:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ce:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2130303777),
		UINT32_C(2147483647), UINT32_C(2147483647), UINT32_C(2143188679), UINT32_C(2136746228),
		UINT32_C(2147483647), UINT32_C(2126008810), UINT32_C(2147483647), UINT32_C(2147483647) };
	/**Look up table 2 for the possible gas range values */
	uint32_t lookupTable2[16] = { UINT32_C(4096000000), UINT32_C(2048000000), UINT32_C(1024000000), UINT32_C(512000000),
 80023d2:	4b6d      	ldr	r3, [pc, #436]	; (8002588 <calc_gas_resistance+0x1e8>)
 80023d4:	f107 0554 	add.w	r5, r7, #84	; 0x54
 80023d8:	461c      	mov	r4, r3
 80023da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023e6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80023ea:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		UINT32_C(255744255), UINT32_C(127110228), UINT32_C(64000000), UINT32_C(32258064), UINT32_C(16016016),
		UINT32_C(8000000), UINT32_C(4000000), UINT32_C(2000000), UINT32_C(1000000), UINT32_C(500000),
		UINT32_C(250000), UINT32_C(125000) };

	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 80023ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023f0:	f993 3036 	ldrsb.w	r3, [r3, #54]	; 0x36
 80023f4:	b25b      	sxtb	r3, r3
 80023f6:	17da      	asrs	r2, r3, #31
 80023f8:	643b      	str	r3, [r7, #64]	; 0x40
 80023fa:	647a      	str	r2, [r7, #68]	; 0x44
 80023fc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8002400:	4622      	mov	r2, r4
 8002402:	462b      	mov	r3, r5
 8002404:	f04f 0000 	mov.w	r0, #0
 8002408:	f04f 0100 	mov.w	r1, #0
 800240c:	0099      	lsls	r1, r3, #2
 800240e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002412:	0090      	lsls	r0, r2, #2
 8002414:	4602      	mov	r2, r0
 8002416:	460b      	mov	r3, r1
 8002418:	4621      	mov	r1, r4
 800241a:	1851      	adds	r1, r2, r1
 800241c:	63b9      	str	r1, [r7, #56]	; 0x38
 800241e:	4629      	mov	r1, r5
 8002420:	eb43 0101 	adc.w	r1, r3, r1
 8002424:	63f9      	str	r1, [r7, #60]	; 0x3c
 8002426:	f240 533c 	movw	r3, #1340	; 0x53c
 800242a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800242e:	4602      	mov	r2, r0
 8002430:	18d3      	adds	r3, r2, r3
 8002432:	633b      	str	r3, [r7, #48]	; 0x30
 8002434:	460b      	mov	r3, r1
 8002436:	f143 0300 	adc.w	r3, r3, #0
 800243a:	637b      	str	r3, [r7, #52]	; 0x34
		((int64_t) lookupTable1[gas_range])) >> 16;
 800243c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	33a8      	adds	r3, #168	; 0xa8
 8002444:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002448:	4413      	add	r3, r2
 800244a:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 800244e:	2200      	movs	r2, #0
 8002450:	62bb      	str	r3, [r7, #40]	; 0x28
 8002452:	62fa      	str	r2, [r7, #44]	; 0x2c
	var1 = (int64_t) ((1340 + (5 * (int64_t) dev->calib.range_sw_err)) *
 8002454:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002458:	4622      	mov	r2, r4
 800245a:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 800245e:	4629      	mov	r1, r5
 8002460:	fb01 f202 	mul.w	r2, r1, r2
 8002464:	46b4      	mov	ip, r6
 8002466:	4618      	mov	r0, r3
 8002468:	4621      	mov	r1, r4
 800246a:	4603      	mov	r3, r0
 800246c:	fb03 f30c 	mul.w	r3, r3, ip
 8002470:	4413      	add	r3, r2
 8002472:	4602      	mov	r2, r0
 8002474:	4629      	mov	r1, r5
 8002476:	fba2 8901 	umull	r8, r9, r2, r1
 800247a:	444b      	add	r3, r9
 800247c:	4699      	mov	r9, r3
 800247e:	f04f 0200 	mov.w	r2, #0
 8002482:	f04f 0300 	mov.w	r3, #0
 8002486:	ea4f 4218 	mov.w	r2, r8, lsr #16
 800248a:	ea42 4209 	orr.w	r2, r2, r9, lsl #16
 800248e:	ea4f 4329 	mov.w	r3, r9, asr #16
 8002492:	e9c7 233a 	strd	r2, r3, [r7, #232]	; 0xe8
	var2 = (((int64_t) ((int64_t) gas_res_adc << 15) - (int64_t) (16777216)) + var1);
 8002496:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800249a:	2200      	movs	r2, #0
 800249c:	623b      	str	r3, [r7, #32]
 800249e:	627a      	str	r2, [r7, #36]	; 0x24
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80024ac:	4629      	mov	r1, r5
 80024ae:	03cb      	lsls	r3, r1, #15
 80024b0:	4620      	mov	r0, r4
 80024b2:	4629      	mov	r1, r5
 80024b4:	4604      	mov	r4, r0
 80024b6:	ea43 4354 	orr.w	r3, r3, r4, lsr #17
 80024ba:	4601      	mov	r1, r0
 80024bc:	03ca      	lsls	r2, r1, #15
 80024be:	f112 417f 	adds.w	r1, r2, #4278190080	; 0xff000000
 80024c2:	61b9      	str	r1, [r7, #24]
 80024c4:	f143 33ff 	adc.w	r3, r3, #4294967295
 80024c8:	61fb      	str	r3, [r7, #28]
 80024ca:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	; 0xe8
 80024ce:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80024d2:	4621      	mov	r1, r4
 80024d4:	1889      	adds	r1, r1, r2
 80024d6:	6139      	str	r1, [r7, #16]
 80024d8:	4629      	mov	r1, r5
 80024da:	eb43 0101 	adc.w	r1, r3, r1
 80024de:	6179      	str	r1, [r7, #20]
 80024e0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80024e4:	e9c7 3438 	strd	r3, r4, [r7, #224]	; 0xe0
	var3 = (((int64_t) lookupTable2[gas_range] * (int64_t) var1) >> 9);
 80024e8:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	33a8      	adds	r3, #168	; 0xa8
 80024f0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80024f4:	4413      	add	r3, r2
 80024f6:	f853 3c9c 	ldr.w	r3, [r3, #-156]
 80024fa:	2200      	movs	r2, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	60fa      	str	r2, [r7, #12]
 8002500:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8002504:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002508:	462a      	mov	r2, r5
 800250a:	fb02 f203 	mul.w	r2, r2, r3
 800250e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8002512:	4621      	mov	r1, r4
 8002514:	fb01 f303 	mul.w	r3, r1, r3
 8002518:	4413      	add	r3, r2
 800251a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800251e:	4621      	mov	r1, r4
 8002520:	fba2 ab01 	umull	sl, fp, r2, r1
 8002524:	445b      	add	r3, fp
 8002526:	469b      	mov	fp, r3
 8002528:	f04f 0200 	mov.w	r2, #0
 800252c:	f04f 0300 	mov.w	r3, #0
 8002530:	ea4f 225a 	mov.w	r2, sl, lsr #9
 8002534:	ea42 52cb 	orr.w	r2, r2, fp, lsl #23
 8002538:	ea4f 236b 	mov.w	r3, fp, asr #9
 800253c:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
	calc_gas_res = (uint32_t) ((var3 + ((int64_t) var2 >> 1)) / (int64_t) var2);
 8002540:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	f04f 0300 	mov.w	r3, #0
 800254c:	0842      	lsrs	r2, r0, #1
 800254e:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002552:	104b      	asrs	r3, r1, #1
 8002554:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8002558:	1814      	adds	r4, r2, r0
 800255a:	603c      	str	r4, [r7, #0]
 800255c:	414b      	adcs	r3, r1
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	; 0xe0
 8002564:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002568:	f7fe fdc4 	bl	80010f4 <__aeabi_ldivmod>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4613      	mov	r3, r2
 8002572:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	return calc_gas_res;
 8002576:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
}
 800257a:	4618      	mov	r0, r3
 800257c:	37f4      	adds	r7, #244	; 0xf4
 800257e:	46bd      	mov	sp, r7
 8002580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002584:	0800d168 	.word	0x0800d168
 8002588:	0800d1a8 	.word	0x0800d1a8

0800258c <calc_heater_res>:

/*!
 * @brief This internal API is used to calculate the Heat Resistance value.
 */
static uint8_t calc_heater_res(uint16_t temp, const struct bme680_dev *dev)
{
 800258c:	b480      	push	{r7}
 800258e:	b08b      	sub	sp, #44	; 0x2c
 8002590:	af00      	add	r7, sp, #0
 8002592:	4603      	mov	r3, r0
 8002594:	6039      	str	r1, [r7, #0]
 8002596:	80fb      	strh	r3, [r7, #6]
	int32_t var3;
	int32_t var4;
	int32_t var5;
	int32_t heatr_res_x100;

	if (temp > 400) /* Cap temperature */
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800259e:	d902      	bls.n	80025a6 <calc_heater_res+0x1a>
		temp = 400;
 80025a0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80025a4:	80fb      	strh	r3, [r7, #6]

	var1 = (((int32_t) dev->amb_temp * dev->calib.par_gh3) / 1000) * 256;
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80025ac:	461a      	mov	r2, r3
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80025b4:	fb02 f303 	mul.w	r3, r2, r3
 80025b8:	4a2e      	ldr	r2, [pc, #184]	; (8002674 <calc_heater_res+0xe8>)
 80025ba:	fb82 1203 	smull	r1, r2, r2, r3
 80025be:	1192      	asrs	r2, r2, #6
 80025c0:	17db      	asrs	r3, r3, #31
 80025c2:	1ad3      	subs	r3, r2, r3
 80025c4:	021b      	lsls	r3, r3, #8
 80025c6:	627b      	str	r3, [r7, #36]	; 0x24
	var2 = (dev->calib.par_gh1 + 784) * (((((dev->calib.par_gh2 + 154009) * temp * 5) / 100) + 3276800) / 10);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	f993 3011 	ldrsb.w	r3, [r3, #17]
 80025ce:	f503 7244 	add.w	r2, r3, #784	; 0x310
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80025d8:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
 80025dc:	f203 1399 	addw	r3, r3, #409	; 0x199
 80025e0:	88f9      	ldrh	r1, [r7, #6]
 80025e2:	fb01 f303 	mul.w	r3, r1, r3
 80025e6:	4924      	ldr	r1, [pc, #144]	; (8002678 <calc_heater_res+0xec>)
 80025e8:	fb81 0103 	smull	r0, r1, r1, r3
 80025ec:	10c9      	asrs	r1, r1, #3
 80025ee:	17db      	asrs	r3, r3, #31
 80025f0:	1acb      	subs	r3, r1, r3
 80025f2:	f503 1348 	add.w	r3, r3, #3276800	; 0x320000
 80025f6:	4920      	ldr	r1, [pc, #128]	; (8002678 <calc_heater_res+0xec>)
 80025f8:	fb81 0103 	smull	r0, r1, r1, r3
 80025fc:	1089      	asrs	r1, r1, #2
 80025fe:	17db      	asrs	r3, r3, #31
 8002600:	1acb      	subs	r3, r1, r3
 8002602:	fb02 f303 	mul.w	r3, r2, r3
 8002606:	623b      	str	r3, [r7, #32]
	var3 = var1 + (var2 / 2);
 8002608:	6a3b      	ldr	r3, [r7, #32]
 800260a:	0fda      	lsrs	r2, r3, #31
 800260c:	4413      	add	r3, r2
 800260e:	105b      	asrs	r3, r3, #1
 8002610:	461a      	mov	r2, r3
 8002612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002614:	4413      	add	r3, r2
 8002616:	61fb      	str	r3, [r7, #28]
	var4 = (var3 / (dev->calib.res_heat_range + 4));
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800261e:	3304      	adds	r3, #4
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	fb92 f3f3 	sdiv	r3, r2, r3
 8002626:	61bb      	str	r3, [r7, #24]
	var5 = (131 * dev->calib.res_heat_val) + 65536;
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 800262e:	461a      	mov	r2, r3
 8002630:	4613      	mov	r3, r2
 8002632:	019b      	lsls	r3, r3, #6
 8002634:	4413      	add	r3, r2
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	4413      	add	r3, r2
 800263a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800263e:	617b      	str	r3, [r7, #20]
	heatr_res_x100 = (int32_t) (((var4 / var5) - 250) * 34);
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	fb92 f3f3 	sdiv	r3, r2, r3
 8002648:	f1a3 02fa 	sub.w	r2, r3, #250	; 0xfa
 800264c:	4613      	mov	r3, r2
 800264e:	011b      	lsls	r3, r3, #4
 8002650:	4413      	add	r3, r2
 8002652:	005b      	lsls	r3, r3, #1
 8002654:	613b      	str	r3, [r7, #16]
	heatr_res = (uint8_t) ((heatr_res_x100 + 50) / 100);
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	3332      	adds	r3, #50	; 0x32
 800265a:	4a08      	ldr	r2, [pc, #32]	; (800267c <calc_heater_res+0xf0>)
 800265c:	fb82 1203 	smull	r1, r2, r2, r3
 8002660:	1152      	asrs	r2, r2, #5
 8002662:	17db      	asrs	r3, r3, #31
 8002664:	1ad3      	subs	r3, r2, r3
 8002666:	73fb      	strb	r3, [r7, #15]

	return heatr_res;
 8002668:	7bfb      	ldrb	r3, [r7, #15]
}
 800266a:	4618      	mov	r0, r3
 800266c:	372c      	adds	r7, #44	; 0x2c
 800266e:	46bd      	mov	sp, r7
 8002670:	bc80      	pop	{r7}
 8002672:	4770      	bx	lr
 8002674:	10624dd3 	.word	0x10624dd3
 8002678:	66666667 	.word	0x66666667
 800267c:	51eb851f 	.word	0x51eb851f

08002680 <calc_heater_dur>:

/*!
 * @brief This internal API is used to calculate the Heat duration value.
 */
static uint8_t calc_heater_dur(uint16_t dur)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	80fb      	strh	r3, [r7, #6]
	uint8_t factor = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	73fb      	strb	r3, [r7, #15]
	uint8_t durval;

	if (dur >= 0xfc0) {
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	f5b3 6f7c 	cmp.w	r3, #4032	; 0xfc0
 8002694:	d308      	bcc.n	80026a8 <calc_heater_dur+0x28>
		durval = 0xff; /* Max duration*/
 8002696:	23ff      	movs	r3, #255	; 0xff
 8002698:	73bb      	strb	r3, [r7, #14]
 800269a:	e00f      	b.n	80026bc <calc_heater_dur+0x3c>
	} else {
		while (dur > 0x3F) {
			dur = dur / 4;
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	089b      	lsrs	r3, r3, #2
 80026a0:	80fb      	strh	r3, [r7, #6]
			factor += 1;
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	3301      	adds	r3, #1
 80026a6:	73fb      	strb	r3, [r7, #15]
		while (dur > 0x3F) {
 80026a8:	88fb      	ldrh	r3, [r7, #6]
 80026aa:	2b3f      	cmp	r3, #63	; 0x3f
 80026ac:	d8f6      	bhi.n	800269c <calc_heater_dur+0x1c>
		}
		durval = (uint8_t) (dur + (factor * 64));
 80026ae:	88fb      	ldrh	r3, [r7, #6]
 80026b0:	b2da      	uxtb	r2, r3
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
 80026b4:	019b      	lsls	r3, r3, #6
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	4413      	add	r3, r2
 80026ba:	73bb      	strb	r3, [r7, #14]
	}

	return durval;
 80026bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3714      	adds	r7, #20
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bc80      	pop	{r7}
 80026c6:	4770      	bx	lr

080026c8 <read_field_data>:

/*!
 * @brief This internal API is used to calculate the field data of sensor.
 */
static int8_t read_field_data(struct bme680_field_data *data, struct bme680_dev *dev)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08a      	sub	sp, #40	; 0x28
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t buff[BME680_FIELD_LENGTH] = { 0 };
 80026d2:	2300      	movs	r3, #0
 80026d4:	60bb      	str	r3, [r7, #8]
 80026d6:	f107 030c 	add.w	r3, r7, #12
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t gas_range;
	uint32_t adc_temp;
	uint32_t adc_pres;
	uint16_t adc_hum;
	uint16_t adc_gas_res;
	uint8_t tries = 10;
 80026e4:	230a      	movs	r3, #10
 80026e6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80026ea:	6838      	ldr	r0, [r7, #0]
 80026ec:	f000 f974 	bl	80029d8 <null_ptr_check>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	do {
		if (rslt == BME680_OK) {
 80026f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	f040 8087 	bne.w	800280e <read_field_data+0x146>
			rslt = bme680_get_regs(((uint8_t) (BME680_FIELD0_ADDR)), buff, (uint16_t) BME680_FIELD_LENGTH,
 8002700:	f107 0108 	add.w	r1, r7, #8
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	220f      	movs	r2, #15
 8002708:	201d      	movs	r0, #29
 800270a:	f7fe ff31 	bl	8001570 <bme680_get_regs>
 800270e:	4603      	mov	r3, r0
 8002710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				dev);

			data->status = buff[0] & BME680_NEW_DATA_MSK;
 8002714:	7a3b      	ldrb	r3, [r7, #8]
 8002716:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800271a:	b2da      	uxtb	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	701a      	strb	r2, [r3, #0]
			data->gas_index = buff[0] & BME680_GAS_INDEX_MSK;
 8002720:	7a3b      	ldrb	r3, [r7, #8]
 8002722:	f003 030f 	and.w	r3, r3, #15
 8002726:	b2da      	uxtb	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	705a      	strb	r2, [r3, #1]
			data->meas_index = buff[1];
 800272c:	7a7a      	ldrb	r2, [r7, #9]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	709a      	strb	r2, [r3, #2]

			/* read the raw data from the sensor */
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 8002732:	7abb      	ldrb	r3, [r7, #10]
 8002734:	031a      	lsls	r2, r3, #12
 8002736:	7afb      	ldrb	r3, [r7, #11]
 8002738:	011b      	lsls	r3, r3, #4
 800273a:	4313      	orrs	r3, r2
				| ((uint32_t) buff[4] / 16));
 800273c:	7b3a      	ldrb	r2, [r7, #12]
 800273e:	0912      	lsrs	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
			adc_pres = (uint32_t) (((uint32_t) buff[2] * 4096) | ((uint32_t) buff[3] * 16)
 8002742:	4313      	orrs	r3, r2
 8002744:	623b      	str	r3, [r7, #32]
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8002746:	7b7b      	ldrb	r3, [r7, #13]
 8002748:	031a      	lsls	r2, r3, #12
 800274a:	7bbb      	ldrb	r3, [r7, #14]
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	4313      	orrs	r3, r2
				| ((uint32_t) buff[7] / 16));
 8002750:	7bfa      	ldrb	r2, [r7, #15]
 8002752:	0912      	lsrs	r2, r2, #4
 8002754:	b2d2      	uxtb	r2, r2
			adc_temp = (uint32_t) (((uint32_t) buff[5] * 4096) | ((uint32_t) buff[6] * 16)
 8002756:	4313      	orrs	r3, r2
 8002758:	61fb      	str	r3, [r7, #28]
			adc_hum = (uint16_t) (((uint32_t) buff[8] * 256) | (uint32_t) buff[9]);
 800275a:	7c3b      	ldrb	r3, [r7, #16]
 800275c:	b29b      	uxth	r3, r3
 800275e:	021b      	lsls	r3, r3, #8
 8002760:	b29a      	uxth	r2, r3
 8002762:	7c7b      	ldrb	r3, [r7, #17]
 8002764:	b29b      	uxth	r3, r3
 8002766:	4313      	orrs	r3, r2
 8002768:	837b      	strh	r3, [r7, #26]
			adc_gas_res = (uint16_t) ((uint32_t) buff[13] * 4 | (((uint32_t) buff[14]) / 64));
 800276a:	7d7b      	ldrb	r3, [r7, #21]
 800276c:	b29b      	uxth	r3, r3
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	b29a      	uxth	r2, r3
 8002772:	7dbb      	ldrb	r3, [r7, #22]
 8002774:	099b      	lsrs	r3, r3, #6
 8002776:	b2db      	uxtb	r3, r3
 8002778:	b29b      	uxth	r3, r3
 800277a:	4313      	orrs	r3, r2
 800277c:	833b      	strh	r3, [r7, #24]
			gas_range = buff[14] & BME680_GAS_RANGE_MSK;
 800277e:	7dbb      	ldrb	r3, [r7, #22]
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	75fb      	strb	r3, [r7, #23]

			data->status |= buff[14] & BME680_GASM_VALID_MSK;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	b25a      	sxtb	r2, r3
 800278c:	7dbb      	ldrb	r3, [r7, #22]
 800278e:	b25b      	sxtb	r3, r3
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	b25b      	sxtb	r3, r3
 8002796:	4313      	orrs	r3, r2
 8002798:	b25b      	sxtb	r3, r3
 800279a:	b2da      	uxtb	r2, r3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	701a      	strb	r2, [r3, #0]
			data->status |= buff[14] & BME680_HEAT_STAB_MSK;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	b25a      	sxtb	r2, r3
 80027a6:	7dbb      	ldrb	r3, [r7, #22]
 80027a8:	b25b      	sxtb	r3, r3
 80027aa:	f003 0310 	and.w	r3, r3, #16
 80027ae:	b25b      	sxtb	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	b25b      	sxtb	r3, r3
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	701a      	strb	r2, [r3, #0]

			if (data->status & BME680_NEW_DATA_MSK) {
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	781b      	ldrb	r3, [r3, #0]
 80027be:	b25b      	sxtb	r3, r3
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	da20      	bge.n	8002806 <read_field_data+0x13e>
				data->temperature = calc_temperature(adc_temp, dev);
 80027c4:	6839      	ldr	r1, [r7, #0]
 80027c6:	69f8      	ldr	r0, [r7, #28]
 80027c8:	f7ff fc08 	bl	8001fdc <calc_temperature>
 80027cc:	4603      	mov	r3, r0
 80027ce:	461a      	mov	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	809a      	strh	r2, [r3, #4]
				data->pressure = calc_pressure(adc_pres, dev);
 80027d4:	6839      	ldr	r1, [r7, #0]
 80027d6:	6a38      	ldr	r0, [r7, #32]
 80027d8:	f7ff fc9b 	bl	8002112 <calc_pressure>
 80027dc:	4602      	mov	r2, r0
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	609a      	str	r2, [r3, #8]
				data->humidity = calc_humidity(adc_hum, dev);
 80027e2:	8b7b      	ldrh	r3, [r7, #26]
 80027e4:	6839      	ldr	r1, [r7, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff fd40 	bl	800226c <calc_humidity>
 80027ec:	4602      	mov	r2, r0
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	60da      	str	r2, [r3, #12]
				data->gas_resistance = calc_gas_resistance(adc_gas_res, gas_range, dev);
 80027f2:	7df9      	ldrb	r1, [r7, #23]
 80027f4:	8b3b      	ldrh	r3, [r7, #24]
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fdd1 	bl	80023a0 <calc_gas_resistance>
 80027fe:	4602      	mov	r2, r0
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	611a      	str	r2, [r3, #16]
				break;
 8002804:	e00d      	b.n	8002822 <read_field_data+0x15a>
			}
			/* Delay to poll the data */
			dev->delay_ms(BME680_POLL_PERIOD_MS);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800280a:	200a      	movs	r0, #10
 800280c:	4798      	blx	r3
		}
		tries--;
 800280e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002812:	3b01      	subs	r3, #1
 8002814:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	} while (tries);
 8002818:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800281c:	2b00      	cmp	r3, #0
 800281e:	f47f af6a 	bne.w	80026f6 <read_field_data+0x2e>

	if (!tries)
 8002822:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002826:	2b00      	cmp	r3, #0
 8002828:	d102      	bne.n	8002830 <read_field_data+0x168>
		rslt = BME680_W_NO_NEW_DATA;
 800282a:	2302      	movs	r3, #2
 800282c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return rslt;
 8002830:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8002834:	4618      	mov	r0, r3
 8002836:	3728      	adds	r7, #40	; 0x28
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <set_mem_page>:

/*!
 * @brief This internal API is used to set the memory page based on register address.
 */
static int8_t set_mem_page(uint8_t reg_addr, struct bme680_dev *dev)
{
 800283c:	b590      	push	{r4, r7, lr}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	6039      	str	r1, [r7, #0]
 8002846:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg;
	uint8_t mem_page;

	/* Check for null pointers in the device structure*/
	rslt = null_ptr_check(dev);
 8002848:	6838      	ldr	r0, [r7, #0]
 800284a:	f000 f8c5 	bl	80029d8 <null_ptr_check>
 800284e:	4603      	mov	r3, r0
 8002850:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8002852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d14f      	bne.n	80028fa <set_mem_page+0xbe>
		if (reg_addr > 0x7f)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	2b00      	cmp	r3, #0
 8002860:	da02      	bge.n	8002868 <set_mem_page+0x2c>
			mem_page = BME680_MEM_PAGE1;
 8002862:	2300      	movs	r3, #0
 8002864:	73bb      	strb	r3, [r7, #14]
 8002866:	e001      	b.n	800286c <set_mem_page+0x30>
		else
			mem_page = BME680_MEM_PAGE0;
 8002868:	2310      	movs	r3, #16
 800286a:	73bb      	strb	r3, [r7, #14]

		if (mem_page != dev->mem_page) {
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	78db      	ldrb	r3, [r3, #3]
 8002870:	7bba      	ldrb	r2, [r7, #14]
 8002872:	429a      	cmp	r2, r3
 8002874:	d041      	beq.n	80028fa <set_mem_page+0xbe>
			dev->mem_page = mem_page;
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	7bba      	ldrb	r2, [r7, #14]
 800287a:	70da      	strb	r2, [r3, #3]

			dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	7858      	ldrb	r0, [r3, #1]
 8002884:	f107 020d 	add.w	r2, r7, #13
 8002888:	2301      	movs	r3, #1
 800288a:	21f3      	movs	r1, #243	; 0xf3
 800288c:	47a0      	blx	r4
 800288e:	4603      	mov	r3, r0
 8002890:	461a      	mov	r2, r3
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			if (dev->com_rslt != 0)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <set_mem_page+0x6a>
				rslt = BME680_E_COM_FAIL;
 80028a2:	23fe      	movs	r3, #254	; 0xfe
 80028a4:	73fb      	strb	r3, [r7, #15]

			if (rslt == BME680_OK) {
 80028a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d125      	bne.n	80028fa <set_mem_page+0xbe>
				reg = reg & (~BME680_MEM_PAGE_MSK);
 80028ae:	7b7b      	ldrb	r3, [r7, #13]
 80028b0:	f023 0310 	bic.w	r3, r3, #16
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	737b      	strb	r3, [r7, #13]
				reg = reg | (dev->mem_page & BME680_MEM_PAGE_MSK);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	78db      	ldrb	r3, [r3, #3]
 80028bc:	b25b      	sxtb	r3, r3
 80028be:	f003 0310 	and.w	r3, r3, #16
 80028c2:	b25a      	sxtb	r2, r3
 80028c4:	7b7b      	ldrb	r3, [r7, #13]
 80028c6:	b25b      	sxtb	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	b25b      	sxtb	r3, r3
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	737b      	strb	r3, [r7, #13]

				dev->com_rslt = dev->write(dev->dev_id, BME680_MEM_PAGE_ADDR & BME680_SPI_WR_MSK,
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	7858      	ldrb	r0, [r3, #1]
 80028d8:	f107 020d 	add.w	r2, r7, #13
 80028dc:	2301      	movs	r3, #1
 80028de:	2173      	movs	r1, #115	; 0x73
 80028e0:	47a0      	blx	r4
 80028e2:	4603      	mov	r3, r0
 80028e4:	461a      	mov	r2, r3
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
					&reg, 1);
				if (dev->com_rslt != 0)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <set_mem_page+0xbe>
					rslt = BME680_E_COM_FAIL;
 80028f6:	23fe      	movs	r3, #254	; 0xfe
 80028f8:	73fb      	strb	r3, [r7, #15]
			}
		}
	}

	return rslt;
 80028fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	bd90      	pop	{r4, r7, pc}

08002906 <get_mem_page>:

/*!
 * @brief This internal API is used to get the memory page based on register address.
 */
static int8_t get_mem_page(struct bme680_dev *dev)
{
 8002906:	b590      	push	{r4, r7, lr}
 8002908:	b085      	sub	sp, #20
 800290a:	af00      	add	r7, sp, #0
 800290c:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f862 	bl	80029d8 <null_ptr_check>
 8002914:	4603      	mov	r3, r0
 8002916:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME680_OK) {
 8002918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d11b      	bne.n	8002958 <get_mem_page+0x52>
		dev->com_rslt = dev->read(dev->dev_id, BME680_MEM_PAGE_ADDR | BME680_SPI_RD_MSK, &reg, 1);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	7858      	ldrb	r0, [r3, #1]
 8002928:	f107 020e 	add.w	r2, r7, #14
 800292c:	2301      	movs	r3, #1
 800292e:	21f3      	movs	r1, #243	; 0xf3
 8002930:	47a0      	blx	r4
 8002932:	4603      	mov	r3, r0
 8002934:	461a      	mov	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		if (dev->com_rslt != 0)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f993 3054 	ldrsb.w	r3, [r3, #84]	; 0x54
 8002942:	2b00      	cmp	r3, #0
 8002944:	d002      	beq.n	800294c <get_mem_page+0x46>
			rslt = BME680_E_COM_FAIL;
 8002946:	23fe      	movs	r3, #254	; 0xfe
 8002948:	73fb      	strb	r3, [r7, #15]
 800294a:	e005      	b.n	8002958 <get_mem_page+0x52>
		else
			dev->mem_page = reg & BME680_MEM_PAGE_MSK;
 800294c:	7bbb      	ldrb	r3, [r7, #14]
 800294e:	f003 0310 	and.w	r3, r3, #16
 8002952:	b2da      	uxtb	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	70da      	strb	r2, [r3, #3]
	}

	return rslt;
 8002958:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	bd90      	pop	{r4, r7, pc}

08002964 <boundary_check>:
/*!
 * @brief This internal API is used to validate the boundary
 * conditions.
 */
static int8_t boundary_check(uint8_t *value, uint8_t min, uint8_t max, struct bme680_dev *dev)
{
 8002964:	b480      	push	{r7}
 8002966:	b087      	sub	sp, #28
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	607b      	str	r3, [r7, #4]
 800296e:	460b      	mov	r3, r1
 8002970:	72fb      	strb	r3, [r7, #11]
 8002972:	4613      	mov	r3, r2
 8002974:	72bb      	strb	r3, [r7, #10]
	int8_t rslt = BME680_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	75fb      	strb	r3, [r7, #23]

	if (value != NULL) {
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d022      	beq.n	80029c6 <boundary_check+0x62>
		/* Check if value is below minimum value */
		if (*value < min) {
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	7afa      	ldrb	r2, [r7, #11]
 8002986:	429a      	cmp	r2, r3
 8002988:	d90b      	bls.n	80029a2 <boundary_check+0x3e>
			/* Auto correct the invalid value to minimum value */
			*value = min;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	7afa      	ldrb	r2, [r7, #11]
 800298e:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MIN_CORRECTION;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002996:	f043 0301 	orr.w	r3, r3, #1
 800299a:	b2da      	uxtb	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
		}
		/* Check if value is above maximum value */
		if (*value > max) {
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	7aba      	ldrb	r2, [r7, #10]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d20e      	bcs.n	80029ca <boundary_check+0x66>
			/* Auto correct the invalid value to maximum value */
			*value = max;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	7aba      	ldrb	r2, [r7, #10]
 80029b0:	701a      	strb	r2, [r3, #0]
			dev->info_msg |= BME680_I_MAX_CORRECTION;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80029b8:	f043 0302 	orr.w	r3, r3, #2
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029c4:	e001      	b.n	80029ca <boundary_check+0x66>
		}
	} else {
		rslt = BME680_E_NULL_PTR;
 80029c6:	23ff      	movs	r3, #255	; 0xff
 80029c8:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80029ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme680_dev *dev)
{
 80029d8:	b480      	push	{r7}
 80029da:	b085      	sub	sp, #20
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d00b      	beq.n	80029fe <null_ptr_check+0x26>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d007      	beq.n	80029fe <null_ptr_check+0x26>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <null_ptr_check+0x26>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d102      	bne.n	8002a04 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME680_E_NULL_PTR;
 80029fe:	23ff      	movs	r3, #255	; 0xff
 8002a00:	73fb      	strb	r3, [r7, #15]
 8002a02:	e001      	b.n	8002a08 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME680_OK;
 8002a04:	2300      	movs	r3, #0
 8002a06:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8002a08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3714      	adds	r7, #20
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr

08002a16 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b083      	sub	sp, #12
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a32:	f023 0218 	bic.w	r2, r3, #24
 8002a36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002a42:	bf00      	nop
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bc80      	pop	{r7}
 8002a4a:	4770      	bx	lr

08002a4c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b085      	sub	sp, #20
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a70:	68fb      	ldr	r3, [r7, #12]
}
 8002a72:	bf00      	nop
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr

08002a7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a7e:	b0fb      	sub	sp, #492	; 0x1ec
 8002a80:	af2c      	add	r7, sp, #176	; 0xb0
  /* USER CODE BEGIN 1 */

  //-------------- GPIO INITS -----------------------
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a82:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	60da      	str	r2, [r3, #12]
 8002a90:	611a      	str	r2, [r3, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8002a92:	2200      	movs	r2, #0
 8002a94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a98:	486e      	ldr	r0, [pc, #440]	; (8002c54 <main+0x1d8>)
 8002a9a:	f002 f97f 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2110      	movs	r1, #16
 8002aa2:	486c      	ldr	r0, [pc, #432]	; (8002c54 <main+0x1d8>)
 8002aa4:	f002 f97a 	bl	8004d9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002aa8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002aac:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002abc:	2300      	movs	r3, #0
 8002abe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ac2:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4862      	ldr	r0, [pc, #392]	; (8002c54 <main+0x1d8>)
 8002aca:	f002 f807 	bl	8004adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002ace:	2310      	movs	r3, #16
 8002ad0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ada:	2300      	movs	r3, #0
 8002adc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae6:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002aea:	4619      	mov	r1, r3
 8002aec:	4859      	ldr	r0, [pc, #356]	; (8002c54 <main+0x1d8>)
 8002aee:	f001 fff5 	bl	8004adc <HAL_GPIO_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002af2:	f001 f8ff 	bl	8003cf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002af6:	f000 f8d3 	bl	8002ca0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002afa:	f000 fac5 	bl	8003088 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002afe:	f000 f985 	bl	8002e0c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002b02:	f000 fa75 	bl	8002ff0 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8002b06:	f000 f933 	bl	8002d70 <MX_ADC_Init>
  MX_TIM16_Init();
 8002b0a:	f000 fa49 	bl	8002fa0 <MX_TIM16_Init>
  MX_RTC_Init();
 8002b0e:	f000 f9bd 	bl	8002e8c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  // Initialize BME680 sensor
  bmes = bme680Init(gas_sensor, rslt, bmes);
 8002b12:	4b51      	ldr	r3, [pc, #324]	; (8002c58 <main+0x1dc>)
 8002b14:	f993 5000 	ldrsb.w	r5, [r3]
 8002b18:	f107 06c8 	add.w	r6, r7, #200	; 0xc8
 8002b1c:	4c4f      	ldr	r4, [pc, #316]	; (8002c5c <main+0x1e0>)
 8002b1e:	a814      	add	r0, sp, #80	; 0x50
 8002b20:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002b24:	225c      	movs	r2, #92	; 0x5c
 8002b26:	4619      	mov	r1, r3
 8002b28:	f005 fef6 	bl	8008918 <memcpy>
 8002b2c:	9513      	str	r5, [sp, #76]	; 0x4c
 8002b2e:	4668      	mov	r0, sp
 8002b30:	f104 030c 	add.w	r3, r4, #12
 8002b34:	224c      	movs	r2, #76	; 0x4c
 8002b36:	4619      	mov	r1, r3
 8002b38:	f005 feee 	bl	8008918 <memcpy>
 8002b3c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002b40:	4630      	mov	r0, r6
 8002b42:	f000 fb79 	bl	8003238 <bme680Init>

  // Print initialization messages to serial
  sprintf(initMsg, "Time between samples: %u seconds \r\n", DELAY_PERIOD_MS/1000);
 8002b46:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b4a:	2205      	movs	r2, #5
 8002b4c:	4944      	ldr	r1, [pc, #272]	; (8002c60 <main+0x1e4>)
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f006 fe52 	bl	80097f8 <siprintf>
  DebugSerialOutput("Program Start!\r\n");
 8002b54:	4843      	ldr	r0, [pc, #268]	; (8002c64 <main+0x1e8>)
 8002b56:	f000 facd 	bl	80030f4 <DebugSerialOutput>
  DebugSerialOutput(initMsg);
 8002b5a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fac8 	bl	80030f4 <DebugSerialOutput>

  // start timer
  HAL_TIM_Base_Start(&htim16);
 8002b64:	4840      	ldr	r0, [pc, #256]	; (8002c68 <main+0x1ec>)
 8002b66:	f004 fe61 	bl	800782c <HAL_TIM_Base_Start>
  //------------------Config done-------------------------

  /* USER CODE END 2 */

  /* Boot CPU2 */
  HAL_PWREx_ReleaseCore(PWR_CORE_CPU2);
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	f002 ff02 	bl	8005974 <HAL_PWREx_ReleaseCore>
  while (1)
  {

	//--------------== Sample init and time stamp ==-------------------------

	sprintf(countMsg, "\r\n Taking sample %u: \r\n", sampleNumber);
 8002b70:	4b3e      	ldr	r3, [pc, #248]	; (8002c6c <main+0x1f0>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	463b      	mov	r3, r7
 8002b76:	493e      	ldr	r1, [pc, #248]	; (8002c70 <main+0x1f4>)
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f006 fe3d 	bl	80097f8 <siprintf>
	DebugSerialOutput(countMsg);
 8002b7e:	463b      	mov	r3, r7
 8002b80:	4618      	mov	r0, r3
 8002b82:	f000 fab7 	bl	80030f4 <DebugSerialOutput>
	sampleNumber++;
 8002b86:	4b39      	ldr	r3, [pc, #228]	; (8002c6c <main+0x1f0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	4a37      	ldr	r2, [pc, #220]	; (8002c6c <main+0x1f0>)
 8002b8e:	6013      	str	r3, [r2, #0]

	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002b90:	2200      	movs	r2, #0
 8002b92:	4938      	ldr	r1, [pc, #224]	; (8002c74 <main+0x1f8>)
 8002b94:	4838      	ldr	r0, [pc, #224]	; (8002c78 <main+0x1fc>)
 8002b96:	f004 fb3b 	bl	8007210 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	4937      	ldr	r1, [pc, #220]	; (8002c7c <main+0x200>)
 8002b9e:	4836      	ldr	r0, [pc, #216]	; (8002c78 <main+0x1fc>)
 8002ba0:	f004 fc1e 	bl	80073e0 <HAL_RTC_GetDate>

	sprintf(date,"Date: %02d.%02d.%02d \t" ,sDate.Date,sDate.Month,sDate.Year);
 8002ba4:	4b35      	ldr	r3, [pc, #212]	; (8002c7c <main+0x200>)
 8002ba6:	789b      	ldrb	r3, [r3, #2]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b34      	ldr	r3, [pc, #208]	; (8002c7c <main+0x200>)
 8002bac:	785b      	ldrb	r3, [r3, #1]
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4b32      	ldr	r3, [pc, #200]	; (8002c7c <main+0x200>)
 8002bb2:	78db      	ldrb	r3, [r3, #3]
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	4931      	ldr	r1, [pc, #196]	; (8002c80 <main+0x204>)
 8002bba:	4832      	ldr	r0, [pc, #200]	; (8002c84 <main+0x208>)
 8002bbc:	f006 fe1c 	bl	80097f8 <siprintf>
	sprintf(time,"Time: %02d.%02d.%02d\r\n",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8002bc0:	4b2c      	ldr	r3, [pc, #176]	; (8002c74 <main+0x1f8>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	4b2b      	ldr	r3, [pc, #172]	; (8002c74 <main+0x1f8>)
 8002bc8:	785b      	ldrb	r3, [r3, #1]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4b29      	ldr	r3, [pc, #164]	; (8002c74 <main+0x1f8>)
 8002bce:	789b      	ldrb	r3, [r3, #2]
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	492c      	ldr	r1, [pc, #176]	; (8002c88 <main+0x20c>)
 8002bd6:	482d      	ldr	r0, [pc, #180]	; (8002c8c <main+0x210>)
 8002bd8:	f006 fe0e 	bl	80097f8 <siprintf>
	DebugSerialOutput(date);
 8002bdc:	4829      	ldr	r0, [pc, #164]	; (8002c84 <main+0x208>)
 8002bde:	f000 fa89 	bl	80030f4 <DebugSerialOutput>
	DebugSerialOutput(time);
 8002be2:	482a      	ldr	r0, [pc, #168]	; (8002c8c <main+0x210>)
 8002be4:	f000 fa86 	bl	80030f4 <DebugSerialOutput>

	//-------WIND SPEED START---------
	printWindSpeed();
 8002be8:	f000 fd0a 	bl	8003600 <printWindSpeed>
	//-------WIND SPEED END-----------

	//----- BME680 START ------------
	bme680TakeSample(i2c_reading_buf, bmes.result, data, bmes.min_period, bmes.gs);
 8002bec:	f997 50c8 	ldrsb.w	r5, [r7, #200]	; 0xc8
 8002bf0:	f8b7 40ca 	ldrh.w	r4, [r7, #202]	; 0xca
 8002bf4:	a804      	add	r0, sp, #16
 8002bf6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002bfa:	2258      	movs	r2, #88	; 0x58
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	f005 fe8b 	bl	8008918 <memcpy>
 8002c02:	9403      	str	r4, [sp, #12]
 8002c04:	466c      	mov	r4, sp
 8002c06:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8002c0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002c0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002c12:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8002c16:	cb0c      	ldmia	r3, {r2, r3}
 8002c18:	4629      	mov	r1, r5
 8002c1a:	481d      	ldr	r0, [pc, #116]	; (8002c90 <main+0x214>)
 8002c1c:	f000 fbb2 	bl	8003384 <bme680TakeSample>
	//------ BME680 END -------------

	//----- ADC WIND DIR START --------
	getWindDir();
 8002c20:	f000 fc1c 	bl	800345c <getWindDir>
	//----- ADC WIND DIR END ----------

	//------GPIO RAIN START-----------
	// done via interrupts
	sprintf(countMsg, "Rainfall since program start: %f mm \r\n", rainFallInMM);
 8002c24:	4b1b      	ldr	r3, [pc, #108]	; (8002c94 <main+0x218>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fd fc65 	bl	80004f8 <__aeabi_f2d>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	4638      	mov	r0, r7
 8002c34:	4918      	ldr	r1, [pc, #96]	; (8002c98 <main+0x21c>)
 8002c36:	f006 fddf 	bl	80097f8 <siprintf>
	DebugSerialOutput(countMsg);
 8002c3a:	463b      	mov	r3, r7
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fa59 	bl	80030f4 <DebugSerialOutput>
	//------GPIO RAIN END-------------

	//------ DELAY START ------
	// reset wind tips per second
	windTips = 0;
 8002c42:	4b16      	ldr	r3, [pc, #88]	; (8002c9c <main+0x220>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]

	// Wait between samples
	HAL_Delay(DELAY_PERIOD_MS);
 8002c48:	f241 3088 	movw	r0, #5000	; 0x1388
 8002c4c:	f001 f8c8 	bl	8003de0 <HAL_Delay>
	sprintf(countMsg, "\r\n Taking sample %u: \r\n", sampleNumber);
 8002c50:	e78e      	b.n	8002b70 <main+0xf4>
 8002c52:	bf00      	nop
 8002c54:	48000400 	.word	0x48000400
 8002c58:	20000480 	.word	0x20000480
 8002c5c:	200003c4 	.word	0x200003c4
 8002c60:	0800d238 	.word	0x0800d238
 8002c64:	0800d25c 	.word	0x0800d25c
 8002c68:	200002e8 	.word	0x200002e8
 8002c6c:	20000004 	.word	0x20000004
 8002c70:	0800d270 	.word	0x0800d270
 8002c74:	200005c4 	.word	0x200005c4
 8002c78:	200002b0 	.word	0x200002b0
 8002c7c:	200005d8 	.word	0x200005d8
 8002c80:	0800d288 	.word	0x0800d288
 8002c84:	200005a4 	.word	0x200005a4
 8002c88:	0800d2a0 	.word	0x0800d2a0
 8002c8c:	20000584 	.word	0x20000584
 8002c90:	2000041c 	.word	0x2000041c
 8002c94:	20000484 	.word	0x20000484
 8002c98:	0800d2b8 	.word	0x0800d2b8
 8002c9c:	20000490 	.word	0x20000490

08002ca0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b09a      	sub	sp, #104	; 0x68
 8002ca4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ca6:	f107 0320 	add.w	r3, r7, #32
 8002caa:	2248      	movs	r2, #72	; 0x48
 8002cac:	2100      	movs	r1, #0
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f005 fe40 	bl	8008934 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cb4:	1d3b      	adds	r3, r7, #4
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	605a      	str	r2, [r3, #4]
 8002cbc:	609a      	str	r2, [r3, #8]
 8002cbe:	60da      	str	r2, [r3, #12]
 8002cc0:	611a      	str	r2, [r3, #16]
 8002cc2:	615a      	str	r2, [r3, #20]
 8002cc4:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002cc6:	f002 fe1f 	bl	8005908 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002cca:	2000      	movs	r0, #0
 8002ccc:	f7ff fea9 	bl	8002a22 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cd0:	4b26      	ldr	r3, [pc, #152]	; (8002d6c <SystemClock_Config+0xcc>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cd8:	4a24      	ldr	r2, [pc, #144]	; (8002d6c <SystemClock_Config+0xcc>)
 8002cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cde:	6013      	str	r3, [r2, #0]
 8002ce0:	4b22      	ldr	r3, [pc, #136]	; (8002d6c <SystemClock_Config+0xcc>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002cec:	2306      	movs	r3, #6
 8002cee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002cf0:	2381      	movs	r3, #129	; 0x81
 8002cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cf4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cf8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cfa:	2340      	movs	r3, #64	; 0x40
 8002cfc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cfe:	2302      	movs	r3, #2
 8002d00:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d02:	2302      	movs	r3, #2
 8002d04:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002d06:	2300      	movs	r3, #0
 8002d08:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 6;
 8002d0a:	2306      	movs	r3, #6
 8002d0c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d12:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d14:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002d18:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d1e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d20:	f107 0320 	add.w	r3, r7, #32
 8002d24:	4618      	mov	r0, r3
 8002d26:	f003 f8e7 	bl	8005ef8 <HAL_RCC_OscConfig>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002d30:	f000 fd20 	bl	8003774 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK2
 8002d34:	236f      	movs	r3, #111	; 0x6f
 8002d36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d40:	2300      	movs	r3, #0
 8002d42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d44:	2300      	movs	r3, #0
 8002d46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d50:	1d3b      	adds	r3, r7, #4
 8002d52:	2102      	movs	r1, #2
 8002d54:	4618      	mov	r0, r3
 8002d56:	f003 fc6b 	bl	8006630 <HAL_RCC_ClockConfig>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002d60:	f000 fd08 	bl	8003774 <Error_Handler>
  }
}
 8002d64:	bf00      	nop
 8002d66:	3768      	adds	r7, #104	; 0x68
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	58000400 	.word	0x58000400

08002d70 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8002d74:	4b23      	ldr	r3, [pc, #140]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d76:	4a24      	ldr	r2, [pc, #144]	; (8002e08 <MX_ADC_Init+0x98>)
 8002d78:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002d7a:	4b22      	ldr	r3, [pc, #136]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d7c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d80:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002d82:	4b20      	ldr	r3, [pc, #128]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d88:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002d8e:	4b1d      	ldr	r3, [pc, #116]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d94:	4b1b      	ldr	r3, [pc, #108]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d96:	2204      	movs	r2, #4
 8002d98:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <MX_ADC_Init+0x94>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002da0:	4b18      	ldr	r3, [pc, #96]	; (8002e04 <MX_ADC_Init+0x94>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002da6:	4b17      	ldr	r3, [pc, #92]	; (8002e04 <MX_ADC_Init+0x94>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8002dac:	4b15      	ldr	r3, [pc, #84]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dae:	2201      	movs	r2, #1
 8002db0:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002db2:	4b14      	ldr	r3, [pc, #80]	; (8002e04 <MX_ADC_Init+0x94>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002dba:	4b12      	ldr	r3, [pc, #72]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002dc0:	4b10      	ldr	r3, [pc, #64]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002dc6:	4b0f      	ldr	r3, [pc, #60]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002dce:	4b0d      	ldr	r3, [pc, #52]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002dd4:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <MX_ADC_Init+0x94>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <MX_ADC_Init+0x94>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <MX_ADC_Init+0x94>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002dee:	4805      	ldr	r0, [pc, #20]	; (8002e04 <MX_ADC_Init+0x94>)
 8002df0:	f001 f8ec 	bl	8003fcc <HAL_ADC_Init>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_ADC_Init+0x8e>
  {
    Error_Handler();
 8002dfa:	f000 fcbb 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000200 	.word	0x20000200
 8002e08:	40012400 	.word	0x40012400

08002e0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e10:	4b1b      	ldr	r3, [pc, #108]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e12:	4a1c      	ldr	r2, [pc, #112]	; (8002e84 <MX_I2C1_Init+0x78>)
 8002e14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 8002e16:	4b1a      	ldr	r3, [pc, #104]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e18:	4a1b      	ldr	r2, [pc, #108]	; (8002e88 <MX_I2C1_Init+0x7c>)
 8002e1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e1c:	4b18      	ldr	r3, [pc, #96]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e24:	2201      	movs	r2, #1
 8002e26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e28:	4b15      	ldr	r3, [pc, #84]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002e2e:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002e34:	4b12      	ldr	r3, [pc, #72]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e3a:	4b11      	ldr	r3, [pc, #68]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e46:	480e      	ldr	r0, [pc, #56]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e48:	f001 ffd8 	bl	8004dfc <HAL_I2C_Init>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d001      	beq.n	8002e56 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002e52:	f000 fc8f 	bl	8003774 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002e56:	2100      	movs	r1, #0
 8002e58:	4809      	ldr	r0, [pc, #36]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e5a:	f002 fcbf 	bl	80057dc <HAL_I2CEx_ConfigAnalogFilter>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d001      	beq.n	8002e68 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002e64:	f000 fc86 	bl	8003774 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002e68:	2100      	movs	r1, #0
 8002e6a:	4805      	ldr	r0, [pc, #20]	; (8002e80 <MX_I2C1_Init+0x74>)
 8002e6c:	f002 fd00 	bl	8005870 <HAL_I2CEx_ConfigDigitalFilter>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002e76:	f000 fc7d 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000264 	.word	0x20000264
 8002e84:	40005400 	.word	0x40005400
 8002e88:	20303e5d 	.word	0x20303e5d

08002e8c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b086      	sub	sp, #24
 8002e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002e92:	1d3b      	adds	r3, r7, #4
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
 8002e9e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ea4:	4b3c      	ldr	r3, [pc, #240]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ea6:	4a3d      	ldr	r2, [pc, #244]	; (8002f9c <MX_RTC_Init+0x110>)
 8002ea8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002eaa:	4b3b      	ldr	r3, [pc, #236]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002eb0:	4b39      	ldr	r3, [pc, #228]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002eb2:	227f      	movs	r2, #127	; 0x7f
 8002eb4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002eb6:	4b38      	ldr	r3, [pc, #224]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002eb8:	22ff      	movs	r2, #255	; 0xff
 8002eba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ebc:	4b36      	ldr	r3, [pc, #216]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002ec2:	4b35      	ldr	r3, [pc, #212]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ec8:	4b33      	ldr	r3, [pc, #204]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002ece:	4b32      	ldr	r3, [pc, #200]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ed0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ed4:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002ed6:	4b30      	ldr	r3, [pc, #192]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8002edc:	4b2e      	ldr	r3, [pc, #184]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ee2:	482d      	ldr	r0, [pc, #180]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ee4:	f004 f87e 	bl	8006fe4 <HAL_RTC_Init>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8002eee:	f000 fc41 	bl	8003774 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */

  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0xBEBE) {
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	4828      	ldr	r0, [pc, #160]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002ef6:	f004 fc2b 	bl	8007750 <HAL_RTCEx_BKUPRead>
 8002efa:	4603      	mov	r3, r0
 8002efc:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d044      	beq.n	8002f8e <MX_RTC_Init+0x102>

	  // Write Back Up Register 1 Data
	  HAL_PWR_EnableBkUpAccess();
 8002f04:	f002 fd00 	bl	8005908 <HAL_PWR_EnableBkUpAccess>
	  // Writes a data in a RTC Backup data Register 1
	  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0xBEBE);
 8002f08:	f64b 62be 	movw	r2, #48830	; 0xbebe
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	4822      	ldr	r0, [pc, #136]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002f10:	f004 fc06 	bl	8007720 <HAL_RTCEx_BKUPWrite>
	  HAL_PWR_DisableBkUpAccess();
 8002f14:	f002 fd06 	bl	8005924 <HAL_PWR_DisableBkUpAccess>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x10;
 8002f18:	2310      	movs	r3, #16
 8002f1a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x53;
 8002f1c:	2353      	movs	r3, #83	; 0x53
 8002f1e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 8002f20:	2330      	movs	r3, #48	; 0x30
 8002f22:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f24:	2300      	movs	r3, #0
 8002f26:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002f2c:	1d3b      	adds	r3, r7, #4
 8002f2e:	2201      	movs	r2, #1
 8002f30:	4619      	mov	r1, r3
 8002f32:	4819      	ldr	r0, [pc, #100]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002f34:	f004 f8d0 	bl	80070d8 <HAL_RTC_SetTime>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8002f3e:	f000 fc19 	bl	8003774 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8002f42:	2302      	movs	r3, #2
 8002f44:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JUNE;
 8002f46:	2306      	movs	r3, #6
 8002f48:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x21;
 8002f4a:	2321      	movs	r3, #33	; 0x21
 8002f4c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8002f4e:	2322      	movs	r3, #34	; 0x22
 8002f50:	70fb      	strb	r3, [r7, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002f52:	463b      	mov	r3, r7
 8002f54:	2201      	movs	r2, #1
 8002f56:	4619      	mov	r1, r3
 8002f58:	480f      	ldr	r0, [pc, #60]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002f5a:	f004 f9bb 	bl	80072d4 <HAL_RTC_SetDate>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002f64:	f000 fc06 	bl	8003774 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	2100      	movs	r1, #0
 8002f6c:	480a      	ldr	r0, [pc, #40]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002f6e:	f004 fb57 	bl	8007620 <HAL_RTCEx_SetTimeStamp>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <MX_RTC_Init+0xf0>
  {
    Error_Handler();
 8002f78:	f000 fbfc 	bl	8003774 <Error_Handler>
  }

  /** Enable the reference Clock input
  */
  if (HAL_RTCEx_SetRefClock(&hrtc) != HAL_OK)
 8002f7c:	4806      	ldr	r0, [pc, #24]	; (8002f98 <MX_RTC_Init+0x10c>)
 8002f7e:	f004 fb8d 	bl	800769c <HAL_RTCEx_SetRefClock>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <MX_RTC_Init+0x104>
  {
    Error_Handler();
 8002f88:	f000 fbf4 	bl	8003774 <Error_Handler>
 8002f8c:	e000      	b.n	8002f90 <MX_RTC_Init+0x104>
	  return;
 8002f8e:	bf00      	nop
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	200002b0 	.word	0x200002b0
 8002f9c:	40002800 	.word	0x40002800

08002fa0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002fa4:	4b10      	ldr	r3, [pc, #64]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fa6:	4a11      	ldr	r2, [pc, #68]	; (8002fec <MX_TIM16_Init+0x4c>)
 8002fa8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 4800-1;
 8002faa:	4b0f      	ldr	r3, [pc, #60]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fac:	f241 22bf 	movw	r2, #4799	; 0x12bf
 8002fb0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb2:	4b0d      	ldr	r3, [pc, #52]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 10000;
 8002fb8:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fba:	f242 7210 	movw	r2, #10000	; 0x2710
 8002fbe:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc0:	4b09      	ldr	r3, [pc, #36]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002fc6:	4b08      	ldr	r3, [pc, #32]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fcc:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002fd2:	4805      	ldr	r0, [pc, #20]	; (8002fe8 <MX_TIM16_Init+0x48>)
 8002fd4:	f004 fbd2 	bl	800777c <HAL_TIM_Base_Init>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8002fde:	f000 fbc9 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	200002e8 	.word	0x200002e8
 8002fec:	40014400 	.word	0x40014400

08002ff0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ff4:	4b22      	ldr	r3, [pc, #136]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8002ff6:	4a23      	ldr	r2, [pc, #140]	; (8003084 <MX_USART2_UART_Init+0x94>)
 8002ff8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ffa:	4b21      	ldr	r3, [pc, #132]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8002ffc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003000:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003002:	4b1f      	ldr	r3, [pc, #124]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003004:	2200      	movs	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003008:	4b1d      	ldr	r3, [pc, #116]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800300a:	2200      	movs	r2, #0
 800300c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800300e:	4b1c      	ldr	r3, [pc, #112]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003010:	2200      	movs	r2, #0
 8003012:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003014:	4b1a      	ldr	r3, [pc, #104]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003016:	220c      	movs	r2, #12
 8003018:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800301a:	4b19      	ldr	r3, [pc, #100]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800301c:	2200      	movs	r2, #0
 800301e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003020:	4b17      	ldr	r3, [pc, #92]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003022:	2200      	movs	r2, #0
 8003024:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003026:	4b16      	ldr	r3, [pc, #88]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003028:	2200      	movs	r2, #0
 800302a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800302c:	4b14      	ldr	r3, [pc, #80]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800302e:	2200      	movs	r2, #0
 8003030:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003032:	4b13      	ldr	r3, [pc, #76]	; (8003080 <MX_USART2_UART_Init+0x90>)
 8003034:	2200      	movs	r2, #0
 8003036:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003038:	4811      	ldr	r0, [pc, #68]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800303a:	f004 fe25 	bl	8007c88 <HAL_UART_Init>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003044:	f000 fb96 	bl	8003774 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003048:	2100      	movs	r1, #0
 800304a:	480d      	ldr	r0, [pc, #52]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800304c:	f005 fb62 	bl	8008714 <HAL_UARTEx_SetTxFifoThreshold>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d001      	beq.n	800305a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003056:	f000 fb8d 	bl	8003774 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800305a:	2100      	movs	r1, #0
 800305c:	4808      	ldr	r0, [pc, #32]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800305e:	f005 fb97 	bl	8008790 <HAL_UARTEx_SetRxFifoThreshold>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003068:	f000 fb84 	bl	8003774 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800306c:	4804      	ldr	r0, [pc, #16]	; (8003080 <MX_USART2_UART_Init+0x90>)
 800306e:	f005 fb19 	bl	80086a4 <HAL_UARTEx_DisableFifoMode>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003078:	f000 fb7c 	bl	8003774 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20000334 	.word	0x20000334
 8003084:	40004400 	.word	0x40004400

08003088 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	2200      	movs	r2, #0
 8003092:	601a      	str	r2, [r3, #0]
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	609a      	str	r2, [r3, #8]
 8003098:	60da      	str	r2, [r3, #12]
 800309a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800309c:	2001      	movs	r0, #1
 800309e:	f7ff fcd5 	bl	8002a4c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030a2:	2004      	movs	r0, #4
 80030a4:	f7ff fcd2 	bl	8002a4c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a8:	2002      	movs	r0, #2
 80030aa:	f7ff fccf 	bl	8002a4c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pins : Wind_speed_Pin Rain_Tip_Pin */
  GPIO_InitStruct.Pin = Wind_speed_Pin|Rain_Tip_Pin;
 80030ae:	f244 0310 	movw	r3, #16400	; 0x4010
 80030b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030b4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80030b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030be:	1d3b      	adds	r3, r7, #4
 80030c0:	4619      	mov	r1, r3
 80030c2:	480b      	ldr	r0, [pc, #44]	; (80030f0 <MX_GPIO_Init+0x68>)
 80030c4:	f001 fd0a 	bl	8004adc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80030c8:	2200      	movs	r2, #0
 80030ca:	2100      	movs	r1, #0
 80030cc:	200a      	movs	r0, #10
 80030ce:	f001 fcd0 	bl	8004a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80030d2:	200a      	movs	r0, #10
 80030d4:	f001 fce7 	bl	8004aa6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80030d8:	2200      	movs	r2, #0
 80030da:	2100      	movs	r1, #0
 80030dc:	2029      	movs	r0, #41	; 0x29
 80030de:	f001 fcc8 	bl	8004a72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80030e2:	2029      	movs	r0, #41	; 0x29
 80030e4:	f001 fcdf 	bl	8004aa6 <HAL_NVIC_EnableIRQ>

}
 80030e8:	bf00      	nop
 80030ea:	3718      	adds	r7, #24
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bd80      	pop	{r7, pc}
 80030f0:	48000400 	.word	0x48000400

080030f4 <DebugSerialOutput>:

/* USER CODE BEGIN 4 */

size_t DebugSerialOutput(const char *message) {
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]

	// print to UART easily

	static const size_t USART1_TIMEOUT = 250;
	size_t result = 0;
 80030fc:	2300      	movs	r3, #0
 80030fe:	60fb      	str	r3, [r7, #12]

	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t *)message, strlen(message), USART1_TIMEOUT);
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f7fd f83d 	bl	8000180 <strlen>
 8003106:	4603      	mov	r3, r0
 8003108:	b29a      	uxth	r2, r3
 800310a:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <DebugSerialOutput+0x40>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4809      	ldr	r0, [pc, #36]	; (8003138 <DebugSerialOutput+0x44>)
 8003112:	f004 fe09 	bl	8007d28 <HAL_UART_Transmit>
 8003116:	4603      	mov	r3, r0
 8003118:	72fb      	strb	r3, [r7, #11]
	if (HAL_OK == status) {
 800311a:	7afb      	ldrb	r3, [r7, #11]
 800311c:	2b00      	cmp	r3, #0
 800311e:	d102      	bne.n	8003126 <DebugSerialOutput+0x32>
		result = sizeof(message);
 8003120:	2304      	movs	r3, #4
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	e001      	b.n	800312a <DebugSerialOutput+0x36>
	} else {
		result = 0;
 8003126:	2300      	movs	r3, #0
 8003128:	60fb      	str	r3, [r7, #12]
	}

	return result;
 800312a:	68fb      	ldr	r3, [r7, #12]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	0800d4e8 	.word	0x0800d4e8
 8003138:	20000334 	.word	0x20000334

0800313c <bme680I2cRead>:

int8_t bme680I2cRead(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len) {
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af02      	add	r7, sp, #8
 8003142:	603a      	str	r2, [r7, #0]
 8003144:	461a      	mov	r2, r3
 8003146:	4603      	mov	r3, r0
 8003148:	71fb      	strb	r3, [r7, #7]
 800314a:	460b      	mov	r3, r1
 800314c:	71bb      	strb	r3, [r7, #6]
 800314e:	4613      	mov	r3, r2
 8003150:	80bb      	strh	r3, [r7, #4]
	// read I2C line

	int8_t result;
	static const size_t I2C_READ_TIMEOUT = 250;

	if (HAL_I2C_Master_Transmit(&hi2c1, (dev_id << 1), &reg_addr, 1, I2C_READ_TIMEOUT) != HAL_OK) {
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	b29b      	uxth	r3, r3
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	b299      	uxth	r1, r3
 800315a:	4b16      	ldr	r3, [pc, #88]	; (80031b4 <bme680I2cRead+0x78>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	1dba      	adds	r2, r7, #6
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	2301      	movs	r3, #1
 8003164:	4814      	ldr	r0, [pc, #80]	; (80031b8 <bme680I2cRead+0x7c>)
 8003166:	f001 fed9 	bl	8004f1c <HAL_I2C_Master_Transmit>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d002      	beq.n	8003176 <bme680I2cRead+0x3a>
		result = -1;
 8003170:	23ff      	movs	r3, #255	; 0xff
 8003172:	73fb      	strb	r3, [r7, #15]
 8003174:	e017      	b.n	80031a6 <bme680I2cRead+0x6a>
	} else if (HAL_I2C_Master_Receive (&hi2c1, (dev_id << 1) | 0x01, reg_data, len, I2C_READ_TIMEOUT) != HAL_OK) {
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	b21b      	sxth	r3, r3
 800317c:	f043 0301 	orr.w	r3, r3, #1
 8003180:	b21b      	sxth	r3, r3
 8003182:	b299      	uxth	r1, r3
 8003184:	4b0b      	ldr	r3, [pc, #44]	; (80031b4 <bme680I2cRead+0x78>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	88ba      	ldrh	r2, [r7, #4]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	4809      	ldr	r0, [pc, #36]	; (80031b8 <bme680I2cRead+0x7c>)
 8003192:	f001 ffb7 	bl	8005104 <HAL_I2C_Master_Receive>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d002      	beq.n	80031a2 <bme680I2cRead+0x66>
		result = -1;
 800319c:	23ff      	movs	r3, #255	; 0xff
 800319e:	73fb      	strb	r3, [r7, #15]
 80031a0:	e001      	b.n	80031a6 <bme680I2cRead+0x6a>
	} else {
		result = 0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 80031a6:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	0800d4ec 	.word	0x0800d4ec
 80031b8:	20000264 	.word	0x20000264

080031bc <bme680I2cWrite>:

int8_t bme680I2cWrite(uint8_t dev_id, uint8_t reg_addr, uint8_t *reg_data, uint16_t len) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	603a      	str	r2, [r7, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	4603      	mov	r3, r0
 80031c8:	71fb      	strb	r3, [r7, #7]
 80031ca:	460b      	mov	r3, r1
 80031cc:	71bb      	strb	r3, [r7, #6]
 80031ce:	4613      	mov	r3, r2
 80031d0:	80bb      	strh	r3, [r7, #4]
  // write to I2C line
  int8_t result;
  int8_t *buf;

  // Allocate and load I2C transmit buffer
  buf = malloc(len + 1);
 80031d2:	88bb      	ldrh	r3, [r7, #4]
 80031d4:	3301      	adds	r3, #1
 80031d6:	4618      	mov	r0, r3
 80031d8:	f005 fb8e 	bl	80088f8 <malloc>
 80031dc:	4603      	mov	r3, r0
 80031de:	60bb      	str	r3, [r7, #8]
  buf[0] = reg_addr;
 80031e0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	701a      	strb	r2, [r3, #0]
  memcpy(buf + 1, reg_data, len);
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	3301      	adds	r3, #1
 80031ec:	88ba      	ldrh	r2, [r7, #4]
 80031ee:	6839      	ldr	r1, [r7, #0]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f005 fb91 	bl	8008918 <memcpy>

  if (HAL_I2C_Master_Transmit(&hi2c1, (dev_id << 1), (uint8_t *) buf, len + 1, HAL_MAX_DELAY) != HAL_OK) {
 80031f6:	79fb      	ldrb	r3, [r7, #7]
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	b299      	uxth	r1, r3
 80031fe:	88bb      	ldrh	r3, [r7, #4]
 8003200:	3301      	adds	r3, #1
 8003202:	b29b      	uxth	r3, r3
 8003204:	f04f 32ff 	mov.w	r2, #4294967295
 8003208:	9200      	str	r2, [sp, #0]
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	4809      	ldr	r0, [pc, #36]	; (8003234 <bme680I2cWrite+0x78>)
 800320e:	f001 fe85 	bl	8004f1c <HAL_I2C_Master_Transmit>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <bme680I2cWrite+0x62>
    result = -1;
 8003218:	23ff      	movs	r3, #255	; 0xff
 800321a:	73fb      	strb	r3, [r7, #15]
 800321c:	e001      	b.n	8003222 <bme680I2cWrite+0x66>
  } else {
    result = 0;
 800321e:	2300      	movs	r3, #0
 8003220:	73fb      	strb	r3, [r7, #15]
  }

  free(buf);
 8003222:	68b8      	ldr	r0, [r7, #8]
 8003224:	f005 fb70 	bl	8008908 <free>
  return result;
 8003228:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000264 	.word	0x20000264

08003238 <bme680Init>:

bme bme680Init(struct bme680_dev gas_sensor, int8_t rslt, bme bmes) {
 8003238:	b084      	sub	sp, #16
 800323a:	b5b0      	push	{r4, r5, r7, lr}
 800323c:	b094      	sub	sp, #80	; 0x50
 800323e:	af00      	add	r7, sp, #0
 8003240:	6078      	str	r0, [r7, #4]
 8003242:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8003246:	e880 000e 	stmia.w	r0, {r1, r2, r3}

  // ----------------------Configure the BME680 driver-----------------------------

  gas_sensor.dev_id = BME680_I2C_ADDR_PRIMARY;
 800324a:	2376      	movs	r3, #118	; 0x76
 800324c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  gas_sensor.intf = BME680_I2C_INTF;
 8003250:	2301      	movs	r3, #1
 8003252:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  gas_sensor.read = bme680I2cRead;
 8003256:	4b46      	ldr	r3, [pc, #280]	; (8003370 <bme680Init+0x138>)
 8003258:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  gas_sensor.write = bme680I2cWrite;
 800325c:	4b45      	ldr	r3, [pc, #276]	; (8003374 <bme680Init+0x13c>)
 800325e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  gas_sensor.delay_ms = HAL_Delay;
 8003262:	4b45      	ldr	r3, [pc, #276]	; (8003378 <bme680Init+0x140>)
 8003264:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  gas_sensor.amb_temp = 25;
 8003268:	2319      	movs	r3, #25
 800326a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

  // Initialize the driver
  if (bme680_init(&gas_sensor) != BME680_OK) {
 800326e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003272:	4618      	mov	r0, r3
 8003274:	f7fe f948 	bl	8001508 <bme680_init>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00f      	beq.n	800329e <bme680Init+0x66>
	char bme_msg[] = "BME680 Initialization Error\r\n";
 800327e:	4b3f      	ldr	r3, [pc, #252]	; (800337c <bme680Init+0x144>)
 8003280:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8003284:	461d      	mov	r5, r3
 8003286:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003288:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800328a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800328e:	c407      	stmia	r4!, {r0, r1, r2}
 8003290:	8023      	strh	r3, [r4, #0]
	DebugSerialOutput(bme_msg);
 8003292:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003296:	4618      	mov	r0, r3
 8003298:	f7ff ff2c 	bl	80030f4 <DebugSerialOutput>
 800329c:	e011      	b.n	80032c2 <bme680Init+0x8a>
  } else {
	char bme_msg[] = "BME680 Initialized and Ready\r\n";
 800329e:	4b38      	ldr	r3, [pc, #224]	; (8003380 <bme680Init+0x148>)
 80032a0:	f107 040c 	add.w	r4, r7, #12
 80032a4:	461d      	mov	r5, r3
 80032a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032aa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80032ae:	c407      	stmia	r4!, {r0, r1, r2}
 80032b0:	8023      	strh	r3, [r4, #0]
 80032b2:	3402      	adds	r4, #2
 80032b4:	0c1b      	lsrs	r3, r3, #16
 80032b6:	7023      	strb	r3, [r4, #0]
	DebugSerialOutput(bme_msg);
 80032b8:	f107 030c 	add.w	r3, r7, #12
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff ff19 	bl	80030f4 <DebugSerialOutput>
  }

  // Select desired over sampling rates
  gas_sensor.tph_sett.os_hum = BME680_OS_2X;
 80032c2:	2302      	movs	r3, #2
 80032c4:	f887 309c 	strb.w	r3, [r7, #156]	; 0x9c
  gas_sensor.tph_sett.os_pres = BME680_OS_4X;
 80032c8:	2303      	movs	r3, #3
 80032ca:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
  gas_sensor.tph_sett.os_temp = BME680_OS_8X;
 80032ce:	2304      	movs	r3, #4
 80032d0:	f887 309d 	strb.w	r3, [r7, #157]	; 0x9d
  gas_sensor.tph_sett.filter = BME680_FILTER_SIZE_3;
 80032d4:	2302      	movs	r3, #2
 80032d6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

  /* Set the remaining gas sensor settings and link the heating profile */
  gas_sensor.gas_sett.run_gas = BME680_ENABLE_GAS_MEAS;
 80032da:	2301      	movs	r3, #1
 80032dc:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
  /* Create a ramp heat waveform in 3 steps */
  gas_sensor.gas_sett.heatr_temp = 320; /* degree Celsius */
 80032e0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80032e4:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
  gas_sensor.gas_sett.heatr_dur = 150; /* milliseconds */
 80032e8:	2396      	movs	r3, #150	; 0x96
 80032ea:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6

  // Set sensor to "always on"
  gas_sensor.power_mode = BME680_FORCED_MODE;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8

  // Set over sampling settings
  uint8_t required_settings = (BME680_OST_SEL | BME680_OSP_SEL | BME680_OSH_SEL | BME680_FILTER_SEL | BME680_GAS_SENSOR_SEL);
 80032f4:	23df      	movs	r3, #223	; 0xdf
 80032f6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  rslt = bme680_set_sensor_settings(required_settings, &gas_sensor);
 80032fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80032fe:	b29b      	uxth	r3, r3
 8003300:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f7fe fa3b 	bl	8001782 <bme680_set_sensor_settings>
 800330c:	4603      	mov	r3, r0
 800330e:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc

  // Set sensor mode
  rslt = bme680_set_sensor_mode(&gas_sensor);
 8003312:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fbfb 	bl	8001b12 <bme680_set_sensor_mode>
 800331c:	4603      	mov	r3, r0
 800331e:	f887 30bc 	strb.w	r3, [r7, #188]	; 0xbc

  // Query minimum sampling period
  uint16_t min_sampling_period;
  bme680_get_profile_dur(&min_sampling_period, &gas_sensor);
 8003322:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8003326:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800332a:	4611      	mov	r1, r2
 800332c:	4618      	mov	r0, r3
 800332e:	f7fe fc55 	bl	8001bdc <bme680_get_profile_dur>

  bmes.result = rslt;
 8003332:	f897 30bc 	ldrb.w	r3, [r7, #188]	; 0xbc
 8003336:	f887 30c0 	strb.w	r3, [r7, #192]	; 0xc0
  bmes.min_period = min_sampling_period;
 800333a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800333e:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
  bmes.gs = gas_sensor;
 8003342:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003346:	f107 0164 	add.w	r1, r7, #100	; 0x64
 800334a:	2258      	movs	r2, #88	; 0x58
 800334c:	4618      	mov	r0, r3
 800334e:	f005 fae3 	bl	8008918 <memcpy>

  return bmes;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4618      	mov	r0, r3
 8003356:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800335a:	225c      	movs	r2, #92	; 0x5c
 800335c:	4619      	mov	r1, r3
 800335e:	f005 fadb 	bl	8008918 <memcpy>

}//bme680 init
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	3750      	adds	r7, #80	; 0x50
 8003366:	46bd      	mov	sp, r7
 8003368:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800336c:	b004      	add	sp, #16
 800336e:	4770      	bx	lr
 8003370:	0800313d 	.word	0x0800313d
 8003374:	080031bd 	.word	0x080031bd
 8003378:	08003de1 	.word	0x08003de1
 800337c:	0800d2e0 	.word	0x0800d2e0
 8003380:	0800d300 	.word	0x0800d300

08003384 <bme680TakeSample>:

void bme680TakeSample(char i2c_reading_buf[100], int8_t rslt, struct bme680_field_data data, uint16_t min_sampling_period, struct bme680_dev gas_sensor) {
 8003384:	b082      	sub	sp, #8
 8003386:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003388:	b087      	sub	sp, #28
 800338a:	af04      	add	r7, sp, #16
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	f107 0020 	add.w	r0, r7, #32
 8003392:	e880 000c 	stmia.w	r0, {r2, r3}
 8003396:	460b      	mov	r3, r1
 8003398:	70fb      	strb	r3, [r7, #3]

	//------------------------Take sample using BME-----------------------------------

	// Allow BME680 to sample environment
	HAL_Delay(min_sampling_period);
 800339a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800339c:	4618      	mov	r0, r3
 800339e:	f000 fd1f 	bl	8003de0 <HAL_Delay>

	// Query the sample data
	rslt = bme680_get_sensor_data(&data, &gas_sensor);
 80033a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80033a6:	4619      	mov	r1, r3
 80033a8:	f107 0020 	add.w	r0, r7, #32
 80033ac:	f7fe fc78 	bl	8001ca0 <bme680_get_sensor_data>
 80033b0:	4603      	mov	r3, r0
 80033b2:	70fb      	strb	r3, [r7, #3]

	// Format results into a readable string
	sprintf(i2c_reading_buf,
	  "Temp: %u.%u degC, Pres: %u.%u hPa, Humi: %u.%u %%rH\r\n",
	  (unsigned int)data.temperature / 100,
 80033b4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80033b8:	461a      	mov	r2, r3
	sprintf(i2c_reading_buf,
 80033ba:	4b25      	ldr	r3, [pc, #148]	; (8003450 <bme680TakeSample+0xcc>)
 80033bc:	fba3 2302 	umull	r2, r3, r3, r2
 80033c0:	095e      	lsrs	r6, r3, #5
	  (unsigned int)data.temperature % 100,
 80033c2:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
	sprintf(i2c_reading_buf,
 80033c6:	4a22      	ldr	r2, [pc, #136]	; (8003450 <bme680TakeSample+0xcc>)
 80033c8:	fba2 1203 	umull	r1, r2, r2, r3
 80033cc:	0951      	lsrs	r1, r2, #5
 80033ce:	2264      	movs	r2, #100	; 0x64
 80033d0:	fb01 f202 	mul.w	r2, r1, r2
 80033d4:	1a99      	subs	r1, r3, r2
	  (unsigned int)data.pressure / 100,
 80033d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
	sprintf(i2c_reading_buf,
 80033d8:	4a1d      	ldr	r2, [pc, #116]	; (8003450 <bme680TakeSample+0xcc>)
 80033da:	fba2 2303 	umull	r2, r3, r2, r3
 80033de:	095c      	lsrs	r4, r3, #5
	  (unsigned int)data.pressure % 100,
 80033e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
	sprintf(i2c_reading_buf,
 80033e2:	4b1b      	ldr	r3, [pc, #108]	; (8003450 <bme680TakeSample+0xcc>)
 80033e4:	fba3 0302 	umull	r0, r3, r3, r2
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	2064      	movs	r0, #100	; 0x64
 80033ec:	fb00 f303 	mul.w	r3, r0, r3
 80033f0:	1ad3      	subs	r3, r2, r3
	  (unsigned int)data.humidity / 1000,
 80033f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	sprintf(i2c_reading_buf,
 80033f4:	4817      	ldr	r0, [pc, #92]	; (8003454 <bme680TakeSample+0xd0>)
 80033f6:	fba0 0202 	umull	r0, r2, r0, r2
 80033fa:	0995      	lsrs	r5, r2, #6
	  (unsigned int)data.humidity % 1000);
 80033fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
	sprintf(i2c_reading_buf,
 80033fe:	4a15      	ldr	r2, [pc, #84]	; (8003454 <bme680TakeSample+0xd0>)
 8003400:	fba2 c200 	umull	ip, r2, r2, r0
 8003404:	0992      	lsrs	r2, r2, #6
 8003406:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
 800340a:	fb0c f202 	mul.w	r2, ip, r2
 800340e:	1a82      	subs	r2, r0, r2
 8003410:	9203      	str	r2, [sp, #12]
 8003412:	9502      	str	r5, [sp, #8]
 8003414:	9301      	str	r3, [sp, #4]
 8003416:	9400      	str	r4, [sp, #0]
 8003418:	460b      	mov	r3, r1
 800341a:	4632      	mov	r2, r6
 800341c:	490e      	ldr	r1, [pc, #56]	; (8003458 <bme680TakeSample+0xd4>)
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f006 f9ea 	bl	80097f8 <siprintf>

	// Publish result to connected PC
	DebugSerialOutput(i2c_reading_buf);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff fe65 	bl	80030f4 <DebugSerialOutput>

	// Request the next sample
	if (gas_sensor.power_mode == BME680_FORCED_MODE) {
 800342a:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d106      	bne.n	8003440 <bme680TakeSample+0xbc>
	  rslt = bme680_set_sensor_mode(&gas_sensor);
 8003432:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fb6b 	bl	8001b12 <bme680_set_sensor_mode>
 800343c:	4603      	mov	r3, r0
 800343e:	70fb      	strb	r3, [r7, #3]
	}

	//------------------------Finish BME sample--------------------------------

} // bme680TakeSample function
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800344a:	b002      	add	sp, #8
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	51eb851f 	.word	0x51eb851f
 8003454:	10624dd3 	.word	0x10624dd3
 8003458:	0800d320 	.word	0x0800d320

0800345c <getWindDir>:

void getWindDir(void) {
 800345c:	b5b0      	push	{r4, r5, r7, lr}
 800345e:	b0a8      	sub	sp, #160	; 0xa0
 8003460:	af00      	add	r7, sp, #0

	//------------------------Take Sample Using weather vane ADC ---------------------------
	// init variables
    uint16_t raw;
    char msg[80];
    int numDirs = 7;
 8003462:	2307      	movs	r3, #7
 8003464:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    int inIf = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    // digital voltage values and the directions they correspond to
    uint16_t vMin[] = {1660, 625, 120, 220, 330, 1045, 2860, 2300};  	// 5V = 4095, 0V = (50) 0
 800346e:	4b38      	ldr	r3, [pc, #224]	; (8003550 <getWindDir+0xf4>)
 8003470:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8003474:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003476:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t vMax[] = {1700, 670, 160, 260, 380, 1080, 2890, 2355};
 800347a:	4b36      	ldr	r3, [pc, #216]	; (8003554 <getWindDir+0xf8>)
 800347c:	f107 0420 	add.w	r4, r7, #32
 8003480:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003482:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    char* windDir[] = {"North","North East","East","South East","South","South West","West","North West"};
 8003486:	4b34      	ldr	r3, [pc, #208]	; (8003558 <getWindDir+0xfc>)
 8003488:	463c      	mov	r4, r7
 800348a:	461d      	mov	r5, r3
 800348c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800348e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003490:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003494:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // poll the ADC for its value, that value corresponds to a direction
    HAL_ADC_Start(&hadc);
 8003498:	4830      	ldr	r0, [pc, #192]	; (800355c <getWindDir+0x100>)
 800349a:	f000 ff4b 	bl	8004334 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800349e:	f04f 31ff 	mov.w	r1, #4294967295
 80034a2:	482e      	ldr	r0, [pc, #184]	; (800355c <getWindDir+0x100>)
 80034a4:	f000 ff8c 	bl	80043c0 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc);
 80034a8:	482c      	ldr	r0, [pc, #176]	; (800355c <getWindDir+0x100>)
 80034aa:	f001 f820 	bl	80044ee <HAL_ADC_GetValue>
 80034ae:	4603      	mov	r3, r0
 80034b0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92

	// check that direction, print it to serial
	for(int i=0; i<=numDirs; i++) {
 80034b4:	2300      	movs	r3, #0
 80034b6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034ba:	e030      	b.n	800351e <getWindDir+0xc2>
		if(raw >= vMin[i] && raw <= vMax[i]) {
 80034bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	33a0      	adds	r3, #160	; 0xa0
 80034c4:	443b      	add	r3, r7
 80034c6:	f833 3c70 	ldrh.w	r3, [r3, #-112]
 80034ca:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d320      	bcc.n	8003514 <getWindDir+0xb8>
 80034d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	33a0      	adds	r3, #160	; 0xa0
 80034da:	443b      	add	r3, r7
 80034dc:	f833 3c80 	ldrh.w	r3, [r3, #-128]
 80034e0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d815      	bhi.n	8003514 <getWindDir+0xb8>
			sprintf(msg, "The wind is blowing %s \r\n", windDir[i]);
 80034e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	33a0      	adds	r3, #160	; 0xa0
 80034f0:	443b      	add	r3, r7
 80034f2:	f853 2ca0 	ldr.w	r2, [r3, #-160]
 80034f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034fa:	4919      	ldr	r1, [pc, #100]	; (8003560 <getWindDir+0x104>)
 80034fc:	4618      	mov	r0, r3
 80034fe:	f006 f97b 	bl	80097f8 <siprintf>
			DebugSerialOutput(msg);
 8003502:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fdf4 	bl	80030f4 <DebugSerialOutput>
			inIf = 1;
 800350c:	2301      	movs	r3, #1
 800350e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			break;
 8003512:	e00a      	b.n	800352a <getWindDir+0xce>
	for(int i=0; i<=numDirs; i++) {
 8003514:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003518:	3301      	adds	r3, #1
 800351a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800351e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003522:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003526:	429a      	cmp	r2, r3
 8003528:	ddc8      	ble.n	80034bc <getWindDir+0x60>
		}//if
	} //for

	// during rapid wind direction change voltage can fall out of range of values. failsafe.
	if(!inIf) {
 800352a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800352e:	2b00      	cmp	r3, #0
 8003530:	d10a      	bne.n	8003548 <getWindDir+0xec>
		sprintf(msg, "The wind direction is changing rapidly \r\n");
 8003532:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003536:	490b      	ldr	r1, [pc, #44]	; (8003564 <getWindDir+0x108>)
 8003538:	4618      	mov	r0, r3
 800353a:	f006 f95d 	bl	80097f8 <siprintf>
		DebugSerialOutput(msg);
 800353e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff fdd6 	bl	80030f4 <DebugSerialOutput>
	}

	//------------------------Finish weather vane sample --------------------------------

} // getWindDir function
 8003548:	bf00      	nop
 800354a:	37a0      	adds	r7, #160	; 0xa0
 800354c:	46bd      	mov	sp, r7
 800354e:	bdb0      	pop	{r4, r5, r7, pc}
 8003550:	0800d3a0 	.word	0x0800d3a0
 8003554:	0800d3b0 	.word	0x0800d3b0
 8003558:	0800d3c0 	.word	0x0800d3c0
 800355c:	20000200 	.word	0x20000200
 8003560:	0800d358 	.word	0x0800d358
 8003564:	0800d374 	.word	0x0800d374

08003568 <getRainfall>:

int getRainfall(int rainTips) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b096      	sub	sp, #88	; 0x58
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]

	// interrupt function. Increments every reed closure. twice per tip (debounce)
	rainTips++;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3301      	adds	r3, #1
 8003574:	607b      	str	r3, [r7, #4]

	char rainfallMsg[80];
	rainFallInMM = rainTips*0.1397; //2791 per tip, 2x due to debounce
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f7fc ffac 	bl	80004d4 <__aeabi_i2d>
 800357c:	a314      	add	r3, pc, #80	; (adr r3, 80035d0 <getRainfall+0x68>)
 800357e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003582:	f7fd f811 	bl	80005a8 <__aeabi_dmul>
 8003586:	4602      	mov	r2, r0
 8003588:	460b      	mov	r3, r1
 800358a:	4610      	mov	r0, r2
 800358c:	4619      	mov	r1, r3
 800358e:	f7fd fb03 	bl	8000b98 <__aeabi_d2f>
 8003592:	4603      	mov	r3, r0
 8003594:	4a10      	ldr	r2, [pc, #64]	; (80035d8 <getRainfall+0x70>)
 8003596:	6013      	str	r3, [r2, #0]

	// only print once every tip, again accounting for debounce
	if(rainTips % 2 == 0) {
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f003 0301 	and.w	r3, r3, #1
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d110      	bne.n	80035c4 <getRainfall+0x5c>
		sprintf(rainfallMsg, "Rainfall since program start: %f mm \r\n", rainFallInMM);
 80035a2:	4b0d      	ldr	r3, [pc, #52]	; (80035d8 <getRainfall+0x70>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fc ffa6 	bl	80004f8 <__aeabi_f2d>
 80035ac:	4602      	mov	r2, r0
 80035ae:	460b      	mov	r3, r1
 80035b0:	f107 0008 	add.w	r0, r7, #8
 80035b4:	4909      	ldr	r1, [pc, #36]	; (80035dc <getRainfall+0x74>)
 80035b6:	f006 f91f 	bl	80097f8 <siprintf>
		DebugSerialOutput(rainfallMsg);
 80035ba:	f107 0308 	add.w	r3, r7, #8
 80035be:	4618      	mov	r0, r3
 80035c0:	f7ff fd98 	bl	80030f4 <DebugSerialOutput>
	}

	return rainTips;
 80035c4:	687b      	ldr	r3, [r7, #4]

} // getRainfall function
 80035c6:	4618      	mov	r0, r3
 80035c8:	3758      	adds	r7, #88	; 0x58
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	89a02752 	.word	0x89a02752
 80035d4:	3fc1e1b0 	.word	0x3fc1e1b0
 80035d8:	20000484 	.word	0x20000484
 80035dc:	0800d2b8 	.word	0x0800d2b8

080035e0 <getWindSpeed>:

void getWindSpeed() {
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0

	// interrupt function. Increments every reed closure. ~3 times in a full rotation
	windTips++;
 80035e4:	4b04      	ldr	r3, [pc, #16]	; (80035f8 <getWindSpeed+0x18>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	3301      	adds	r3, #1
 80035ea:	4a03      	ldr	r2, [pc, #12]	; (80035f8 <getWindSpeed+0x18>)
 80035ec:	6013      	str	r3, [r2, #0]

} // getWindSpeed function
 80035ee:	bf00      	nop
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bc80      	pop	{r7}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	20000490 	.word	0x20000490
 80035fc:	00000000 	.word	0x00000000

08003600 <printWindSpeed>:

void printWindSpeed() {
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b097      	sub	sp, #92	; 0x5c
 8003604:	af00      	add	r7, sp, #0

	// hold uart msg
	char windMsg[80];

	// calculate a store windspeed taken over 5 sec period
	windValues[windCounts++] = windTips*2.4/5/3;
 8003606:	4b44      	ldr	r3, [pc, #272]	; (8003718 <printWindSpeed+0x118>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4618      	mov	r0, r3
 800360c:	f7fc ff62 	bl	80004d4 <__aeabi_i2d>
 8003610:	a33f      	add	r3, pc, #252	; (adr r3, 8003710 <printWindSpeed+0x110>)
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	f7fc ffc7 	bl	80005a8 <__aeabi_dmul>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4610      	mov	r0, r2
 8003620:	4619      	mov	r1, r3
 8003622:	f04f 0200 	mov.w	r2, #0
 8003626:	4b3d      	ldr	r3, [pc, #244]	; (800371c <printWindSpeed+0x11c>)
 8003628:	f7fd f8e8 	bl	80007fc <__aeabi_ddiv>
 800362c:	4602      	mov	r2, r0
 800362e:	460b      	mov	r3, r1
 8003630:	4610      	mov	r0, r2
 8003632:	4619      	mov	r1, r3
 8003634:	f04f 0200 	mov.w	r2, #0
 8003638:	4b39      	ldr	r3, [pc, #228]	; (8003720 <printWindSpeed+0x120>)
 800363a:	f7fd f8df 	bl	80007fc <__aeabi_ddiv>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	4610      	mov	r0, r2
 8003644:	4619      	mov	r1, r3
 8003646:	4b37      	ldr	r3, [pc, #220]	; (8003724 <printWindSpeed+0x124>)
 8003648:	681c      	ldr	r4, [r3, #0]
 800364a:	1c63      	adds	r3, r4, #1
 800364c:	4a35      	ldr	r2, [pc, #212]	; (8003724 <printWindSpeed+0x124>)
 800364e:	6013      	str	r3, [r2, #0]
 8003650:	f7fd faa2 	bl	8000b98 <__aeabi_d2f>
 8003654:	4603      	mov	r3, r0
 8003656:	4a34      	ldr	r2, [pc, #208]	; (8003728 <printWindSpeed+0x128>)
 8003658:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

	// reset array index if filled. for purposes of averaging
	if(windCounts > 60) {
 800365c:	4b31      	ldr	r3, [pc, #196]	; (8003724 <printWindSpeed+0x124>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b3c      	cmp	r3, #60	; 0x3c
 8003662:	dd02      	ble.n	800366a <printWindSpeed+0x6a>
		windCounts = 0;
 8003664:	4b2f      	ldr	r3, [pc, #188]	; (8003724 <printWindSpeed+0x124>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]
	}

	//sprintf(windMsg, "Full spins in 5 seconds: %u \r\n", windTips/3);
	//DebugSerialOutput(windMsg);

	sprintf(windMsg, "Wind speed over 5 seconds: %f \r\n", windValues[windCounts-1]);
 800366a:	4b2e      	ldr	r3, [pc, #184]	; (8003724 <printWindSpeed+0x124>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	3b01      	subs	r3, #1
 8003670:	4a2d      	ldr	r2, [pc, #180]	; (8003728 <printWindSpeed+0x128>)
 8003672:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003676:	4618      	mov	r0, r3
 8003678:	f7fc ff3e 	bl	80004f8 <__aeabi_f2d>
 800367c:	4602      	mov	r2, r0
 800367e:	460b      	mov	r3, r1
 8003680:	4638      	mov	r0, r7
 8003682:	492a      	ldr	r1, [pc, #168]	; (800372c <printWindSpeed+0x12c>)
 8003684:	f006 f8b8 	bl	80097f8 <siprintf>
	DebugSerialOutput(windMsg);
 8003688:	463b      	mov	r3, r7
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff fd32 	bl	80030f4 <DebugSerialOutput>

	// find and report average windspeed
	float avgWindSpeed = 0.0;
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	657b      	str	r3, [r7, #84]	; 0x54
	for(int i = 0; i<60; i++) {
 8003696:	2300      	movs	r3, #0
 8003698:	653b      	str	r3, [r7, #80]	; 0x50
 800369a:	e00c      	b.n	80036b6 <printWindSpeed+0xb6>
		avgWindSpeed += windValues[i];
 800369c:	4a22      	ldr	r2, [pc, #136]	; (8003728 <printWindSpeed+0x128>)
 800369e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a4:	4619      	mov	r1, r3
 80036a6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80036a8:	f7fd facc 	bl	8000c44 <__addsf3>
 80036ac:	4603      	mov	r3, r0
 80036ae:	657b      	str	r3, [r7, #84]	; 0x54
	for(int i = 0; i<60; i++) {
 80036b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036b2:	3301      	adds	r3, #1
 80036b4:	653b      	str	r3, [r7, #80]	; 0x50
 80036b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036b8:	2b3b      	cmp	r3, #59	; 0x3b
 80036ba:	ddef      	ble.n	800369c <printWindSpeed+0x9c>
	}

	if(sampleNumber < 60) {
 80036bc:	4b1c      	ldr	r3, [pc, #112]	; (8003730 <printWindSpeed+0x130>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b3b      	cmp	r3, #59	; 0x3b
 80036c2:	dc0c      	bgt.n	80036de <printWindSpeed+0xde>
		avgWindSpeed = avgWindSpeed / windCounts;
 80036c4:	4b17      	ldr	r3, [pc, #92]	; (8003724 <printWindSpeed+0x124>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fd fb6f 	bl	8000dac <__aeabi_i2f>
 80036ce:	4603      	mov	r3, r0
 80036d0:	4619      	mov	r1, r3
 80036d2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80036d4:	f7fd fc72 	bl	8000fbc <__aeabi_fdiv>
 80036d8:	4603      	mov	r3, r0
 80036da:	657b      	str	r3, [r7, #84]	; 0x54
 80036dc:	e005      	b.n	80036ea <printWindSpeed+0xea>
	}
	else {
		avgWindSpeed = avgWindSpeed / 60;
 80036de:	4915      	ldr	r1, [pc, #84]	; (8003734 <printWindSpeed+0x134>)
 80036e0:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80036e2:	f7fd fc6b 	bl	8000fbc <__aeabi_fdiv>
 80036e6:	4603      	mov	r3, r0
 80036e8:	657b      	str	r3, [r7, #84]	; 0x54
	}

	sprintf(windMsg, "Avg Wind speed over 15 min: %f km/h \r\n", avgWindSpeed);
 80036ea:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80036ec:	f7fc ff04 	bl	80004f8 <__aeabi_f2d>
 80036f0:	4602      	mov	r2, r0
 80036f2:	460b      	mov	r3, r1
 80036f4:	4638      	mov	r0, r7
 80036f6:	4910      	ldr	r1, [pc, #64]	; (8003738 <printWindSpeed+0x138>)
 80036f8:	f006 f87e 	bl	80097f8 <siprintf>
	DebugSerialOutput(windMsg);
 80036fc:	463b      	mov	r3, r7
 80036fe:	4618      	mov	r0, r3
 8003700:	f7ff fcf8 	bl	80030f4 <DebugSerialOutput>
}
 8003704:	bf00      	nop
 8003706:	375c      	adds	r7, #92	; 0x5c
 8003708:	46bd      	mov	sp, r7
 800370a:	bd90      	pop	{r4, r7, pc}
 800370c:	f3af 8000 	nop.w
 8003710:	33333333 	.word	0x33333333
 8003714:	40033333 	.word	0x40033333
 8003718:	20000490 	.word	0x20000490
 800371c:	40140000 	.word	0x40140000
 8003720:	40080000 	.word	0x40080000
 8003724:	2000048c 	.word	0x2000048c
 8003728:	20000494 	.word	0x20000494
 800372c:	0800d3e0 	.word	0x0800d3e0
 8003730:	20000004 	.word	0x20000004
 8003734:	42700000 	.word	0x42700000
 8003738:	0800d404 	.word	0x0800d404

0800373c <HAL_GPIO_EXTI_Callback>:

// EXTI Line15 10 External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == Rain_Tip_Pin) {
 8003746:	88fb      	ldrh	r3, [r7, #6]
 8003748:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800374c:	d107      	bne.n	800375e <HAL_GPIO_EXTI_Callback+0x22>
    	rainTips = getRainfall(rainTips);
 800374e:	4b08      	ldr	r3, [pc, #32]	; (8003770 <HAL_GPIO_EXTI_Callback+0x34>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f7ff ff08 	bl	8003568 <getRainfall>
 8003758:	4603      	mov	r3, r0
 800375a:	4a05      	ldr	r2, [pc, #20]	; (8003770 <HAL_GPIO_EXTI_Callback+0x34>)
 800375c:	6013      	str	r3, [r2, #0]
    }
    if(GPIO_Pin == Wind_speed_Pin) {
 800375e:	88fb      	ldrh	r3, [r7, #6]
 8003760:	2b10      	cmp	r3, #16
 8003762:	d101      	bne.n	8003768 <HAL_GPIO_EXTI_Callback+0x2c>
    	getWindSpeed();
 8003764:	f7ff ff3c 	bl	80035e0 <getWindSpeed>
    }
}
 8003768:	bf00      	nop
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20000488 	.word	0x20000488

08003774 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003778:	b672      	cpsid	i
}
 800377a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800377c:	e7fe      	b.n	800377c <Error_Handler+0x8>

0800377e <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800377e:	b480      	push	{r7}
 8003780:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800378e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003792:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003796:	bf00      	nop
 8003798:	46bd      	mov	sp, r7
 800379a:	bc80      	pop	{r7}
 800379c:	4770      	bx	lr

0800379e <LL_AHB2_GRP1_EnableClock>:
{
 800379e:	b480      	push	{r7}
 80037a0:	b085      	sub	sp, #20
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80037a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80037b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4013      	ands	r3, r2
 80037c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80037c2:	68fb      	ldr	r3, [r7, #12]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bc80      	pop	{r7}
 80037cc:	4770      	bx	lr

080037ce <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80037ce:	b480      	push	{r7}
 80037d0:	b085      	sub	sp, #20
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80037d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037da:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037dc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80037e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037ea:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	4013      	ands	r3, r2
 80037f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80037f2:	68fb      	ldr	r3, [r7, #12]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80037fe:	b480      	push	{r7}
 8003800:	b085      	sub	sp, #20
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800380a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800380c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4313      	orrs	r3, r2
 8003814:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003816:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800381a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4013      	ands	r3, r2
 8003820:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003822:	68fb      	ldr	r3, [r7, #12]
}
 8003824:	bf00      	nop
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	bc80      	pop	{r7}
 800382c:	4770      	bx	lr

0800382e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800382e:	b480      	push	{r7}
 8003830:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003832:	bf00      	nop
 8003834:	46bd      	mov	sp, r7
 8003836:	bc80      	pop	{r7}
 8003838:	4770      	bx	lr
	...

0800383c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003844:	f107 030c 	add.w	r3, r7, #12
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	60da      	str	r2, [r3, #12]
 8003852:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a10      	ldr	r2, [pc, #64]	; (800389c <HAL_ADC_MspInit+0x60>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d11a      	bne.n	8003894 <HAL_ADC_MspInit+0x58>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800385e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003862:	f7ff ffcc 	bl	80037fe <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003866:	2002      	movs	r0, #2
 8003868:	f7ff ff99 	bl	800379e <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB1     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800386c:	2302      	movs	r3, #2
 800386e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003870:	2303      	movs	r3, #3
 8003872:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003878:	f107 030c 	add.w	r3, r7, #12
 800387c:	4619      	mov	r1, r3
 800387e:	4808      	ldr	r0, [pc, #32]	; (80038a0 <HAL_ADC_MspInit+0x64>)
 8003880:	f001 f92c 	bl	8004adc <HAL_GPIO_Init>

    /* ADC interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003884:	2200      	movs	r2, #0
 8003886:	2100      	movs	r1, #0
 8003888:	2012      	movs	r0, #18
 800388a:	f001 f8f2 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800388e:	2012      	movs	r0, #18
 8003890:	f001 f909 	bl	8004aa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }

}
 8003894:	bf00      	nop
 8003896:	3720      	adds	r7, #32
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40012400 	.word	0x40012400
 80038a0:	48000400 	.word	0x48000400

080038a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b096      	sub	sp, #88	; 0x58
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]
 80038b4:	605a      	str	r2, [r3, #4]
 80038b6:	609a      	str	r2, [r3, #8]
 80038b8:	60da      	str	r2, [r3, #12]
 80038ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80038bc:	f107 030c 	add.w	r3, r7, #12
 80038c0:	2238      	movs	r2, #56	; 0x38
 80038c2:	2100      	movs	r1, #0
 80038c4:	4618      	mov	r0, r3
 80038c6:	f005 f835 	bl	8008934 <memset>
  if(hi2c->Instance==I2C1)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a17      	ldr	r2, [pc, #92]	; (800392c <HAL_I2C_MspInit+0x88>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d126      	bne.n	8003922 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80038d4:	2340      	movs	r3, #64	; 0x40
 80038d6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80038d8:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80038dc:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	4618      	mov	r0, r3
 80038e4:	f003 fa64 	bl	8006db0 <HAL_RCCEx_PeriphCLKConfig>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80038ee:	f7ff ff41 	bl	8003774 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038f2:	2002      	movs	r0, #2
 80038f4:	f7ff ff53 	bl	800379e <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80038f8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80038fc:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038fe:	2312      	movs	r3, #18
 8003900:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003902:	2300      	movs	r3, #0
 8003904:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003906:	2300      	movs	r3, #0
 8003908:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800390a:	2304      	movs	r3, #4
 800390c:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800390e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003912:	4619      	mov	r1, r3
 8003914:	4806      	ldr	r0, [pc, #24]	; (8003930 <HAL_I2C_MspInit+0x8c>)
 8003916:	f001 f8e1 	bl	8004adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800391a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800391e:	f7ff ff56 	bl	80037ce <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003922:	bf00      	nop
 8003924:	3758      	adds	r7, #88	; 0x58
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40005400 	.word	0x40005400
 8003930:	48000400 	.word	0x48000400

08003934 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b096      	sub	sp, #88	; 0x58
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800393c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003940:	2200      	movs	r2, #0
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	605a      	str	r2, [r3, #4]
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	60da      	str	r2, [r3, #12]
 800394a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800394c:	f107 030c 	add.w	r3, r7, #12
 8003950:	2238      	movs	r2, #56	; 0x38
 8003952:	2100      	movs	r1, #0
 8003954:	4618      	mov	r0, r3
 8003956:	f004 ffed 	bl	8008934 <memset>
  if(hrtc->Instance==RTC)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a19      	ldr	r2, [pc, #100]	; (80039c4 <HAL_RTC_MspInit+0x90>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d12a      	bne.n	80039ba <HAL_RTC_MspInit+0x86>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003964:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003968:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800396a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800396e:	643b      	str	r3, [r7, #64]	; 0x40

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003970:	f107 030c 	add.w	r3, r7, #12
 8003974:	4618      	mov	r0, r3
 8003976:	f003 fa1b 	bl	8006db0 <HAL_RCCEx_PeriphCLKConfig>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d001      	beq.n	8003984 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8003980:	f7ff fef8 	bl	8003774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003984:	f7ff fefb 	bl	800377e <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003988:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800398c:	f7ff ff1f 	bl	80037ce <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003990:	2001      	movs	r0, #1
 8003992:	f7ff ff04 	bl	800379e <LL_AHB2_GRP1_EnableClock>
    /**RTC GPIO Configuration
    PA10     ------> RTC_REFIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800399a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800399c:	2302      	movs	r3, #2
 800399e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a4:	2300      	movs	r3, #0
 80039a6:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC;
 80039a8:	2300      	movs	r3, #0
 80039aa:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80039b0:	4619      	mov	r1, r3
 80039b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80039b6:	f001 f891 	bl	8004adc <HAL_GPIO_Init>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80039ba:	bf00      	nop
 80039bc:	3758      	adds	r7, #88	; 0x58
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40002800 	.word	0x40002800

080039c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a09      	ldr	r2, [pc, #36]	; (80039fc <HAL_TIM_Base_MspInit+0x34>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d10b      	bne.n	80039f2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80039da:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80039de:	f7ff ff0e 	bl	80037fe <LL_APB2_GRP1_EnableClock>
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80039e2:	2200      	movs	r2, #0
 80039e4:	2100      	movs	r1, #0
 80039e6:	201c      	movs	r0, #28
 80039e8:	f001 f843 	bl	8004a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80039ec:	201c      	movs	r0, #28
 80039ee:	f001 f85a 	bl	8004aa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80039f2:	bf00      	nop
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40014400 	.word	0x40014400

08003a00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b096      	sub	sp, #88	; 0x58
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
 8003a10:	605a      	str	r2, [r3, #4]
 8003a12:	609a      	str	r2, [r3, #8]
 8003a14:	60da      	str	r2, [r3, #12]
 8003a16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a18:	f107 030c 	add.w	r3, r7, #12
 8003a1c:	2238      	movs	r2, #56	; 0x38
 8003a1e:	2100      	movs	r1, #0
 8003a20:	4618      	mov	r0, r3
 8003a22:	f004 ff87 	bl	8008934 <memset>
  if(huart->Instance==USART2)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <HAL_UART_MspInit+0x88>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d126      	bne.n	8003a7e <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a30:	2302      	movs	r3, #2
 8003a32:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003a34:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8003a38:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a3a:	f107 030c 	add.w	r3, r7, #12
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f003 f9b6 	bl	8006db0 <HAL_RCCEx_PeriphCLKConfig>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d001      	beq.n	8003a4e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003a4a:	f7ff fe93 	bl	8003774 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a4e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003a52:	f7ff febc 	bl	80037ce <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a56:	2001      	movs	r0, #1
 8003a58:	f7ff fea1 	bl	800379e <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8003a5c:	230c      	movs	r3, #12
 8003a5e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a60:	2302      	movs	r3, #2
 8003a62:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a6c:	2307      	movs	r3, #7
 8003a6e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a70:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003a74:	4619      	mov	r1, r3
 8003a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a7a:	f001 f82f 	bl	8004adc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a7e:	bf00      	nop
 8003a80:	3758      	adds	r7, #88	; 0x58
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40004400 	.word	0x40004400

08003a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a90:	e7fe      	b.n	8003a90 <NMI_Handler+0x4>

08003a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a92:	b480      	push	{r7}
 8003a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a96:	e7fe      	b.n	8003a96 <HardFault_Handler+0x4>

08003a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a9c:	e7fe      	b.n	8003a9c <MemManage_Handler+0x4>

08003a9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a9e:	b480      	push	{r7}
 8003aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003aa2:	e7fe      	b.n	8003aa2 <BusFault_Handler+0x4>

08003aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003aa8:	e7fe      	b.n	8003aa8 <UsageFault_Handler+0x4>

08003aaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003aae:	bf00      	nop
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc80      	pop	{r7}
 8003ac0:	4770      	bx	lr

08003ac2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ac6:	bf00      	nop
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr

08003ace <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ad2:	f000 f969 	bl	8003da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ad6:	bf00      	nop
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI Line 4 Interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Wind_speed_Pin);
 8003ade:	2010      	movs	r0, #16
 8003ae0:	f001 f974 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003ae4:	bf00      	nop
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC Interrupt.
  */
void ADC_IRQHandler(void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8003aec:	4802      	ldr	r0, [pc, #8]	; (8003af8 <ADC_IRQHandler+0x10>)
 8003aee:	f000 fd0a 	bl	8004506 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003af2:	bf00      	nop
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	20000200 	.word	0x20000200

08003afc <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 Global Interrupt.
  */
void TIM16_IRQHandler(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8003b00:	4802      	ldr	r0, [pc, #8]	; (8003b0c <TIM16_IRQHandler+0x10>)
 8003b02:	f003 fed7 	bl	80078b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	200002e8 	.word	0x200002e8

08003b10 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Lines [15:10] Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rain_Tip_Pin);
 8003b14:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b18:	f001 f958 	bl	8004dcc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003b1c:	bf00      	nop
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
	return 1;
 8003b24:	2301      	movs	r3, #1
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bc80      	pop	{r7}
 8003b2c:	4770      	bx	lr

08003b2e <_kill>:

int _kill(int pid, int sig)
{
 8003b2e:	b580      	push	{r7, lr}
 8003b30:	b082      	sub	sp, #8
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003b38:	f004 feb4 	bl	80088a4 <__errno>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2216      	movs	r2, #22
 8003b40:	601a      	str	r2, [r3, #0]
	return -1;
 8003b42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <_exit>:

void _exit (int status)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b082      	sub	sp, #8
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003b56:	f04f 31ff 	mov.w	r1, #4294967295
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff ffe7 	bl	8003b2e <_kill>
	while (1) {}		/* Make sure we hang here */
 8003b60:	e7fe      	b.n	8003b60 <_exit+0x12>

08003b62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b086      	sub	sp, #24
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	60f8      	str	r0, [r7, #12]
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b6e:	2300      	movs	r3, #0
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	e00a      	b.n	8003b8a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003b74:	f3af 8000 	nop.w
 8003b78:	4601      	mov	r1, r0
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	60ba      	str	r2, [r7, #8]
 8003b80:	b2ca      	uxtb	r2, r1
 8003b82:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	3301      	adds	r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
 8003b8a:	697a      	ldr	r2, [r7, #20]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	dbf0      	blt.n	8003b74 <_read+0x12>
	}

return len;
 8003b92:	687b      	ldr	r3, [r7, #4]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b086      	sub	sp, #24
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ba8:	2300      	movs	r3, #0
 8003baa:	617b      	str	r3, [r7, #20]
 8003bac:	e009      	b.n	8003bc2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	60ba      	str	r2, [r7, #8]
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	697a      	ldr	r2, [r7, #20]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	dbf1      	blt.n	8003bae <_write+0x12>
	}
	return len;
 8003bca:	687b      	ldr	r3, [r7, #4]
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	3718      	adds	r7, #24
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	bd80      	pop	{r7, pc}

08003bd4 <_close>:

int _close(int file)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
	return -1;
 8003bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr

08003bea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003bfa:	605a      	str	r2, [r3, #4]
	return 0;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	370c      	adds	r7, #12
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bc80      	pop	{r7}
 8003c06:	4770      	bx	lr

08003c08 <_isatty>:

int _isatty(int file)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
	return 1;
 8003c10:	2301      	movs	r3, #1
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	370c      	adds	r7, #12
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr

08003c1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
	return 0;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3714      	adds	r7, #20
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr

08003c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003c3c:	4a14      	ldr	r2, [pc, #80]	; (8003c90 <_sbrk+0x5c>)
 8003c3e:	4b15      	ldr	r3, [pc, #84]	; (8003c94 <_sbrk+0x60>)
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003c48:	4b13      	ldr	r3, [pc, #76]	; (8003c98 <_sbrk+0x64>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d102      	bne.n	8003c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003c50:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <_sbrk+0x64>)
 8003c52:	4a12      	ldr	r2, [pc, #72]	; (8003c9c <_sbrk+0x68>)
 8003c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003c56:	4b10      	ldr	r3, [pc, #64]	; (8003c98 <_sbrk+0x64>)
 8003c58:	681a      	ldr	r2, [r3, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4413      	add	r3, r2
 8003c5e:	693a      	ldr	r2, [r7, #16]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d207      	bcs.n	8003c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003c64:	f004 fe1e 	bl	80088a4 <__errno>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	220c      	movs	r2, #12
 8003c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	e009      	b.n	8003c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003c74:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <_sbrk+0x64>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003c7a:	4b07      	ldr	r3, [pc, #28]	; (8003c98 <_sbrk+0x64>)
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4413      	add	r3, r2
 8003c82:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <_sbrk+0x64>)
 8003c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003c86:	68fb      	ldr	r3, [r7, #12]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3718      	adds	r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20008000 	.word	0x20008000
 8003c94:	00000400 	.word	0x00000400
 8003c98:	200005dc 	.word	0x200005dc
 8003c9c:	200005f8 	.word	0x200005f8

08003ca0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ca0:	480d      	ldr	r0, [pc, #52]	; (8003cd8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003ca2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ca4:	f7fe feb7 	bl	8002a16 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ca8:	480c      	ldr	r0, [pc, #48]	; (8003cdc <LoopForever+0x6>)
  ldr r1, =_edata
 8003caa:	490d      	ldr	r1, [pc, #52]	; (8003ce0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cac:	4a0d      	ldr	r2, [pc, #52]	; (8003ce4 <LoopForever+0xe>)
  movs r3, #0
 8003cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cb0:	e002      	b.n	8003cb8 <LoopCopyDataInit>

08003cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cb6:	3304      	adds	r3, #4

08003cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003cbc:	d3f9      	bcc.n	8003cb2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003cbe:	4a0a      	ldr	r2, [pc, #40]	; (8003ce8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003cc0:	4c0a      	ldr	r4, [pc, #40]	; (8003cec <LoopForever+0x16>)
  movs r3, #0
 8003cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cc4:	e001      	b.n	8003cca <LoopFillZerobss>

08003cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cc8:	3204      	adds	r2, #4

08003cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ccc:	d3fb      	bcc.n	8003cc6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003cce:	f004 fdef 	bl	80088b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003cd2:	f7fe fed3 	bl	8002a7c <main>

08003cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8003cd6:	e7fe      	b.n	8003cd6 <LoopForever>
  ldr   r0, =_estack
 8003cd8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ce0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003ce4:	0800d9cc 	.word	0x0800d9cc
  ldr r2, =_sbss
 8003ce8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8003cec:	200005f4 	.word	0x200005f4

08003cf0 <AES_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003cf0:	e7fe      	b.n	8003cf0 <AES_IRQHandler>
	...

08003cf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cfe:	2003      	movs	r0, #3
 8003d00:	f000 feac 	bl	8004a5c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003d04:	f002 fe76 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	4a09      	ldr	r2, [pc, #36]	; (8003d30 <HAL_Init+0x3c>)
 8003d0c:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003d0e:	2000      	movs	r0, #0
 8003d10:	f000 f810 	bl	8003d34 <HAL_InitTick>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	71fb      	strb	r3, [r7, #7]
 8003d1e:	e001      	b.n	8003d24 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003d20:	f7ff fd85 	bl	800382e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003d24:	79fb      	ldrb	r3, [r7, #7]
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000000 	.word	0x20000000

08003d34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003d40:	4b17      	ldr	r3, [pc, #92]	; (8003da0 <HAL_InitTick+0x6c>)
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d024      	beq.n	8003d92 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003d48:	f002 fe54 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	4b14      	ldr	r3, [pc, #80]	; (8003da0 <HAL_InitTick+0x6c>)
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	4619      	mov	r1, r3
 8003d54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d58:	fbb3 f3f1 	udiv	r3, r3, r1
 8003d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 feae 	bl	8004ac2 <HAL_SYSTICK_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10f      	bne.n	8003d8c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b0f      	cmp	r3, #15
 8003d70:	d809      	bhi.n	8003d86 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003d72:	2200      	movs	r2, #0
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7a:	f000 fe7a 	bl	8004a72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d7e:	4a09      	ldr	r2, [pc, #36]	; (8003da4 <HAL_InitTick+0x70>)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6013      	str	r3, [r2, #0]
 8003d84:	e007      	b.n	8003d96 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	73fb      	strb	r3, [r7, #15]
 8003d8a:	e004      	b.n	8003d96 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	73fb      	strb	r3, [r7, #15]
 8003d90:	e001      	b.n	8003d96 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	2000000c 	.word	0x2000000c
 8003da4:	20000008 	.word	0x20000008

08003da8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003dac:	4b05      	ldr	r3, [pc, #20]	; (8003dc4 <HAL_IncTick+0x1c>)
 8003dae:	781b      	ldrb	r3, [r3, #0]
 8003db0:	461a      	mov	r2, r3
 8003db2:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <HAL_IncTick+0x20>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4413      	add	r3, r2
 8003db8:	4a03      	ldr	r2, [pc, #12]	; (8003dc8 <HAL_IncTick+0x20>)
 8003dba:	6013      	str	r3, [r2, #0]
}
 8003dbc:	bf00      	nop
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bc80      	pop	{r7}
 8003dc2:	4770      	bx	lr
 8003dc4:	2000000c 	.word	0x2000000c
 8003dc8:	200005e0 	.word	0x200005e0

08003dcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return uwTick;
 8003dd0:	4b02      	ldr	r3, [pc, #8]	; (8003ddc <HAL_GetTick+0x10>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bc80      	pop	{r7}
 8003dda:	4770      	bx	lr
 8003ddc:	200005e0 	.word	0x200005e0

08003de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003de8:	f7ff fff0 	bl	8003dcc <HAL_GetTick>
 8003dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d005      	beq.n	8003e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	; (8003e24 <HAL_Delay+0x44>)
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4413      	add	r3, r2
 8003e04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003e06:	bf00      	nop
 8003e08:	f7ff ffe0 	bl	8003dcc <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d8f7      	bhi.n	8003e08 <HAL_Delay+0x28>
  {
  }
}
 8003e18:	bf00      	nop
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	2000000c 	.word	0x2000000c

08003e28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bc80      	pop	{r7}
 8003e40:	4770      	bx	lr

08003e42 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b085      	sub	sp, #20
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	60f8      	str	r0, [r7, #12]
 8003e4a:	60b9      	str	r1, [r7, #8]
 8003e4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	695a      	ldr	r2, [r3, #20]
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	f003 0304 	and.w	r3, r3, #4
 8003e58:	2107      	movs	r1, #7
 8003e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	401a      	ands	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	6879      	ldr	r1, [r7, #4]
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003e74:	bf00      	nop
 8003e76:	3714      	adds	r7, #20
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr

08003e7e <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	b083      	sub	sp, #12
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	6078      	str	r0, [r7, #4]
 8003e86:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	695a      	ldr	r2, [r3, #20]
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2107      	movs	r1, #7
 8003e94:	fa01 f303 	lsl.w	r3, r1, r3
 8003e98:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bc80      	pop	{r7}
 8003eac:	4770      	bx	lr

08003eae <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e000      	b.n	8003ec8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bc80      	pop	{r7}
 8003ed0:	4770      	bx	lr

08003ed2 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b083      	sub	sp, #12
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	f003 0303 	and.w	r3, r3, #3
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003efc:	f023 0317 	bic.w	r3, r3, #23
 8003f00:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bc80      	pop	{r7}
 8003f10:	4770      	bx	lr

08003f12 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f26:	d101      	bne.n	8003f2c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e000      	b.n	8003f2e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b083      	sub	sp, #12
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f48:	f023 0317 	bic.w	r3, r3, #23
 8003f4c:	f043 0201 	orr.w	r2, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr

08003f5e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d101      	bne.n	8003f76 <LL_ADC_IsEnabled+0x18>
 8003f72:	2301      	movs	r3, #1
 8003f74:	e000      	b.n	8003f78 <LL_ADC_IsEnabled+0x1a>
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bc80      	pop	{r7}
 8003f80:	4770      	bx	lr

08003f82 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b083      	sub	sp, #12
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f92:	f023 0317 	bic.w	r3, r3, #23
 8003f96:	f043 0204 	orr.w	r2, r3, #4
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003f9e:	bf00      	nop
 8003fa0:	370c      	adds	r7, #12
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr

08003fa8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b04      	cmp	r3, #4
 8003fba:	d101      	bne.n	8003fc0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e000      	b.n	8003fc2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b088      	sub	sp, #32
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e19e      	b.n	800432c <HAL_ADC_Init+0x360>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d109      	bne.n	8004010 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff fc1d 	bl	800383c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4618      	mov	r0, r3
 8004016:	f7ff ff7c 	bl	8003f12 <LL_ADC_IsInternalRegulatorEnabled>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d115      	bne.n	800404c <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f7ff ff61 	bl	8003eec <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800402a:	4b99      	ldr	r3, [pc, #612]	; (8004290 <HAL_ADC_Init+0x2c4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	099b      	lsrs	r3, r3, #6
 8004030:	4a98      	ldr	r2, [pc, #608]	; (8004294 <HAL_ADC_Init+0x2c8>)
 8004032:	fba2 2303 	umull	r2, r3, r2, r3
 8004036:	099b      	lsrs	r3, r3, #6
 8004038:	3301      	adds	r3, #1
 800403a:	005b      	lsls	r3, r3, #1
 800403c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800403e:	e002      	b.n	8004046 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	3b01      	subs	r3, #1
 8004044:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d1f9      	bne.n	8004040 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4618      	mov	r0, r3
 8004052:	f7ff ff5e 	bl	8003f12 <LL_ADC_IsInternalRegulatorEnabled>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10d      	bne.n	8004078 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004060:	f043 0210 	orr.w	r2, r3, #16
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800406c:	f043 0201 	orr.w	r2, r3, #1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff ff93 	bl	8003fa8 <LL_ADC_REG_IsConversionOngoing>
 8004082:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004088:	f003 0310 	and.w	r3, r3, #16
 800408c:	2b00      	cmp	r3, #0
 800408e:	f040 8144 	bne.w	800431a <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2b00      	cmp	r3, #0
 8004096:	f040 8140 	bne.w	800431a <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80040a2:	f043 0202 	orr.w	r2, r3, #2
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff ff55 	bl	8003f5e <LL_ADC_IsEnabled>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	f040 80a7 	bne.w	800420a <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	7e1b      	ldrb	r3, [r3, #24]
 80040c4:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80040c6:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	7e5b      	ldrb	r3, [r3, #25]
 80040cc:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040ce:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	7e9b      	ldrb	r3, [r3, #26]
 80040d4:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040d6:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80040dc:	2a00      	cmp	r2, #0
 80040de:	d002      	beq.n	80040e6 <HAL_ADC_Init+0x11a>
 80040e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040e4:	e000      	b.n	80040e8 <HAL_ADC_Init+0x11c>
 80040e6:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040e8:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80040ee:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	da04      	bge.n	8004102 <HAL_ADC_Init+0x136>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004100:	e001      	b.n	8004106 <HAL_ADC_Init+0x13a>
 8004102:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 8004106:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800410e:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004110:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	4313      	orrs	r3, r2
 8004116:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d114      	bne.n	800414c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	7e9b      	ldrb	r3, [r3, #26]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d104      	bne.n	8004134 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004130:	61bb      	str	r3, [r7, #24]
 8004132:	e00b      	b.n	800414c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004138:	f043 0220 	orr.w	r2, r3, #32
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004144:	f043 0201 	orr.w	r2, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004150:	2b00      	cmp	r3, #0
 8004152:	d009      	beq.n	8004168 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004158:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004160:	4313      	orrs	r3, r2
 8004162:	69ba      	ldr	r2, [r7, #24]
 8004164:	4313      	orrs	r3, r2
 8004166:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	68db      	ldr	r3, [r3, #12]
 800416e:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8004172:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6812      	ldr	r2, [r2, #0]
 800417a:	69b9      	ldr	r1, [r7, #24]
 800417c:	430b      	orrs	r3, r1
 800417e:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800418c:	4313      	orrs	r3, r2
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4313      	orrs	r3, r2
 8004192:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800419a:	2b01      	cmp	r3, #1
 800419c:	d111      	bne.n	80041c2 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80041aa:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80041b0:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80041b6:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	f043 0301 	orr.w	r3, r3, #1
 80041c0:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	691a      	ldr	r2, [r3, #16]
 80041c8:	4b33      	ldr	r3, [pc, #204]	; (8004298 <HAL_ADC_Init+0x2cc>)
 80041ca:	4013      	ands	r3, r2
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	6979      	ldr	r1, [r7, #20]
 80041d2:	430b      	orrs	r3, r1
 80041d4:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80041de:	d014      	beq.n	800420a <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e8:	d00f      	beq.n	800420a <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80041ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041f2:	d00a      	beq.n	800420a <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 80041f4:	4b29      	ldr	r3, [pc, #164]	; (800429c <HAL_ADC_Init+0x2d0>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004204:	4925      	ldr	r1, [pc, #148]	; (800429c <HAL_ADC_Init+0x2d0>)
 8004206:	4313      	orrs	r3, r2
 8004208:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6818      	ldr	r0, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004212:	461a      	mov	r2, r3
 8004214:	2100      	movs	r1, #0
 8004216:	f7ff fe14 	bl	8003e42 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	461a      	mov	r2, r3
 8004224:	491e      	ldr	r1, [pc, #120]	; (80042a0 <HAL_ADC_Init+0x2d4>)
 8004226:	f7ff fe0c 	bl	8003e42 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d108      	bne.n	8004244 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f062 020f 	orn	r2, r2, #15
 8004240:	629a      	str	r2, [r3, #40]	; 0x28
 8004242:	e042      	b.n	80042ca <HAL_ADC_Init+0x2fe>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	691b      	ldr	r3, [r3, #16]
 8004248:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800424c:	d13d      	bne.n	80042ca <HAL_ADC_Init+0x2fe>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800424e:	2300      	movs	r3, #0
 8004250:	613b      	str	r3, [r7, #16]
 8004252:	e00c      	b.n	800426e <HAL_ADC_Init+0x2a2>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	fa22 f303 	lsr.w	r3, r2, r3
 8004260:	f003 030f 	and.w	r3, r3, #15
 8004264:	2b0f      	cmp	r3, #15
 8004266:	d006      	beq.n	8004276 <HAL_ADC_Init+0x2aa>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	3301      	adds	r3, #1
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	2b07      	cmp	r3, #7
 8004272:	d9ef      	bls.n	8004254 <HAL_ADC_Init+0x288>
 8004274:	e000      	b.n	8004278 <HAL_ADC_Init+0x2ac>
            ADC_CHSELR_SQ1)
        {
          break;
 8004276:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d112      	bne.n	80042a4 <HAL_ADC_Init+0x2d8>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f062 020f 	orn	r2, r2, #15
 800428c:	629a      	str	r2, [r3, #40]	; 0x28
 800428e:	e01c      	b.n	80042ca <HAL_ADC_Init+0x2fe>
 8004290:	20000000 	.word	0x20000000
 8004294:	053e2d63 	.word	0x053e2d63
 8004298:	1ffffc02 	.word	0x1ffffc02
 800429c:	40012708 	.word	0x40012708
 80042a0:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	3b01      	subs	r3, #1
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	f003 031c 	and.w	r3, r3, #28
 80042b6:	f06f 020f 	mvn.w	r2, #15
 80042ba:	fa02 f103 	lsl.w	r1, r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2100      	movs	r1, #0
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff fdd4 	bl	8003e7e <LL_ADC_GetSamplingTimeCommonChannels>
 80042d6:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80042dc:	429a      	cmp	r2, r3
 80042de:	d10b      	bne.n	80042f8 <HAL_ADC_Init+0x32c>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ea:	f023 0303 	bic.w	r3, r3, #3
 80042ee:	f043 0201 	orr.w	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80042f6:	e018      	b.n	800432a <HAL_ADC_Init+0x35e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042fc:	f023 0312 	bic.w	r3, r3, #18
 8004300:	f043 0210 	orr.w	r2, r3, #16
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430c:	f043 0201 	orr.w	r2, r3, #1
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004318:	e007      	b.n	800432a <HAL_ADC_Init+0x35e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800431e:	f043 0210 	orr.w	r2, r3, #16
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 800432a:	7ffb      	ldrb	r3, [r7, #31]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3720      	adds	r7, #32
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff fe31 	bl	8003fa8 <LL_ADC_REG_IsConversionOngoing>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d132      	bne.n	80043b2 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004352:	2b01      	cmp	r3, #1
 8004354:	d101      	bne.n	800435a <HAL_ADC_Start+0x26>
 8004356:	2302      	movs	r3, #2
 8004358:	e02e      	b.n	80043b8 <HAL_ADC_Start+0x84>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2201      	movs	r2, #1
 800435e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 fa04 	bl	8004770 <ADC_Enable>
 8004368:	4603      	mov	r3, r0
 800436a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800436c:	7bfb      	ldrb	r3, [r7, #15]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d11a      	bne.n	80043a8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004376:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800437a:	f023 0301 	bic.w	r3, r3, #1
 800437e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	221c      	movs	r2, #28
 8004392:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7ff fdee 	bl	8003f82 <LL_ADC_REG_StartConversion>
 80043a6:	e006      	b.n	80043b6 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80043b0:	e001      	b.n	80043b6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
 80043b4:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 80043b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d102      	bne.n	80043d8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80043d2:	2308      	movs	r3, #8
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	e010      	b.n	80043fa <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d007      	beq.n	80043f6 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	f043 0220 	orr.w	r2, r3, #32
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e077      	b.n	80044e6 <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80043f6:	2304      	movs	r3, #4
 80043f8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80043fa:	f7ff fce7 	bl	8003dcc <HAL_GetTick>
 80043fe:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004400:	e021      	b.n	8004446 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004408:	d01d      	beq.n	8004446 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800440a:	f7ff fcdf 	bl	8003dcc <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	429a      	cmp	r2, r3
 8004418:	d302      	bcc.n	8004420 <HAL_ADC_PollForConversion+0x60>
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d112      	bne.n	8004446 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4013      	ands	r3, r2
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10b      	bne.n	8004446 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004432:	f043 0204 	orr.w	r2, r3, #4
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e04f      	b.n	80044e6 <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	4013      	ands	r3, r2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0d6      	beq.n	8004402 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004458:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fd22 	bl	8003eae <LL_ADC_REG_IsTriggerSourceSWStart>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d031      	beq.n	80044d4 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	7e9b      	ldrb	r3, [r3, #26]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d12d      	bne.n	80044d4 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b08      	cmp	r3, #8
 8004484:	d126      	bne.n	80044d4 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7ff fd8c 	bl	8003fa8 <LL_ADC_REG_IsConversionOngoing>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d112      	bne.n	80044bc <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f022 020c 	bic.w	r2, r2, #12
 80044a4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044ae:	f023 0301 	bic.w	r3, r3, #1
 80044b2:	f043 0201 	orr.w	r2, r3, #1
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	659a      	str	r2, [r3, #88]	; 0x58
 80044ba:	e00b      	b.n	80044d4 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044c0:	f043 0220 	orr.w	r2, r3, #32
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044cc:	f043 0201 	orr.w	r2, r3, #1
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	7e1b      	ldrb	r3, [r3, #24]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d103      	bne.n	80044e4 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	220c      	movs	r2, #12
 80044e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b083      	sub	sp, #12
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr

08004506 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b086      	sub	sp, #24
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800450e:	2300      	movs	r3, #0
 8004510:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d017      	beq.n	800455c <HAL_ADC_IRQHandler+0x56>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d012      	beq.n	800455c <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800453a:	f003 0310 	and.w	r3, r3, #16
 800453e:	2b00      	cmp	r3, #0
 8004540:	d105      	bne.n	800454e <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004546:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f9a6 	bl	80048a0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	2202      	movs	r2, #2
 800455a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d004      	beq.n	8004570 <HAL_ADC_IRQHandler+0x6a>
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0304 	and.w	r3, r3, #4
 800456c:	2b00      	cmp	r3, #0
 800456e:	d109      	bne.n	8004584 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004576:	2b00      	cmp	r3, #0
 8004578:	d051      	beq.n	800461e <HAL_ADC_IRQHandler+0x118>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f003 0308 	and.w	r3, r3, #8
 8004580:	2b00      	cmp	r3, #0
 8004582:	d04c      	beq.n	800461e <HAL_ADC_IRQHandler+0x118>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004588:	f003 0310 	and.w	r3, r3, #16
 800458c:	2b00      	cmp	r3, #0
 800458e:	d105      	bne.n	800459c <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004594:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7ff fc84 	bl	8003eae <LL_ADC_REG_IsTriggerSourceSWStart>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d031      	beq.n	8004610 <HAL_ADC_IRQHandler+0x10a>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	7e9b      	ldrb	r3, [r3, #26]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d12d      	bne.n	8004610 <HAL_ADC_IRQHandler+0x10a>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b08      	cmp	r3, #8
 80045c0:	d126      	bne.n	8004610 <HAL_ADC_IRQHandler+0x10a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7ff fcee 	bl	8003fa8 <LL_ADC_REG_IsConversionOngoing>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d112      	bne.n	80045f8 <HAL_ADC_IRQHandler+0xf2>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	685a      	ldr	r2, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f022 020c 	bic.w	r2, r2, #12
 80045e0:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045ea:	f023 0301 	bic.w	r3, r3, #1
 80045ee:	f043 0201 	orr.w	r2, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	659a      	str	r2, [r3, #88]	; 0x58
 80045f6:	e00b      	b.n	8004610 <HAL_ADC_IRQHandler+0x10a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045fc:	f043 0220 	orr.w	r2, r3, #32
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004608:	f043 0201 	orr.w	r2, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f892 	bl	800473a <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	220c      	movs	r2, #12
 800461c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004624:	2b00      	cmp	r3, #0
 8004626:	d011      	beq.n	800464c <HAL_ADC_IRQHandler+0x146>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00c      	beq.n	800464c <HAL_ADC_IRQHandler+0x146>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004636:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 f884 	bl	800474c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2280      	movs	r2, #128	; 0x80
 800464a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800464c:	693b      	ldr	r3, [r7, #16]
 800464e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004652:	2b00      	cmp	r3, #0
 8004654:	d012      	beq.n	800467c <HAL_ADC_IRQHandler+0x176>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00d      	beq.n	800467c <HAL_ADC_IRQHandler+0x176>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004664:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800466c:	6878      	ldr	r0, [r7, #4]
 800466e:	f000 f905 	bl	800487c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f44f 7280 	mov.w	r2, #256	; 0x100
 800467a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004682:	2b00      	cmp	r3, #0
 8004684:	d012      	beq.n	80046ac <HAL_ADC_IRQHandler+0x1a6>
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800468c:	2b00      	cmp	r3, #0
 800468e:	d00d      	beq.n	80046ac <HAL_ADC_IRQHandler+0x1a6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004694:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f8f6 	bl	800488e <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	f003 0310 	and.w	r3, r3, #16
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d02b      	beq.n	800470e <HAL_ADC_IRQHandler+0x208>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f003 0310 	and.w	r3, r3, #16
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d026      	beq.n	800470e <HAL_ADC_IRQHandler+0x208>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <HAL_ADC_IRQHandler+0x1c8>
    {
      overrun_error = 1UL;
 80046c8:	2301      	movs	r3, #1
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	e009      	b.n	80046e2 <HAL_ADC_IRQHandler+0x1dc>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff fbfd 	bl	8003ed2 <LL_ADC_REG_GetDMATransfer>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_ADC_IRQHandler+0x1dc>
      {
        overrun_error = 1UL;
 80046de:	2301      	movs	r3, #1
 80046e0:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d10e      	bne.n	8004706 <HAL_ADC_IRQHandler+0x200>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046ec:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f8:	f043 0202 	orr.w	r2, r3, #2
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f82c 	bl	800475e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2210      	movs	r2, #16
 800470c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00c      	beq.n	8004732 <HAL_ADC_IRQHandler+0x22c>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d007      	beq.n	8004732 <HAL_ADC_IRQHandler+0x22c>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f000 f8c5 	bl	80048b2 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004730:	601a      	str	r2, [r3, #0]
  }
}
 8004732:	bf00      	nop
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004742:	bf00      	nop
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr

0800474c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	bc80      	pop	{r7}
 800475c:	4770      	bx	lr

0800475e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004766:	bf00      	nop
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004778:	2300      	movs	r3, #0
 800477a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4618      	mov	r0, r3
 8004782:	f7ff fbec 	bl	8003f5e <LL_ADC_IsEnabled>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d169      	bne.n	8004860 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689a      	ldr	r2, [r3, #8]
 8004792:	4b36      	ldr	r3, [pc, #216]	; (800486c <ADC_Enable+0xfc>)
 8004794:	4013      	ands	r3, r2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00d      	beq.n	80047b6 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800479e:	f043 0210 	orr.w	r2, r3, #16
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047aa:	f043 0201 	orr.w	r2, r3, #1
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e055      	b.n	8004862 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7ff fbbc 	bl	8003f38 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80047c0:	482b      	ldr	r0, [pc, #172]	; (8004870 <ADC_Enable+0x100>)
 80047c2:	f7ff fb31 	bl	8003e28 <LL_ADC_GetCommonPathInternalCh>
 80047c6:	4603      	mov	r3, r0
 80047c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00f      	beq.n	80047f0 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047d0:	4b28      	ldr	r3, [pc, #160]	; (8004874 <ADC_Enable+0x104>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	099b      	lsrs	r3, r3, #6
 80047d6:	4a28      	ldr	r2, [pc, #160]	; (8004878 <ADC_Enable+0x108>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	099b      	lsrs	r3, r3, #6
 80047de:	3301      	adds	r3, #1
 80047e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80047e2:	e002      	b.n	80047ea <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	3b01      	subs	r3, #1
 80047e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80047ea:	68bb      	ldr	r3, [r7, #8]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d1f9      	bne.n	80047e4 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	7e5b      	ldrb	r3, [r3, #25]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d033      	beq.n	8004860 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80047f8:	f7ff fae8 	bl	8003dcc <HAL_GetTick>
 80047fc:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80047fe:	e028      	b.n	8004852 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4618      	mov	r0, r3
 8004806:	f7ff fbaa 	bl	8003f5e <LL_ADC_IsEnabled>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d104      	bne.n	800481a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4618      	mov	r0, r3
 8004816:	f7ff fb8f 	bl	8003f38 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800481a:	f7ff fad7 	bl	8003dcc <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d914      	bls.n	8004852 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b01      	cmp	r3, #1
 8004834:	d00d      	beq.n	8004852 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483a:	f043 0210 	orr.w	r2, r3, #16
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004846:	f043 0201 	orr.w	r2, r3, #1
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e007      	b.n	8004862 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b01      	cmp	r3, #1
 800485e:	d1cf      	bne.n	8004800 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	80000017 	.word	0x80000017
 8004870:	40012708 	.word	0x40012708
 8004874:	20000000 	.word	0x20000000
 8004878:	053e2d63 	.word	0x053e2d63

0800487c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004884:	bf00      	nop
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	bc80      	pop	{r7}
 800488c:	4770      	bx	lr

0800488e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	bc80      	pop	{r7}
 800489e:	4770      	bx	lr

080048a0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80048a8:	bf00      	nop
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr

080048b2 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b083      	sub	sp, #12
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80048ba:	bf00      	nop
 80048bc:	370c      	adds	r7, #12
 80048be:	46bd      	mov	sp, r7
 80048c0:	bc80      	pop	{r7}
 80048c2:	4770      	bx	lr

080048c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048d4:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048e0:	4013      	ands	r3, r2
 80048e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048f6:	4a04      	ldr	r2, [pc, #16]	; (8004908 <__NVIC_SetPriorityGrouping+0x44>)
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	60d3      	str	r3, [r2, #12]
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	bc80      	pop	{r7}
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	e000ed00 	.word	0xe000ed00

0800490c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004910:	4b04      	ldr	r3, [pc, #16]	; (8004924 <__NVIC_GetPriorityGrouping+0x18>)
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	0a1b      	lsrs	r3, r3, #8
 8004916:	f003 0307 	and.w	r3, r3, #7
}
 800491a:	4618      	mov	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	e000ed00 	.word	0xe000ed00

08004928 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004936:	2b00      	cmp	r3, #0
 8004938:	db0b      	blt.n	8004952 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	f003 021f 	and.w	r2, r3, #31
 8004940:	4906      	ldr	r1, [pc, #24]	; (800495c <__NVIC_EnableIRQ+0x34>)
 8004942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004946:	095b      	lsrs	r3, r3, #5
 8004948:	2001      	movs	r0, #1
 800494a:	fa00 f202 	lsl.w	r2, r0, r2
 800494e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	bc80      	pop	{r7}
 800495a:	4770      	bx	lr
 800495c:	e000e100 	.word	0xe000e100

08004960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	4603      	mov	r3, r0
 8004968:	6039      	str	r1, [r7, #0]
 800496a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800496c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004970:	2b00      	cmp	r3, #0
 8004972:	db0a      	blt.n	800498a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	b2da      	uxtb	r2, r3
 8004978:	490c      	ldr	r1, [pc, #48]	; (80049ac <__NVIC_SetPriority+0x4c>)
 800497a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800497e:	0112      	lsls	r2, r2, #4
 8004980:	b2d2      	uxtb	r2, r2
 8004982:	440b      	add	r3, r1
 8004984:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004988:	e00a      	b.n	80049a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	b2da      	uxtb	r2, r3
 800498e:	4908      	ldr	r1, [pc, #32]	; (80049b0 <__NVIC_SetPriority+0x50>)
 8004990:	79fb      	ldrb	r3, [r7, #7]
 8004992:	f003 030f 	and.w	r3, r3, #15
 8004996:	3b04      	subs	r3, #4
 8004998:	0112      	lsls	r2, r2, #4
 800499a:	b2d2      	uxtb	r2, r2
 800499c:	440b      	add	r3, r1
 800499e:	761a      	strb	r2, [r3, #24]
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	e000e100 	.word	0xe000e100
 80049b0:	e000ed00 	.word	0xe000ed00

080049b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b089      	sub	sp, #36	; 0x24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f003 0307 	and.w	r3, r3, #7
 80049c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	f1c3 0307 	rsb	r3, r3, #7
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	bf28      	it	cs
 80049d2:	2304      	movcs	r3, #4
 80049d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	3304      	adds	r3, #4
 80049da:	2b06      	cmp	r3, #6
 80049dc:	d902      	bls.n	80049e4 <NVIC_EncodePriority+0x30>
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	3b03      	subs	r3, #3
 80049e2:	e000      	b.n	80049e6 <NVIC_EncodePriority+0x32>
 80049e4:	2300      	movs	r3, #0
 80049e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e8:	f04f 32ff 	mov.w	r2, #4294967295
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	fa02 f303 	lsl.w	r3, r2, r3
 80049f2:	43da      	mvns	r2, r3
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	401a      	ands	r2, r3
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	fa01 f303 	lsl.w	r3, r1, r3
 8004a06:	43d9      	mvns	r1, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a0c:	4313      	orrs	r3, r2
         );
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3724      	adds	r7, #36	; 0x24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr

08004a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a28:	d301      	bcc.n	8004a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e00f      	b.n	8004a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a2e:	4a0a      	ldr	r2, [pc, #40]	; (8004a58 <SysTick_Config+0x40>)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a36:	210f      	movs	r1, #15
 8004a38:	f04f 30ff 	mov.w	r0, #4294967295
 8004a3c:	f7ff ff90 	bl	8004960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a40:	4b05      	ldr	r3, [pc, #20]	; (8004a58 <SysTick_Config+0x40>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a46:	4b04      	ldr	r3, [pc, #16]	; (8004a58 <SysTick_Config+0x40>)
 8004a48:	2207      	movs	r2, #7
 8004a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a4c:	2300      	movs	r3, #0
}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3708      	adds	r7, #8
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	e000e010 	.word	0xe000e010

08004a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f7ff ff2d 	bl	80048c4 <__NVIC_SetPriorityGrouping>
}
 8004a6a:	bf00      	nop
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a72:	b580      	push	{r7, lr}
 8004a74:	b086      	sub	sp, #24
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	4603      	mov	r3, r0
 8004a7a:	60b9      	str	r1, [r7, #8]
 8004a7c:	607a      	str	r2, [r7, #4]
 8004a7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a80:	f7ff ff44 	bl	800490c <__NVIC_GetPriorityGrouping>
 8004a84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	6978      	ldr	r0, [r7, #20]
 8004a8c:	f7ff ff92 	bl	80049b4 <NVIC_EncodePriority>
 8004a90:	4602      	mov	r2, r0
 8004a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a96:	4611      	mov	r1, r2
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff ff61 	bl	8004960 <__NVIC_SetPriority>
}
 8004a9e:	bf00      	nop
 8004aa0:	3718      	adds	r7, #24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b082      	sub	sp, #8
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	4603      	mov	r3, r0
 8004aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7ff ff37 	bl	8004928 <__NVIC_EnableIRQ>
}
 8004aba:	bf00      	nop
 8004abc:	3708      	adds	r7, #8
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}

08004ac2 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ac2:	b580      	push	{r7, lr}
 8004ac4:	b082      	sub	sp, #8
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7ff ffa4 	bl	8004a18 <SysTick_Config>
 8004ad0:	4603      	mov	r3, r0
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3708      	adds	r7, #8
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
	...

08004adc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b087      	sub	sp, #28
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004aea:	e140      	b.n	8004d6e <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	2101      	movs	r1, #1
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	fa01 f303 	lsl.w	r3, r1, r3
 8004af8:	4013      	ands	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 8132 	beq.w	8004d68 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f003 0303 	and.w	r3, r3, #3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d005      	beq.n	8004b1c <HAL_GPIO_Init+0x40>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f003 0303 	and.w	r3, r3, #3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d130      	bne.n	8004b7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	2203      	movs	r2, #3
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	693a      	ldr	r2, [r7, #16]
 8004b30:	4013      	ands	r3, r2
 8004b32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	693a      	ldr	r2, [r7, #16]
 8004b4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b52:	2201      	movs	r2, #1
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5a:	43db      	mvns	r3, r3
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	091b      	lsrs	r3, r3, #4
 8004b68:	f003 0201 	and.w	r2, r3, #1
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d017      	beq.n	8004bba <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	2203      	movs	r2, #3
 8004b96:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9a:	43db      	mvns	r3, r3
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	689a      	ldr	r2, [r3, #8]
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bae:	693a      	ldr	r2, [r7, #16]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f003 0303 	and.w	r3, r3, #3
 8004bc2:	2b02      	cmp	r3, #2
 8004bc4:	d123      	bne.n	8004c0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	08da      	lsrs	r2, r3, #3
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	3208      	adds	r2, #8
 8004bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	220f      	movs	r2, #15
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	43db      	mvns	r3, r3
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	4013      	ands	r3, r2
 8004be8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	691a      	ldr	r2, [r3, #16]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f003 0307 	and.w	r3, r3, #7
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	08da      	lsrs	r2, r3, #3
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	3208      	adds	r2, #8
 8004c08:	6939      	ldr	r1, [r7, #16]
 8004c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	2203      	movs	r2, #3
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	4013      	ands	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f003 0203 	and.w	r2, r3, #3
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 808c 	beq.w	8004d68 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004c50:	4a4e      	ldr	r2, [pc, #312]	; (8004d8c <HAL_GPIO_Init+0x2b0>)
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	089b      	lsrs	r3, r3, #2
 8004c56:	3302      	adds	r3, #2
 8004c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	f003 0303 	and.w	r3, r3, #3
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	2207      	movs	r2, #7
 8004c68:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6c:	43db      	mvns	r3, r3
 8004c6e:	693a      	ldr	r2, [r7, #16]
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004c7a:	d00d      	beq.n	8004c98 <HAL_GPIO_Init+0x1bc>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a44      	ldr	r2, [pc, #272]	; (8004d90 <HAL_GPIO_Init+0x2b4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d007      	beq.n	8004c94 <HAL_GPIO_Init+0x1b8>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a43      	ldr	r2, [pc, #268]	; (8004d94 <HAL_GPIO_Init+0x2b8>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d101      	bne.n	8004c90 <HAL_GPIO_Init+0x1b4>
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	e004      	b.n	8004c9a <HAL_GPIO_Init+0x1be>
 8004c90:	2307      	movs	r3, #7
 8004c92:	e002      	b.n	8004c9a <HAL_GPIO_Init+0x1be>
 8004c94:	2301      	movs	r3, #1
 8004c96:	e000      	b.n	8004c9a <HAL_GPIO_Init+0x1be>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	697a      	ldr	r2, [r7, #20]
 8004c9c:	f002 0203 	and.w	r2, r2, #3
 8004ca0:	0092      	lsls	r2, r2, #2
 8004ca2:	4093      	lsls	r3, r2
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004caa:	4938      	ldr	r1, [pc, #224]	; (8004d8c <HAL_GPIO_Init+0x2b0>)
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	089b      	lsrs	r3, r3, #2
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	693a      	ldr	r2, [r7, #16]
 8004cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cb8:	4b37      	ldr	r3, [pc, #220]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	43db      	mvns	r3, r3
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d003      	beq.n	8004cdc <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cdc:	4a2e      	ldr	r2, [pc, #184]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004ce2:	4b2d      	ldr	r3, [pc, #180]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	43db      	mvns	r3, r3
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d003      	beq.n	8004d06 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d06:	4a24      	ldr	r2, [pc, #144]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004d0c:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004d0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d12:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	43db      	mvns	r3, r3
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d003      	beq.n	8004d32 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004d32:	4a19      	ldr	r2, [pc, #100]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004d3a:	4b17      	ldr	r3, [pc, #92]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004d3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d40:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	43db      	mvns	r3, r3
 8004d46:	693a      	ldr	r2, [r7, #16]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004d58:	693a      	ldr	r2, [r7, #16]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004d60:	4a0d      	ldr	r2, [pc, #52]	; (8004d98 <HAL_GPIO_Init+0x2bc>)
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	f47f aeb7 	bne.w	8004aec <HAL_GPIO_Init+0x10>
  }
}
 8004d7e:	bf00      	nop
 8004d80:	bf00      	nop
 8004d82:	371c      	adds	r7, #28
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bc80      	pop	{r7}
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	40010000 	.word	0x40010000
 8004d90:	48000400 	.word	0x48000400
 8004d94:	48000800 	.word	0x48000800
 8004d98:	58000800 	.word	0x58000800

08004d9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	807b      	strh	r3, [r7, #2]
 8004da8:	4613      	mov	r3, r2
 8004daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dac:	787b      	ldrb	r3, [r7, #1]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004db2:	887a      	ldrh	r2, [r7, #2]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004db8:	e002      	b.n	8004dc0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dba:	887a      	ldrh	r2, [r7, #2]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
	...

08004dcc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	88fb      	ldrh	r3, [r7, #6]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d006      	beq.n	8004df0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004de2:	4a05      	ldr	r2, [pc, #20]	; (8004df8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004de4:	88fb      	ldrh	r3, [r7, #6]
 8004de6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004de8:	88fb      	ldrh	r3, [r7, #6]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f7fe fca6 	bl	800373c <HAL_GPIO_EXTI_Callback>
  }
}
 8004df0:	bf00      	nop
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	58000800 	.word	0x58000800

08004dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e081      	b.n	8004f12 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fe fd3e 	bl	80038a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2224      	movs	r2, #36	; 0x24
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f022 0201 	bic.w	r2, r2, #1
 8004e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689a      	ldr	r2, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	689a      	ldr	r2, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e72:	609a      	str	r2, [r3, #8]
 8004e74:	e006      	b.n	8004e84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004e82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d104      	bne.n	8004e96 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	6812      	ldr	r2, [r2, #0]
 8004ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ea8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004eb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691a      	ldr	r2, [r3, #16]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1a      	ldr	r2, [r3, #32]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0201 	orr.w	r2, r2, #1
 8004ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2220      	movs	r2, #32
 8004efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
	...

08004f1c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af02      	add	r7, sp, #8
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	607a      	str	r2, [r7, #4]
 8004f26:	461a      	mov	r2, r3
 8004f28:	460b      	mov	r3, r1
 8004f2a:	817b      	strh	r3, [r7, #10]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b20      	cmp	r3, #32
 8004f3a:	f040 80da 	bne.w	80050f2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d101      	bne.n	8004f4c <HAL_I2C_Master_Transmit+0x30>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	e0d3      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f54:	f7fe ff3a 	bl	8003dcc <HAL_GetTick>
 8004f58:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	2319      	movs	r3, #25
 8004f60:	2201      	movs	r2, #1
 8004f62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f9e5 	bl	8005336 <I2C_WaitOnFlagUntilTimeout>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e0be      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2221      	movs	r2, #33	; 0x21
 8004f7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2210      	movs	r2, #16
 8004f82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2200      	movs	r2, #0
 8004f8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	893a      	ldrh	r2, [r7, #8]
 8004f96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa2:	b29b      	uxth	r3, r3
 8004fa4:	2bff      	cmp	r3, #255	; 0xff
 8004fa6:	d90e      	bls.n	8004fc6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	22ff      	movs	r2, #255	; 0xff
 8004fac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	8979      	ldrh	r1, [r7, #10]
 8004fb6:	4b51      	ldr	r3, [pc, #324]	; (80050fc <HAL_I2C_Master_Transmit+0x1e0>)
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fbe:	68f8      	ldr	r0, [r7, #12]
 8004fc0:	f000 fbdc 	bl	800577c <I2C_TransferConfig>
 8004fc4:	e06c      	b.n	80050a0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	8979      	ldrh	r1, [r7, #10]
 8004fd8:	4b48      	ldr	r3, [pc, #288]	; (80050fc <HAL_I2C_Master_Transmit+0x1e0>)
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 fbcb 	bl	800577c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004fe6:	e05b      	b.n	80050a0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	6a39      	ldr	r1, [r7, #32]
 8004fec:	68f8      	ldr	r0, [r7, #12]
 8004fee:	f000 f9e2 	bl	80053b6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d001      	beq.n	8004ffc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e07b      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005000:	781a      	ldrb	r2, [r3, #0]
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	1c5a      	adds	r2, r3, #1
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005016:	b29b      	uxth	r3, r3
 8005018:	3b01      	subs	r3, #1
 800501a:	b29a      	uxth	r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005030:	b29b      	uxth	r3, r3
 8005032:	2b00      	cmp	r3, #0
 8005034:	d034      	beq.n	80050a0 <HAL_I2C_Master_Transmit+0x184>
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503a:	2b00      	cmp	r3, #0
 800503c:	d130      	bne.n	80050a0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	6a3b      	ldr	r3, [r7, #32]
 8005044:	2200      	movs	r2, #0
 8005046:	2180      	movs	r1, #128	; 0x80
 8005048:	68f8      	ldr	r0, [r7, #12]
 800504a:	f000 f974 	bl	8005336 <I2C_WaitOnFlagUntilTimeout>
 800504e:	4603      	mov	r3, r0
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e04d      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800505c:	b29b      	uxth	r3, r3
 800505e:	2bff      	cmp	r3, #255	; 0xff
 8005060:	d90e      	bls.n	8005080 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	22ff      	movs	r2, #255	; 0xff
 8005066:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800506c:	b2da      	uxtb	r2, r3
 800506e:	8979      	ldrh	r1, [r7, #10]
 8005070:	2300      	movs	r3, #0
 8005072:	9300      	str	r3, [sp, #0]
 8005074:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f000 fb7f 	bl	800577c <I2C_TransferConfig>
 800507e:	e00f      	b.n	80050a0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005084:	b29a      	uxth	r2, r3
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508e:	b2da      	uxtb	r2, r3
 8005090:	8979      	ldrh	r1, [r7, #10]
 8005092:	2300      	movs	r3, #0
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 fb6e 	bl	800577c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d19e      	bne.n	8004fe8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	6a39      	ldr	r1, [r7, #32]
 80050ae:	68f8      	ldr	r0, [r7, #12]
 80050b0:	f000 f9c1 	bl	8005436 <I2C_WaitOnSTOPFlagUntilTimeout>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e01a      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2220      	movs	r2, #32
 80050c4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	6859      	ldr	r1, [r3, #4]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	4b0b      	ldr	r3, [pc, #44]	; (8005100 <HAL_I2C_Master_Transmit+0x1e4>)
 80050d2:	400b      	ands	r3, r1
 80050d4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2220      	movs	r2, #32
 80050da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80050ee:	2300      	movs	r3, #0
 80050f0:	e000      	b.n	80050f4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80050f2:	2302      	movs	r3, #2
  }
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3718      	adds	r7, #24
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}
 80050fc:	80002000 	.word	0x80002000
 8005100:	fe00e800 	.word	0xfe00e800

08005104 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b088      	sub	sp, #32
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	607a      	str	r2, [r7, #4]
 800510e:	461a      	mov	r2, r3
 8005110:	460b      	mov	r3, r1
 8005112:	817b      	strh	r3, [r7, #10]
 8005114:	4613      	mov	r3, r2
 8005116:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b20      	cmp	r3, #32
 8005122:	f040 80db 	bne.w	80052dc <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800512c:	2b01      	cmp	r3, #1
 800512e:	d101      	bne.n	8005134 <HAL_I2C_Master_Receive+0x30>
 8005130:	2302      	movs	r3, #2
 8005132:	e0d4      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800513c:	f7fe fe46 	bl	8003dcc <HAL_GetTick>
 8005140:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	2319      	movs	r3, #25
 8005148:	2201      	movs	r2, #1
 800514a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 f8f1 	bl	8005336 <I2C_WaitOnFlagUntilTimeout>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e0bf      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2222      	movs	r2, #34	; 0x22
 8005162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2210      	movs	r2, #16
 800516a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2200      	movs	r2, #0
 8005172:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	893a      	ldrh	r2, [r7, #8]
 800517e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800518a:	b29b      	uxth	r3, r3
 800518c:	2bff      	cmp	r3, #255	; 0xff
 800518e:	d90e      	bls.n	80051ae <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	22ff      	movs	r2, #255	; 0xff
 8005194:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519a:	b2da      	uxtb	r2, r3
 800519c:	8979      	ldrh	r1, [r7, #10]
 800519e:	4b52      	ldr	r3, [pc, #328]	; (80052e8 <HAL_I2C_Master_Receive+0x1e4>)
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80051a6:	68f8      	ldr	r0, [r7, #12]
 80051a8:	f000 fae8 	bl	800577c <I2C_TransferConfig>
 80051ac:	e06d      	b.n	800528a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	8979      	ldrh	r1, [r7, #10]
 80051c0:	4b49      	ldr	r3, [pc, #292]	; (80052e8 <HAL_I2C_Master_Receive+0x1e4>)
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fad7 	bl	800577c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80051ce:	e05c      	b.n	800528a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	6a39      	ldr	r1, [r7, #32]
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f96b 	bl	80054b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e07c      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ee:	b2d2      	uxtb	r2, r2
 80051f0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005200:	3b01      	subs	r3, #1
 8005202:	b29a      	uxth	r2, r3
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29a      	uxth	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521a:	b29b      	uxth	r3, r3
 800521c:	2b00      	cmp	r3, #0
 800521e:	d034      	beq.n	800528a <HAL_I2C_Master_Receive+0x186>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005224:	2b00      	cmp	r3, #0
 8005226:	d130      	bne.n	800528a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	6a3b      	ldr	r3, [r7, #32]
 800522e:	2200      	movs	r2, #0
 8005230:	2180      	movs	r1, #128	; 0x80
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f87f 	bl	8005336 <I2C_WaitOnFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d001      	beq.n	8005242 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e04d      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005246:	b29b      	uxth	r3, r3
 8005248:	2bff      	cmp	r3, #255	; 0xff
 800524a:	d90e      	bls.n	800526a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	22ff      	movs	r2, #255	; 0xff
 8005250:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005256:	b2da      	uxtb	r2, r3
 8005258:	8979      	ldrh	r1, [r7, #10]
 800525a:	2300      	movs	r3, #0
 800525c:	9300      	str	r3, [sp, #0]
 800525e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 fa8a 	bl	800577c <I2C_TransferConfig>
 8005268:	e00f      	b.n	800528a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005278:	b2da      	uxtb	r2, r3
 800527a:	8979      	ldrh	r1, [r7, #10]
 800527c:	2300      	movs	r3, #0
 800527e:	9300      	str	r3, [sp, #0]
 8005280:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005284:	68f8      	ldr	r0, [r7, #12]
 8005286:	f000 fa79 	bl	800577c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d19d      	bne.n	80051d0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	6a39      	ldr	r1, [r7, #32]
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 f8cc 	bl	8005436 <I2C_WaitOnSTOPFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e01a      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2220      	movs	r2, #32
 80052ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6859      	ldr	r1, [r3, #4]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	4b0c      	ldr	r3, [pc, #48]	; (80052ec <HAL_I2C_Master_Receive+0x1e8>)
 80052bc:	400b      	ands	r3, r1
 80052be:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	e000      	b.n	80052de <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80052dc:	2302      	movs	r3, #2
  }
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	bf00      	nop
 80052e8:	80002400 	.word	0x80002400
 80052ec:	fe00e800 	.word	0xfe00e800

080052f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b083      	sub	sp, #12
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b02      	cmp	r3, #2
 8005304:	d103      	bne.n	800530e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2200      	movs	r2, #0
 800530c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b01      	cmp	r3, #1
 800531a:	d007      	beq.n	800532c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	699a      	ldr	r2, [r3, #24]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f042 0201 	orr.w	r2, r2, #1
 800532a:	619a      	str	r2, [r3, #24]
  }
}
 800532c:	bf00      	nop
 800532e:	370c      	adds	r7, #12
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr

08005336 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b084      	sub	sp, #16
 800533a:	af00      	add	r7, sp, #0
 800533c:	60f8      	str	r0, [r7, #12]
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	603b      	str	r3, [r7, #0]
 8005342:	4613      	mov	r3, r2
 8005344:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005346:	e022      	b.n	800538e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534e:	d01e      	beq.n	800538e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005350:	f7fe fd3c 	bl	8003dcc <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	429a      	cmp	r2, r3
 800535e:	d302      	bcc.n	8005366 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d113      	bne.n	800538e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800536a:	f043 0220 	orr.w	r2, r3, #32
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e00f      	b.n	80053ae <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	699a      	ldr	r2, [r3, #24]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4013      	ands	r3, r2
 8005398:	68ba      	ldr	r2, [r7, #8]
 800539a:	429a      	cmp	r2, r3
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d0cd      	beq.n	8005348 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80053c2:	e02c      	b.n	800541e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	68b9      	ldr	r1, [r7, #8]
 80053c8:	68f8      	ldr	r0, [r7, #12]
 80053ca:	f000 f8eb 	bl	80055a4 <I2C_IsErrorOccurred>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d001      	beq.n	80053d8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e02a      	b.n	800542e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053de:	d01e      	beq.n	800541e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e0:	f7fe fcf4 	bl	8003dcc <HAL_GetTick>
 80053e4:	4602      	mov	r2, r0
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	1ad3      	subs	r3, r2, r3
 80053ea:	68ba      	ldr	r2, [r7, #8]
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d113      	bne.n	800541e <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053fa:	f043 0220 	orr.w	r2, r3, #32
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2220      	movs	r2, #32
 8005406:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2200      	movs	r2, #0
 800540e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e007      	b.n	800542e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	f003 0302 	and.w	r3, r3, #2
 8005428:	2b02      	cmp	r3, #2
 800542a:	d1cb      	bne.n	80053c4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b084      	sub	sp, #16
 800543a:	af00      	add	r7, sp, #0
 800543c:	60f8      	str	r0, [r7, #12]
 800543e:	60b9      	str	r1, [r7, #8]
 8005440:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005442:	e028      	b.n	8005496 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	68b9      	ldr	r1, [r7, #8]
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f000 f8ab 	bl	80055a4 <I2C_IsErrorOccurred>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e026      	b.n	80054a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005458:	f7fe fcb8 	bl	8003dcc <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	429a      	cmp	r2, r3
 8005466:	d302      	bcc.n	800546e <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d113      	bne.n	8005496 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005472:	f043 0220 	orr.w	r2, r3, #32
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e007      	b.n	80054a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	f003 0320 	and.w	r3, r3, #32
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d1cf      	bne.n	8005444 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}
	...

080054b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	60f8      	str	r0, [r7, #12]
 80054b8:	60b9      	str	r1, [r7, #8]
 80054ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054bc:	e064      	b.n	8005588 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	68b9      	ldr	r1, [r7, #8]
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	f000 f86e 	bl	80055a4 <I2C_IsErrorOccurred>
 80054c8:	4603      	mov	r3, r0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d001      	beq.n	80054d2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e062      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	f003 0320 	and.w	r3, r3, #32
 80054dc:	2b20      	cmp	r3, #32
 80054de:	d138      	bne.n	8005552 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	699b      	ldr	r3, [r3, #24]
 80054e6:	f003 0304 	and.w	r3, r3, #4
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	d105      	bne.n	80054fa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80054f6:	2300      	movs	r3, #0
 80054f8:	e04e      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	2b10      	cmp	r3, #16
 8005506:	d107      	bne.n	8005518 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2210      	movs	r2, #16
 800550e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2204      	movs	r2, #4
 8005514:	645a      	str	r2, [r3, #68]	; 0x44
 8005516:	e002      	b.n	800551e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	2220      	movs	r2, #32
 8005524:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	6859      	ldr	r1, [r3, #4]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	4b1b      	ldr	r3, [pc, #108]	; (80055a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8005532:	400b      	ands	r3, r1
 8005534:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2220      	movs	r2, #32
 800553a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e022      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005552:	f7fe fc3b 	bl	8003dcc <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	429a      	cmp	r2, r3
 8005560:	d302      	bcc.n	8005568 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d10f      	bne.n	8005588 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800556c:	f043 0220 	orr.w	r2, r3, #32
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e007      	b.n	8005598 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	2b04      	cmp	r3, #4
 8005594:	d193      	bne.n	80054be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	fe00e800 	.word	0xfe00e800

080055a4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b08a      	sub	sp, #40	; 0x28
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b0:	2300      	movs	r3, #0
 80055b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	699b      	ldr	r3, [r3, #24]
 80055bc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80055be:	2300      	movs	r3, #0
 80055c0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	f003 0310 	and.w	r3, r3, #16
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d075      	beq.n	80056bc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2210      	movs	r2, #16
 80055d6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80055d8:	e056      	b.n	8005688 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e0:	d052      	beq.n	8005688 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80055e2:	f7fe fbf3 	bl	8003dcc <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d302      	bcc.n	80055f8 <I2C_IsErrorOccurred+0x54>
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d147      	bne.n	8005688 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005602:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800560a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005616:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800561a:	d12e      	bne.n	800567a <I2C_IsErrorOccurred+0xd6>
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005622:	d02a      	beq.n	800567a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005624:	7cfb      	ldrb	r3, [r7, #19]
 8005626:	2b20      	cmp	r3, #32
 8005628:	d027      	beq.n	800567a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005638:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800563a:	f7fe fbc7 	bl	8003dcc <HAL_GetTick>
 800563e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005640:	e01b      	b.n	800567a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005642:	f7fe fbc3 	bl	8003dcc <HAL_GetTick>
 8005646:	4602      	mov	r2, r0
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	1ad3      	subs	r3, r2, r3
 800564c:	2b19      	cmp	r3, #25
 800564e:	d914      	bls.n	800567a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005654:	f043 0220 	orr.w	r2, r3, #32
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2220      	movs	r2, #32
 8005660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2200      	movs	r2, #0
 8005670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	f003 0320 	and.w	r3, r3, #32
 8005684:	2b20      	cmp	r3, #32
 8005686:	d1dc      	bne.n	8005642 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	f003 0320 	and.w	r3, r3, #32
 8005692:	2b20      	cmp	r3, #32
 8005694:	d003      	beq.n	800569e <I2C_IsErrorOccurred+0xfa>
 8005696:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800569a:	2b00      	cmp	r3, #0
 800569c:	d09d      	beq.n	80055da <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800569e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d103      	bne.n	80056ae <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2220      	movs	r2, #32
 80056ac:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	f043 0304 	orr.w	r3, r3, #4
 80056b4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d00b      	beq.n	80056e6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80056ce:	6a3b      	ldr	r3, [r7, #32]
 80056d0:	f043 0301 	orr.w	r3, r3, #1
 80056d4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80056e6:	69bb      	ldr	r3, [r7, #24]
 80056e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00b      	beq.n	8005708 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80056f0:	6a3b      	ldr	r3, [r7, #32]
 80056f2:	f043 0308 	orr.w	r3, r3, #8
 80056f6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005700:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00b      	beq.n	800572a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005712:	6a3b      	ldr	r3, [r7, #32]
 8005714:	f043 0302 	orr.w	r3, r3, #2
 8005718:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005722:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800572a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800572e:	2b00      	cmp	r3, #0
 8005730:	d01c      	beq.n	800576c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005732:	68f8      	ldr	r0, [r7, #12]
 8005734:	f7ff fddc 	bl	80052f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6859      	ldr	r1, [r3, #4]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	4b0d      	ldr	r3, [pc, #52]	; (8005778 <I2C_IsErrorOccurred+0x1d4>)
 8005744:	400b      	ands	r3, r1
 8005746:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	431a      	orrs	r2, r3
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2220      	movs	r2, #32
 8005758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800576c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005770:	4618      	mov	r0, r3
 8005772:	3728      	adds	r7, #40	; 0x28
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	fe00e800 	.word	0xfe00e800

0800577c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800577c:	b480      	push	{r7}
 800577e:	b087      	sub	sp, #28
 8005780:	af00      	add	r7, sp, #0
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	607b      	str	r3, [r7, #4]
 8005786:	460b      	mov	r3, r1
 8005788:	817b      	strh	r3, [r7, #10]
 800578a:	4613      	mov	r3, r2
 800578c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800578e:	897b      	ldrh	r3, [r7, #10]
 8005790:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005794:	7a7b      	ldrb	r3, [r7, #9]
 8005796:	041b      	lsls	r3, r3, #16
 8005798:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800579c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80057a2:	6a3b      	ldr	r3, [r7, #32]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057aa:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	685a      	ldr	r2, [r3, #4]
 80057b2:	6a3b      	ldr	r3, [r7, #32]
 80057b4:	0d5b      	lsrs	r3, r3, #21
 80057b6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80057ba:	4b07      	ldr	r3, [pc, #28]	; (80057d8 <I2C_TransferConfig+0x5c>)
 80057bc:	430b      	orrs	r3, r1
 80057be:	43db      	mvns	r3, r3
 80057c0:	ea02 0103 	and.w	r1, r2, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80057ce:	bf00      	nop
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bc80      	pop	{r7}
 80057d6:	4770      	bx	lr
 80057d8:	03ff63ff 	.word	0x03ff63ff

080057dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	2b20      	cmp	r3, #32
 80057f0:	d138      	bne.n	8005864 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d101      	bne.n	8005800 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80057fc:	2302      	movs	r3, #2
 80057fe:	e032      	b.n	8005866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2224      	movs	r2, #36	; 0x24
 800580c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0201 	bic.w	r2, r2, #1
 800581e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800582e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6819      	ldr	r1, [r3, #0]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	430a      	orrs	r2, r1
 800583e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f042 0201 	orr.w	r2, r2, #1
 800584e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2220      	movs	r2, #32
 8005854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2200      	movs	r2, #0
 800585c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	e000      	b.n	8005866 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005864:	2302      	movs	r3, #2
  }
}
 8005866:	4618      	mov	r0, r3
 8005868:	370c      	adds	r7, #12
 800586a:	46bd      	mov	sp, r7
 800586c:	bc80      	pop	{r7}
 800586e:	4770      	bx	lr

08005870 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
 8005878:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005880:	b2db      	uxtb	r3, r3
 8005882:	2b20      	cmp	r3, #32
 8005884:	d139      	bne.n	80058fa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800588c:	2b01      	cmp	r3, #1
 800588e:	d101      	bne.n	8005894 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005890:	2302      	movs	r3, #2
 8005892:	e033      	b.n	80058fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2224      	movs	r2, #36	; 0x24
 80058a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0201 	bic.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80058c2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f042 0201 	orr.w	r2, r2, #1
 80058e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	e000      	b.n	80058fc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80058fa:	2302      	movs	r3, #2
  }
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	bc80      	pop	{r7}
 8005904:	4770      	bx	lr
	...

08005908 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005908:	b480      	push	{r7}
 800590a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800590c:	4b04      	ldr	r3, [pc, #16]	; (8005920 <HAL_PWR_EnableBkUpAccess+0x18>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a03      	ldr	r2, [pc, #12]	; (8005920 <HAL_PWR_EnableBkUpAccess+0x18>)
 8005912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005916:	6013      	str	r3, [r2, #0]
}
 8005918:	bf00      	nop
 800591a:	46bd      	mov	sp, r7
 800591c:	bc80      	pop	{r7}
 800591e:	4770      	bx	lr
 8005920:	58000400 	.word	0x58000400

08005924 <HAL_PWR_DisableBkUpAccess>:
  * @brief  Disable access to the backup domain
  *         (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8005928:	4b04      	ldr	r3, [pc, #16]	; (800593c <HAL_PWR_DisableBkUpAccess+0x18>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a03      	ldr	r2, [pc, #12]	; (800593c <HAL_PWR_DisableBkUpAccess+0x18>)
 800592e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005932:	6013      	str	r3, [r2, #0]
}
 8005934:	bf00      	nop
 8005936:	46bd      	mov	sp, r7
 8005938:	bc80      	pop	{r7}
 800593a:	4770      	bx	lr
 800593c:	58000400 	.word	0x58000400

08005940 <LL_PWR_EnableBootC2>:
  *         refer to function @ref LL_PWR_IsActiveFlag_C2BOOTS().
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
 8005940:	b480      	push	{r7}
 8005942:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8005944:	4b04      	ldr	r3, [pc, #16]	; (8005958 <LL_PWR_EnableBootC2+0x18>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	4a03      	ldr	r2, [pc, #12]	; (8005958 <LL_PWR_EnableBootC2+0x18>)
 800594a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800594e:	60d3      	str	r3, [r2, #12]
}
 8005950:	bf00      	nop
 8005952:	46bd      	mov	sp, r7
 8005954:	bc80      	pop	{r7}
 8005956:	4770      	bx	lr
 8005958:	58000400 	.word	0x58000400

0800595c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800595c:	b480      	push	{r7}
 800595e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005960:	4b03      	ldr	r3, [pc, #12]	; (8005970 <HAL_PWREx_GetVoltageRange+0x14>)
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005968:	4618      	mov	r0, r3
 800596a:	46bd      	mov	sp, r7
 800596c:	bc80      	pop	{r7}
 800596e:	4770      	bx	lr
 8005970:	58000400 	.word	0x58000400

08005974 <HAL_PWREx_ReleaseCore>:
  *             This parameter can be one of the following values:
  *             @arg PWR_CORE_CPU2: Release the CPU2 from holding.
  * @retval None
  */
void HAL_PWREx_ReleaseCore(uint32_t CPU)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU));

  LL_PWR_EnableBootC2();
 800597c:	f7ff ffe0 	bl	8005940 <LL_PWR_EnableBootC2>
}
 8005980:	bf00      	nop
 8005982:	3708      	adds	r7, #8
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <LL_PWR_IsEnabledBkUpAccess>:
{
 8005988:	b480      	push	{r7}
 800598a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800598c:	4b06      	ldr	r3, [pc, #24]	; (80059a8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005998:	d101      	bne.n	800599e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800599a:	2301      	movs	r3, #1
 800599c:	e000      	b.n	80059a0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800599e:	2300      	movs	r3, #0
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bc80      	pop	{r7}
 80059a6:	4770      	bx	lr
 80059a8:	58000400 	.word	0x58000400

080059ac <LL_RCC_HSE_EnableTcxo>:
{
 80059ac:	b480      	push	{r7}
 80059ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80059b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80059be:	6013      	str	r3, [r2, #0]
}
 80059c0:	bf00      	nop
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bc80      	pop	{r7}
 80059c6:	4770      	bx	lr

080059c8 <LL_RCC_HSE_DisableTcxo>:
{
 80059c8:	b480      	push	{r7}
 80059ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80059cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80059d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059da:	6013      	str	r3, [r2, #0]
}
 80059dc:	bf00      	nop
 80059de:	46bd      	mov	sp, r7
 80059e0:	bc80      	pop	{r7}
 80059e2:	4770      	bx	lr

080059e4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80059e4:	b480      	push	{r7}
 80059e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80059e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059f6:	d101      	bne.n	80059fc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80059f8:	2301      	movs	r3, #1
 80059fa:	e000      	b.n	80059fe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bc80      	pop	{r7}
 8005a04:	4770      	bx	lr

08005a06 <LL_RCC_HSE_Enable>:
{
 8005a06:	b480      	push	{r7}
 8005a08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005a0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a18:	6013      	str	r3, [r2, #0]
}
 8005a1a:	bf00      	nop
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bc80      	pop	{r7}
 8005a20:	4770      	bx	lr

08005a22 <LL_RCC_HSE_Disable>:
{
 8005a22:	b480      	push	{r7}
 8005a24:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005a26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a34:	6013      	str	r3, [r2, #0]
}
 8005a36:	bf00      	nop
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr

08005a3e <LL_RCC_HSE_IsReady>:
{
 8005a3e:	b480      	push	{r7}
 8005a40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005a50:	d101      	bne.n	8005a56 <LL_RCC_HSE_IsReady+0x18>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <LL_RCC_HSE_IsReady+0x1a>
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr

08005a60 <LL_RCC_HSI_Enable>:
{
 8005a60:	b480      	push	{r7}
 8005a62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a72:	6013      	str	r3, [r2, #0]
}
 8005a74:	bf00      	nop
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr

08005a7c <LL_RCC_HSI_Disable>:
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005a80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a8e:	6013      	str	r3, [r2, #0]
}
 8005a90:	bf00      	nop
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bc80      	pop	{r7}
 8005a96:	4770      	bx	lr

08005a98 <LL_RCC_HSI_IsReady>:
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aa6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005aaa:	d101      	bne.n	8005ab0 <LL_RCC_HSI_IsReady+0x18>
 8005aac:	2301      	movs	r3, #1
 8005aae:	e000      	b.n	8005ab2 <LL_RCC_HSI_IsReady+0x1a>
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bc80      	pop	{r7}
 8005ab8:	4770      	bx	lr

08005aba <LL_RCC_HSI_SetCalibTrimming>:
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005ac2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	061b      	lsls	r3, r3, #24
 8005ad0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	604b      	str	r3, [r1, #4]
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr

08005ae2 <LL_RCC_LSE_IsReady>:
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005ae6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d101      	bne.n	8005afa <LL_RCC_LSE_IsReady+0x18>
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <LL_RCC_LSE_IsReady+0x1a>
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bc80      	pop	{r7}
 8005b02:	4770      	bx	lr

08005b04 <LL_RCC_LSI_Enable>:
{
 8005b04:	b480      	push	{r7}
 8005b06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b14:	f043 0301 	orr.w	r3, r3, #1
 8005b18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005b1c:	bf00      	nop
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bc80      	pop	{r7}
 8005b22:	4770      	bx	lr

08005b24 <LL_RCC_LSI_Disable>:
{
 8005b24:	b480      	push	{r7}
 8005b26:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005b3c:	bf00      	nop
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr

08005b44 <LL_RCC_LSI_IsReady>:
{
 8005b44:	b480      	push	{r7}
 8005b46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005b48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b50:	f003 0302 	and.w	r3, r3, #2
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d101      	bne.n	8005b5c <LL_RCC_LSI_IsReady+0x18>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e000      	b.n	8005b5e <LL_RCC_LSI_IsReady+0x1a>
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bc80      	pop	{r7}
 8005b64:	4770      	bx	lr

08005b66 <LL_RCC_MSI_Enable>:
{
 8005b66:	b480      	push	{r7}
 8005b68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005b6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b74:	f043 0301 	orr.w	r3, r3, #1
 8005b78:	6013      	str	r3, [r2, #0]
}
 8005b7a:	bf00      	nop
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bc80      	pop	{r7}
 8005b80:	4770      	bx	lr

08005b82 <LL_RCC_MSI_Disable>:
{
 8005b82:	b480      	push	{r7}
 8005b84:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	6013      	str	r3, [r2, #0]
}
 8005b96:	bf00      	nop
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bc80      	pop	{r7}
 8005b9c:	4770      	bx	lr

08005b9e <LL_RCC_MSI_IsReady>:
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005ba2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d101      	bne.n	8005bb4 <LL_RCC_MSI_IsReady+0x16>
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e000      	b.n	8005bb6 <LL_RCC_MSI_IsReady+0x18>
 8005bb4:	2300      	movs	r3, #0
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr

08005bbe <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005bc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d101      	bne.n	8005bd4 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e000      	b.n	8005bd6 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bc80      	pop	{r7}
 8005bdc:	4770      	bx	lr

08005bde <LL_RCC_MSI_GetRange>:
{
 8005bde:	b480      	push	{r7}
 8005be0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005be2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005bf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c00:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bc80      	pop	{r7}
 8005c0a:	4770      	bx	lr

08005c0c <LL_RCC_MSI_SetCalibTrimming>:
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005c14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	021b      	lsls	r3, r3, #8
 8005c22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c26:	4313      	orrs	r3, r2
 8005c28:	604b      	str	r3, [r1, #4]
}
 8005c2a:	bf00      	nop
 8005c2c:	370c      	adds	r7, #12
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bc80      	pop	{r7}
 8005c32:	4770      	bx	lr

08005c34 <LL_RCC_SetSysClkSource>:
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005c3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f023 0203 	bic.w	r2, r3, #3
 8005c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	608b      	str	r3, [r1, #8]
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bc80      	pop	{r7}
 8005c58:	4770      	bx	lr

08005c5a <LL_RCC_GetSysClkSource>:
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 030c 	and.w	r3, r3, #12
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr

08005c70 <LL_RCC_SetAHBPrescaler>:
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	608b      	str	r3, [r1, #8]
}
 8005c8c:	bf00      	nop
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bc80      	pop	{r7}
 8005c94:	4770      	bx	lr

08005c96 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8005c9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ca2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005ca6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005caa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005cb6:	bf00      	nop
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	bc80      	pop	{r7}
 8005cbe:	4770      	bx	lr

08005cc0 <LL_RCC_SetAHB3Prescaler>:
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b083      	sub	sp, #12
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005cc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ccc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005cd0:	f023 020f 	bic.w	r2, r3, #15
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	091b      	lsrs	r3, r3, #4
 8005cd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005ce2:	bf00      	nop
 8005ce4:	370c      	adds	r7, #12
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bc80      	pop	{r7}
 8005cea:	4770      	bx	lr

08005cec <LL_RCC_SetAPB1Prescaler>:
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005cf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005cfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	608b      	str	r3, [r1, #8]
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr

08005d12 <LL_RCC_SetAPB2Prescaler>:
{
 8005d12:	b480      	push	{r7}
 8005d14:	b083      	sub	sp, #12
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	608b      	str	r3, [r1, #8]
}
 8005d2e:	bf00      	nop
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr

08005d38 <LL_RCC_GetAHBPrescaler>:
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	bc80      	pop	{r7}
 8005d4c:	4770      	bx	lr

08005d4e <LL_RCC_GetAHB3Prescaler>:
{
 8005d4e:	b480      	push	{r7}
 8005d50:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d56:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bc80      	pop	{r7}
 8005d66:	4770      	bx	lr

08005d68 <LL_RCC_GetAPB1Prescaler>:
{
 8005d68:	b480      	push	{r7}
 8005d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005d6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr

08005d7e <LL_RCC_GetAPB2Prescaler>:
{
 8005d7e:	b480      	push	{r7}
 8005d80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bc80      	pop	{r7}
 8005d92:	4770      	bx	lr

08005d94 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005d94:	b480      	push	{r7}
 8005d96:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005da6:	6013      	str	r3, [r2, #0]
}
 8005da8:	bf00      	nop
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bc80      	pop	{r7}
 8005dae:	4770      	bx	lr

08005db0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005db0:	b480      	push	{r7}
 8005db2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005db4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dc2:	6013      	str	r3, [r2, #0]
}
 8005dc4:	bf00      	nop
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr

08005dcc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dda:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005dde:	d101      	bne.n	8005de4 <LL_RCC_PLL_IsReady+0x18>
 8005de0:	2301      	movs	r3, #1
 8005de2:	e000      	b.n	8005de6 <LL_RCC_PLL_IsReady+0x1a>
 8005de4:	2300      	movs	r3, #0
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bc80      	pop	{r7}
 8005dec:	4770      	bx	lr

08005dee <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005dee:	b480      	push	{r7}
 8005df0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005df2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	0a1b      	lsrs	r3, r3, #8
 8005dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bc80      	pop	{r7}
 8005e04:	4770      	bx	lr

08005e06 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005e06:	b480      	push	{r7}
 8005e08:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005e0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	46bd      	mov	sp, r7
 8005e18:	bc80      	pop	{r7}
 8005e1a:	4770      	bx	lr

08005e1c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005e20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bc80      	pop	{r7}
 8005e30:	4770      	bx	lr

08005e32 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005e32:	b480      	push	{r7}
 8005e34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005e36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e3a:	68db      	ldr	r3, [r3, #12]
 8005e3c:	f003 0303 	and.w	r3, r3, #3
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bc80      	pop	{r7}
 8005e46:	4770      	bx	lr

08005e48 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005e4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e5a:	d101      	bne.n	8005e60 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e000      	b.n	8005e62 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bc80      	pop	{r7}
 8005e68:	4770      	bx	lr

08005e6a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8005e6a:	b480      	push	{r7}
 8005e6c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8005e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e72:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e7a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e7e:	d101      	bne.n	8005e84 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8005e80:	2301      	movs	r3, #1
 8005e82:	e000      	b.n	8005e86 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bc80      	pop	{r7}
 8005e8c:	4770      	bx	lr

08005e8e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005e8e:	b480      	push	{r7}
 8005e90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005e92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e96:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ea2:	d101      	bne.n	8005ea8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e000      	b.n	8005eaa <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005ea8:	2300      	movs	r3, #0
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr

08005eb2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005eb2:	b480      	push	{r7}
 8005eb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eba:	689b      	ldr	r3, [r3, #8]
 8005ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ec0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ec4:	d101      	bne.n	8005eca <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	e000      	b.n	8005ecc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bc80      	pop	{r7}
 8005ed2:	4770      	bx	lr

08005ed4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005ed8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ee2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ee6:	d101      	bne.n	8005eec <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e000      	b.n	8005eee <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bc80      	pop	{r7}
 8005ef4:	4770      	bx	lr
	...

08005ef8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b088      	sub	sp, #32
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e38b      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f0a:	f7ff fea6 	bl	8005c5a <LL_RCC_GetSysClkSource>
 8005f0e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f10:	f7ff ff8f 	bl	8005e32 <LL_RCC_PLL_GetMainSource>
 8005f14:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 80c9 	beq.w	80060b6 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d005      	beq.n	8005f36 <HAL_RCC_OscConfig+0x3e>
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	2b0c      	cmp	r3, #12
 8005f2e:	d17b      	bne.n	8006028 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d178      	bne.n	8006028 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f36:	f7ff fe32 	bl	8005b9e <LL_RCC_MSI_IsReady>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d005      	beq.n	8005f4c <HAL_RCC_OscConfig+0x54>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e36a      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0308 	and.w	r3, r3, #8
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d005      	beq.n	8005f6a <HAL_RCC_OscConfig+0x72>
 8005f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f68:	e006      	b.n	8005f78 <HAL_RCC_OscConfig+0x80>
 8005f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f72:	091b      	lsrs	r3, r3, #4
 8005f74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d222      	bcs.n	8005fc2 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f80:	4618      	mov	r0, r3
 8005f82:	f000 fd6f 	bl	8006a64 <RCC_SetFlashLatencyFromMSIRange>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d001      	beq.n	8005f90 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e348      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f9a:	f043 0308 	orr.w	r3, r3, #8
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff fe26 	bl	8005c0c <LL_RCC_MSI_SetCalibTrimming>
 8005fc0:	e021      	b.n	8006006 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005fcc:	f043 0308 	orr.w	r3, r3, #8
 8005fd0:	6013      	str	r3, [r2, #0]
 8005fd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fe0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7ff fe0d 	bl	8005c0c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 fd34 	bl	8006a64 <RCC_SetFlashLatencyFromMSIRange>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e30d      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006006:	f000 fcf5 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 800600a:	4603      	mov	r3, r0
 800600c:	4aa1      	ldr	r2, [pc, #644]	; (8006294 <HAL_RCC_OscConfig+0x39c>)
 800600e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006010:	4ba1      	ldr	r3, [pc, #644]	; (8006298 <HAL_RCC_OscConfig+0x3a0>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4618      	mov	r0, r3
 8006016:	f7fd fe8d 	bl	8003d34 <HAL_InitTick>
 800601a:	4603      	mov	r3, r0
 800601c:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 800601e:	7cfb      	ldrb	r3, [r7, #19]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d047      	beq.n	80060b4 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8006024:	7cfb      	ldrb	r3, [r7, #19]
 8006026:	e2fc      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d02c      	beq.n	800608a <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006030:	f7ff fd99 	bl	8005b66 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006034:	f7fd feca 	bl	8003dcc <HAL_GetTick>
 8006038:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800603a:	e008      	b.n	800604e <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800603c:	f7fd fec6 	bl	8003dcc <HAL_GetTick>
 8006040:	4602      	mov	r2, r0
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	2b02      	cmp	r3, #2
 8006048:	d901      	bls.n	800604e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e2e9      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() == 0U)
 800604e:	f7ff fda6 	bl	8005b9e <LL_RCC_MSI_IsReady>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0f1      	beq.n	800603c <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006062:	f043 0308 	orr.w	r3, r3, #8
 8006066:	6013      	str	r3, [r2, #0]
 8006068:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006076:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800607a:	4313      	orrs	r3, r2
 800607c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006082:	4618      	mov	r0, r3
 8006084:	f7ff fdc2 	bl	8005c0c <LL_RCC_MSI_SetCalibTrimming>
 8006088:	e015      	b.n	80060b6 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800608a:	f7ff fd7a 	bl	8005b82 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800608e:	f7fd fe9d 	bl	8003dcc <HAL_GetTick>
 8006092:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006094:	e008      	b.n	80060a8 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006096:	f7fd fe99 	bl	8003dcc <HAL_GetTick>
 800609a:	4602      	mov	r2, r0
 800609c:	697b      	ldr	r3, [r7, #20]
 800609e:	1ad3      	subs	r3, r2, r3
 80060a0:	2b02      	cmp	r3, #2
 80060a2:	d901      	bls.n	80060a8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e2bc      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_MSI_IsReady() != 0U)
 80060a8:	f7ff fd79 	bl	8005b9e <LL_RCC_MSI_IsReady>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1f1      	bne.n	8006096 <HAL_RCC_OscConfig+0x19e>
 80060b2:	e000      	b.n	80060b6 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060b4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d05f      	beq.n	8006182 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d005      	beq.n	80060d4 <HAL_RCC_OscConfig+0x1dc>
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	2b0c      	cmp	r3, #12
 80060cc:	d10d      	bne.n	80060ea <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	2b03      	cmp	r3, #3
 80060d2:	d10a      	bne.n	80060ea <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060d4:	f7ff fcb3 	bl	8005a3e <LL_RCC_HSE_IsReady>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d050      	beq.n	8006180 <HAL_RCC_OscConfig+0x288>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d14c      	bne.n	8006180 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e29b      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80060ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060fc:	4313      	orrs	r3, r2
 80060fe:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006108:	d102      	bne.n	8006110 <HAL_RCC_OscConfig+0x218>
 800610a:	f7ff fc7c 	bl	8005a06 <LL_RCC_HSE_Enable>
 800610e:	e00d      	b.n	800612c <HAL_RCC_OscConfig+0x234>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8006118:	d104      	bne.n	8006124 <HAL_RCC_OscConfig+0x22c>
 800611a:	f7ff fc47 	bl	80059ac <LL_RCC_HSE_EnableTcxo>
 800611e:	f7ff fc72 	bl	8005a06 <LL_RCC_HSE_Enable>
 8006122:	e003      	b.n	800612c <HAL_RCC_OscConfig+0x234>
 8006124:	f7ff fc7d 	bl	8005a22 <LL_RCC_HSE_Disable>
 8006128:	f7ff fc4e 	bl	80059c8 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d012      	beq.n	800615a <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006134:	f7fd fe4a 	bl	8003dcc <HAL_GetTick>
 8006138:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800613a:	e008      	b.n	800614e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800613c:	f7fd fe46 	bl	8003dcc <HAL_GetTick>
 8006140:	4602      	mov	r2, r0
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	2b64      	cmp	r3, #100	; 0x64
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e269      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800614e:	f7ff fc76 	bl	8005a3e <LL_RCC_HSE_IsReady>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d0f1      	beq.n	800613c <HAL_RCC_OscConfig+0x244>
 8006158:	e013      	b.n	8006182 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800615a:	f7fd fe37 	bl	8003dcc <HAL_GetTick>
 800615e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006160:	e008      	b.n	8006174 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006162:	f7fd fe33 	bl	8003dcc <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b64      	cmp	r3, #100	; 0x64
 800616e:	d901      	bls.n	8006174 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e256      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006174:	f7ff fc63 	bl	8005a3e <LL_RCC_HSE_IsReady>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1f1      	bne.n	8006162 <HAL_RCC_OscConfig+0x26a>
 800617e:	e000      	b.n	8006182 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006180:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d04b      	beq.n	8006226 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800618e:	69fb      	ldr	r3, [r7, #28]
 8006190:	2b04      	cmp	r3, #4
 8006192:	d005      	beq.n	80061a0 <HAL_RCC_OscConfig+0x2a8>
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	2b0c      	cmp	r3, #12
 8006198:	d113      	bne.n	80061c2 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	2b02      	cmp	r3, #2
 800619e:	d110      	bne.n	80061c2 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061a0:	f7ff fc7a 	bl	8005a98 <LL_RCC_HSI_IsReady>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d005      	beq.n	80061b6 <HAL_RCC_OscConfig+0x2be>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d101      	bne.n	80061b6 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80061b2:	2301      	movs	r3, #1
 80061b4:	e235      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	695b      	ldr	r3, [r3, #20]
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff fc7d 	bl	8005aba <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061c0:	e031      	b.n	8006226 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d019      	beq.n	80061fe <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061ca:	f7ff fc49 	bl	8005a60 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ce:	f7fd fdfd 	bl	8003dcc <HAL_GetTick>
 80061d2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80061d4:	e008      	b.n	80061e8 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061d6:	f7fd fdf9 	bl	8003dcc <HAL_GetTick>
 80061da:	4602      	mov	r2, r0
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	1ad3      	subs	r3, r2, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d901      	bls.n	80061e8 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80061e4:	2303      	movs	r3, #3
 80061e6:	e21c      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() == 0U)
 80061e8:	f7ff fc56 	bl	8005a98 <LL_RCC_HSI_IsReady>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d0f1      	beq.n	80061d6 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	4618      	mov	r0, r3
 80061f8:	f7ff fc5f 	bl	8005aba <LL_RCC_HSI_SetCalibTrimming>
 80061fc:	e013      	b.n	8006226 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061fe:	f7ff fc3d 	bl	8005a7c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006202:	f7fd fde3 	bl	8003dcc <HAL_GetTick>
 8006206:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006208:	e008      	b.n	800621c <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800620a:	f7fd fddf 	bl	8003dcc <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	2b02      	cmp	r3, #2
 8006216:	d901      	bls.n	800621c <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 8006218:	2303      	movs	r3, #3
 800621a:	e202      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_HSI_IsReady() != 0U)
 800621c:	f7ff fc3c 	bl	8005a98 <LL_RCC_HSI_IsReady>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d1f1      	bne.n	800620a <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0308 	and.w	r3, r3, #8
 800622e:	2b00      	cmp	r3, #0
 8006230:	d06f      	beq.n	8006312 <HAL_RCC_OscConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	699b      	ldr	r3, [r3, #24]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d057      	beq.n	80062ea <HAL_RCC_OscConfig+0x3f2>
    {
      uint32_t csr_temp = RCC->CSR;
 800623a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800623e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006242:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	69da      	ldr	r2, [r3, #28]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f003 0310 	and.w	r3, r3, #16
 800624e:	429a      	cmp	r2, r3
 8006250:	d036      	beq.n	80062c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	f003 0302 	and.w	r3, r3, #2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d006      	beq.n	800626a <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e1db      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d018      	beq.n	80062a6 <HAL_RCC_OscConfig+0x3ae>
        {
          __HAL_RCC_LSI_DISABLE();
 8006274:	f7ff fc56 	bl	8005b24 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006278:	f7fd fda8 	bl	8003dcc <HAL_GetTick>
 800627c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800627e:	e00d      	b.n	800629c <HAL_RCC_OscConfig+0x3a4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006280:	f7fd fda4 	bl	8003dcc <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b11      	cmp	r3, #17
 800628c:	d906      	bls.n	800629c <HAL_RCC_OscConfig+0x3a4>
            {
              return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e1c7      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
 8006292:	bf00      	nop
 8006294:	20000000 	.word	0x20000000
 8006298:	20000008 	.word	0x20000008
          while (LL_RCC_LSI_IsReady() != 0U)
 800629c:	f7ff fc52 	bl	8005b44 <LL_RCC_LSI_IsReady>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1ec      	bne.n	8006280 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80062a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ae:	f023 0210 	bic.w	r2, r3, #16
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	69db      	ldr	r3, [r3, #28]
 80062b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80062ba:	4313      	orrs	r3, r2
 80062bc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062c0:	f7ff fc20 	bl	8005b04 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c4:	f7fd fd82 	bl	8003dcc <HAL_GetTick>
 80062c8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80062ca:	e008      	b.n	80062de <HAL_RCC_OscConfig+0x3e6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062cc:	f7fd fd7e 	bl	8003dcc <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	2b11      	cmp	r3, #17
 80062d8:	d901      	bls.n	80062de <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e1a1      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() == 0U)
 80062de:	f7ff fc31 	bl	8005b44 <LL_RCC_LSI_IsReady>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0f1      	beq.n	80062cc <HAL_RCC_OscConfig+0x3d4>
 80062e8:	e013      	b.n	8006312 <HAL_RCC_OscConfig+0x41a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062ea:	f7ff fc1b 	bl	8005b24 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062ee:	f7fd fd6d 	bl	8003dcc <HAL_GetTick>
 80062f2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80062f4:	e008      	b.n	8006308 <HAL_RCC_OscConfig+0x410>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062f6:	f7fd fd69 	bl	8003dcc <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	2b11      	cmp	r3, #17
 8006302:	d901      	bls.n	8006308 <HAL_RCC_OscConfig+0x410>
        {
          return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e18c      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSI_IsReady() != 0U)
 8006308:	f7ff fc1c 	bl	8005b44 <LL_RCC_LSI_IsReady>
 800630c:	4603      	mov	r3, r0
 800630e:	2b00      	cmp	r3, #0
 8006310:	d1f1      	bne.n	80062f6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0304 	and.w	r3, r3, #4
 800631a:	2b00      	cmp	r3, #0
 800631c:	f000 80d8 	beq.w	80064d0 <HAL_RCC_OscConfig+0x5d8>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006320:	f7ff fb32 	bl	8005988 <LL_PWR_IsEnabledBkUpAccess>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d113      	bne.n	8006352 <HAL_RCC_OscConfig+0x45a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800632a:	f7ff faed 	bl	8005908 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800632e:	f7fd fd4d 	bl	8003dcc <HAL_GetTick>
 8006332:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006334:	e008      	b.n	8006348 <HAL_RCC_OscConfig+0x450>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006336:	f7fd fd49 	bl	8003dcc <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	2b02      	cmp	r3, #2
 8006342:	d901      	bls.n	8006348 <HAL_RCC_OscConfig+0x450>
        {
          return HAL_TIMEOUT;
 8006344:	2303      	movs	r3, #3
 8006346:	e16c      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006348:	f7ff fb1e 	bl	8005988 <LL_PWR_IsEnabledBkUpAccess>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0f1      	beq.n	8006336 <HAL_RCC_OscConfig+0x43e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d07b      	beq.n	8006452 <HAL_RCC_OscConfig+0x55a>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	2b85      	cmp	r3, #133	; 0x85
 8006360:	d003      	beq.n	800636a <HAL_RCC_OscConfig+0x472>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	2b05      	cmp	r3, #5
 8006368:	d109      	bne.n	800637e <HAL_RCC_OscConfig+0x486>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800636a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800636e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006372:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006376:	f043 0304 	orr.w	r3, r3, #4
 800637a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800637e:	f7fd fd25 	bl	8003dcc <HAL_GetTick>
 8006382:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006384:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006388:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800638c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006390:	f043 0301 	orr.w	r3, r3, #1
 8006394:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006398:	e00a      	b.n	80063b0 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800639a:	f7fd fd17 	bl	8003dcc <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d901      	bls.n	80063b0 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80063ac:	2303      	movs	r3, #3
 80063ae:	e138      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80063b0:	f7ff fb97 	bl	8005ae2 <LL_RCC_LSE_IsReady>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d0ef      	beq.n	800639a <HAL_RCC_OscConfig+0x4a2>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	2b81      	cmp	r3, #129	; 0x81
 80063c0:	d003      	beq.n	80063ca <HAL_RCC_OscConfig+0x4d2>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	2b85      	cmp	r3, #133	; 0x85
 80063c8:	d121      	bne.n	800640e <HAL_RCC_OscConfig+0x516>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ca:	f7fd fcff 	bl	8003dcc <HAL_GetTick>
 80063ce:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80063d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80063dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80063e4:	e00a      	b.n	80063fc <HAL_RCC_OscConfig+0x504>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063e6:	f7fd fcf1 	bl	8003dcc <HAL_GetTick>
 80063ea:	4602      	mov	r2, r0
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	1ad3      	subs	r3, r2, r3
 80063f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d901      	bls.n	80063fc <HAL_RCC_OscConfig+0x504>
          {
            return HAL_TIMEOUT;
 80063f8:	2303      	movs	r3, #3
 80063fa:	e112      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80063fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006404:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0ec      	beq.n	80063e6 <HAL_RCC_OscConfig+0x4ee>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800640c:	e060      	b.n	80064d0 <HAL_RCC_OscConfig+0x5d8>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800640e:	f7fd fcdd 	bl	8003dcc <HAL_GetTick>
 8006412:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800641c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006420:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006424:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006428:	e00a      	b.n	8006440 <HAL_RCC_OscConfig+0x548>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800642a:	f7fd fccf 	bl	8003dcc <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	f241 3288 	movw	r2, #5000	; 0x1388
 8006438:	4293      	cmp	r3, r2
 800643a:	d901      	bls.n	8006440 <HAL_RCC_OscConfig+0x548>
          {
            return HAL_TIMEOUT;
 800643c:	2303      	movs	r3, #3
 800643e:	e0f0      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006440:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006448:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1ec      	bne.n	800642a <HAL_RCC_OscConfig+0x532>
 8006450:	e03e      	b.n	80064d0 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006452:	f7fd fcbb 	bl	8003dcc <HAL_GetTick>
 8006456:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800645c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006460:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006464:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006468:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800646c:	e00a      	b.n	8006484 <HAL_RCC_OscConfig+0x58c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800646e:	f7fd fcad 	bl	8003dcc <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	f241 3288 	movw	r2, #5000	; 0x1388
 800647c:	4293      	cmp	r3, r2
 800647e:	d901      	bls.n	8006484 <HAL_RCC_OscConfig+0x58c>
        {
          return HAL_TIMEOUT;
 8006480:	2303      	movs	r3, #3
 8006482:	e0ce      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006484:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800648c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1ec      	bne.n	800646e <HAL_RCC_OscConfig+0x576>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006494:	f7fd fc9a 	bl	8003dcc <HAL_GetTick>
 8006498:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800649a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800649e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064a6:	f023 0301 	bic.w	r3, r3, #1
 80064aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80064ae:	e00a      	b.n	80064c6 <HAL_RCC_OscConfig+0x5ce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064b0:	f7fd fc8c 	bl	8003dcc <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80064be:	4293      	cmp	r3, r2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_OscConfig+0x5ce>
        {
          return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e0ad      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      while (LL_RCC_LSE_IsReady() != 0U)
 80064c6:	f7ff fb0c 	bl	8005ae2 <LL_RCC_LSE_IsReady>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1ef      	bne.n	80064b0 <HAL_RCC_OscConfig+0x5b8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	f000 80a3 	beq.w	8006620 <HAL_RCC_OscConfig+0x728>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	2b0c      	cmp	r3, #12
 80064de:	d076      	beq.n	80065ce <HAL_RCC_OscConfig+0x6d6>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d14b      	bne.n	8006580 <HAL_RCC_OscConfig+0x688>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064e8:	f7ff fc62 	bl	8005db0 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ec:	f7fd fc6e 	bl	8003dcc <HAL_GetTick>
 80064f0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80064f2:	e008      	b.n	8006506 <HAL_RCC_OscConfig+0x60e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064f4:	f7fd fc6a 	bl	8003dcc <HAL_GetTick>
 80064f8:	4602      	mov	r2, r0
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	1ad3      	subs	r3, r2, r3
 80064fe:	2b0a      	cmp	r3, #10
 8006500:	d901      	bls.n	8006506 <HAL_RCC_OscConfig+0x60e>
          {
            return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e08d      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006506:	f7ff fc61 	bl	8005dcc <LL_RCC_PLL_IsReady>
 800650a:	4603      	mov	r3, r0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d1f1      	bne.n	80064f4 <HAL_RCC_OscConfig+0x5fc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	4b45      	ldr	r3, [pc, #276]	; (800662c <HAL_RCC_OscConfig+0x734>)
 8006518:	4013      	ands	r3, r2
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006522:	4311      	orrs	r1, r2
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006528:	0212      	lsls	r2, r2, #8
 800652a:	4311      	orrs	r1, r2
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006530:	4311      	orrs	r1, r2
 8006532:	687a      	ldr	r2, [r7, #4]
 8006534:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006536:	4311      	orrs	r1, r2
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800653c:	430a      	orrs	r2, r1
 800653e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006542:	4313      	orrs	r3, r2
 8006544:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006546:	f7ff fc25 	bl	8005d94 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800654a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654e:	68db      	ldr	r3, [r3, #12]
 8006550:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006554:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006558:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800655a:	f7fd fc37 	bl	8003dcc <HAL_GetTick>
 800655e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006560:	e008      	b.n	8006574 <HAL_RCC_OscConfig+0x67c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006562:	f7fd fc33 	bl	8003dcc <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	2b0a      	cmp	r3, #10
 800656e:	d901      	bls.n	8006574 <HAL_RCC_OscConfig+0x67c>
          {
            return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e056      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006574:	f7ff fc2a 	bl	8005dcc <LL_RCC_PLL_IsReady>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d0f1      	beq.n	8006562 <HAL_RCC_OscConfig+0x66a>
 800657e:	e04f      	b.n	8006620 <HAL_RCC_OscConfig+0x728>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006580:	f7ff fc16 	bl	8005db0 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8006584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800658e:	f023 0303 	bic.w	r3, r3, #3
 8006592:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8006594:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800659e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80065a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065a6:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a8:	f7fd fc10 	bl	8003dcc <HAL_GetTick>
 80065ac:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80065ae:	e008      	b.n	80065c2 <HAL_RCC_OscConfig+0x6ca>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065b0:	f7fd fc0c 	bl	8003dcc <HAL_GetTick>
 80065b4:	4602      	mov	r2, r0
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	1ad3      	subs	r3, r2, r3
 80065ba:	2b0a      	cmp	r3, #10
 80065bc:	d901      	bls.n	80065c2 <HAL_RCC_OscConfig+0x6ca>
          {
            return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e02f      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        while (LL_RCC_PLL_IsReady() != 0U)
 80065c2:	f7ff fc03 	bl	8005dcc <LL_RCC_PLL_IsReady>
 80065c6:	4603      	mov	r3, r0
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1f1      	bne.n	80065b0 <HAL_RCC_OscConfig+0x6b8>
 80065cc:	e028      	b.n	8006620 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d101      	bne.n	80065da <HAL_RCC_OscConfig+0x6e2>
      {
        return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e023      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	f003 0203 	and.w	r2, r3, #3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d115      	bne.n	800661c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d10e      	bne.n	800661c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	429a      	cmp	r2, r3
 800660c:	d106      	bne.n	800661c <HAL_RCC_OscConfig+0x724>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006618:	429a      	cmp	r2, r3
 800661a:	d001      	beq.n	8006620 <HAL_RCC_OscConfig+0x728>
        {
          return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e000      	b.n	8006622 <HAL_RCC_OscConfig+0x72a>
        }
      }
    }
  }
  return HAL_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3720      	adds	r7, #32
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	11c1808c 	.word	0x11c1808c

08006630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b084      	sub	sp, #16
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d101      	bne.n	8006644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	e12c      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006644:	4b98      	ldr	r3, [pc, #608]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 0307 	and.w	r3, r3, #7
 800664c:	683a      	ldr	r2, [r7, #0]
 800664e:	429a      	cmp	r2, r3
 8006650:	d91b      	bls.n	800668a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006652:	4b95      	ldr	r3, [pc, #596]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f023 0207 	bic.w	r2, r3, #7
 800665a:	4993      	ldr	r1, [pc, #588]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	4313      	orrs	r3, r2
 8006660:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006662:	f7fd fbb3 	bl	8003dcc <HAL_GetTick>
 8006666:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006668:	e008      	b.n	800667c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800666a:	f7fd fbaf 	bl	8003dcc <HAL_GetTick>
 800666e:	4602      	mov	r2, r0
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	2b02      	cmp	r3, #2
 8006676:	d901      	bls.n	800667c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e110      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800667c:	4b8a      	ldr	r3, [pc, #552]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0307 	and.w	r3, r3, #7
 8006684:	683a      	ldr	r2, [r7, #0]
 8006686:	429a      	cmp	r2, r3
 8006688:	d1ef      	bne.n	800666a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d016      	beq.n	80066c4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	4618      	mov	r0, r3
 800669c:	f7ff fae8 	bl	8005c70 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80066a0:	f7fd fb94 	bl	8003dcc <HAL_GetTick>
 80066a4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80066a6:	e008      	b.n	80066ba <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80066a8:	f7fd fb90 	bl	8003dcc <HAL_GetTick>
 80066ac:	4602      	mov	r2, r0
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	1ad3      	subs	r3, r2, r3
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e0f1      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80066ba:	f7ff fbc5 	bl	8005e48 <LL_RCC_IsActiveFlag_HPRE>
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d0f1      	beq.n	80066a8 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d016      	beq.n	80066fe <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	695b      	ldr	r3, [r3, #20]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff fade 	bl	8005c96 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80066da:	f7fd fb77 	bl	8003dcc <HAL_GetTick>
 80066de:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80066e0:	e008      	b.n	80066f4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80066e2:	f7fd fb73 	bl	8003dcc <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	2b02      	cmp	r3, #2
 80066ee:	d901      	bls.n	80066f4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e0d4      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80066f4:	f7ff fbb9 	bl	8005e6a <LL_RCC_IsActiveFlag_C2HPRE>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0f1      	beq.n	80066e2 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006706:	2b00      	cmp	r3, #0
 8006708:	d016      	beq.n	8006738 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	699b      	ldr	r3, [r3, #24]
 800670e:	4618      	mov	r0, r3
 8006710:	f7ff fad6 	bl	8005cc0 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006714:	f7fd fb5a 	bl	8003dcc <HAL_GetTick>
 8006718:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800671a:	e008      	b.n	800672e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800671c:	f7fd fb56 	bl	8003dcc <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b02      	cmp	r3, #2
 8006728:	d901      	bls.n	800672e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e0b7      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800672e:	f7ff fbae 	bl	8005e8e <LL_RCC_IsActiveFlag_SHDHPRE>
 8006732:	4603      	mov	r3, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	d0f1      	beq.n	800671c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b00      	cmp	r3, #0
 8006742:	d016      	beq.n	8006772 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	4618      	mov	r0, r3
 800674a:	f7ff facf 	bl	8005cec <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800674e:	f7fd fb3d 	bl	8003dcc <HAL_GetTick>
 8006752:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006754:	e008      	b.n	8006768 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006756:	f7fd fb39 	bl	8003dcc <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d901      	bls.n	8006768 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e09a      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8006768:	f7ff fba3 	bl	8005eb2 <LL_RCC_IsActiveFlag_PPRE1>
 800676c:	4603      	mov	r3, r0
 800676e:	2b00      	cmp	r3, #0
 8006770:	d0f1      	beq.n	8006756 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0308 	and.w	r3, r3, #8
 800677a:	2b00      	cmp	r3, #0
 800677c:	d017      	beq.n	80067ae <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	00db      	lsls	r3, r3, #3
 8006784:	4618      	mov	r0, r3
 8006786:	f7ff fac4 	bl	8005d12 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800678a:	f7fd fb1f 	bl	8003dcc <HAL_GetTick>
 800678e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006790:	e008      	b.n	80067a4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006792:	f7fd fb1b 	bl	8003dcc <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	2b02      	cmp	r3, #2
 800679e:	d901      	bls.n	80067a4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e07c      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80067a4:	f7ff fb96 	bl	8005ed4 <LL_RCC_IsActiveFlag_PPRE2>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d0f1      	beq.n	8006792 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d043      	beq.n	8006842 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	2b02      	cmp	r3, #2
 80067c0:	d106      	bne.n	80067d0 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80067c2:	f7ff f93c 	bl	8005a3e <LL_RCC_HSE_IsReady>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d11e      	bne.n	800680a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	e066      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	2b03      	cmp	r3, #3
 80067d6:	d106      	bne.n	80067e6 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80067d8:	f7ff faf8 	bl	8005dcc <LL_RCC_PLL_IsReady>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d113      	bne.n	800680a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e05b      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d106      	bne.n	80067fc <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80067ee:	f7ff f9d6 	bl	8005b9e <LL_RCC_MSI_IsReady>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d108      	bne.n	800680a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e050      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80067fc:	f7ff f94c 	bl	8005a98 <LL_RCC_HSI_IsReady>
 8006800:	4603      	mov	r3, r0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d101      	bne.n	800680a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e049      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	4618      	mov	r0, r3
 8006810:	f7ff fa10 	bl	8005c34 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006814:	f7fd fada 	bl	8003dcc <HAL_GetTick>
 8006818:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800681a:	e00a      	b.n	8006832 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800681c:	f7fd fad6 	bl	8003dcc <HAL_GetTick>
 8006820:	4602      	mov	r2, r0
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	1ad3      	subs	r3, r2, r3
 8006826:	f241 3288 	movw	r2, #5000	; 0x1388
 800682a:	4293      	cmp	r3, r2
 800682c:	d901      	bls.n	8006832 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e035      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006832:	f7ff fa12 	bl	8005c5a <LL_RCC_GetSysClkSource>
 8006836:	4602      	mov	r2, r0
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	429a      	cmp	r2, r3
 8006840:	d1ec      	bne.n	800681c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006842:	4b19      	ldr	r3, [pc, #100]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	683a      	ldr	r2, [r7, #0]
 800684c:	429a      	cmp	r2, r3
 800684e:	d21b      	bcs.n	8006888 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006850:	4b15      	ldr	r3, [pc, #84]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f023 0207 	bic.w	r2, r3, #7
 8006858:	4913      	ldr	r1, [pc, #76]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	4313      	orrs	r3, r2
 800685e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006860:	f7fd fab4 	bl	8003dcc <HAL_GetTick>
 8006864:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006866:	e008      	b.n	800687a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006868:	f7fd fab0 	bl	8003dcc <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	2b02      	cmp	r3, #2
 8006874:	d901      	bls.n	800687a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e011      	b.n	800689e <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800687a:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <HAL_RCC_ClockConfig+0x278>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0307 	and.w	r3, r3, #7
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d1ef      	bne.n	8006868 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006888:	f000 f8b4 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 800688c:	4603      	mov	r3, r0
 800688e:	4a07      	ldr	r2, [pc, #28]	; (80068ac <HAL_RCC_ClockConfig+0x27c>)
 8006890:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006892:	4b07      	ldr	r3, [pc, #28]	; (80068b0 <HAL_RCC_ClockConfig+0x280>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4618      	mov	r0, r3
 8006898:	f7fd fa4c 	bl	8003d34 <HAL_InitTick>
 800689c:	4603      	mov	r3, r0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	58004000 	.word	0x58004000
 80068ac:	20000000 	.word	0x20000000
 80068b0:	20000008 	.word	0x20000008

080068b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b4:	b590      	push	{r4, r7, lr}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80068ba:	2300      	movs	r3, #0
 80068bc:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068c2:	f7ff f9ca 	bl	8005c5a <LL_RCC_GetSysClkSource>
 80068c6:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068c8:	f7ff fab3 	bl	8005e32 <LL_RCC_PLL_GetMainSource>
 80068cc:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d005      	beq.n	80068e0 <HAL_RCC_GetSysClockFreq+0x2c>
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2b0c      	cmp	r3, #12
 80068d8:	d139      	bne.n	800694e <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d136      	bne.n	800694e <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80068e0:	f7ff f96d 	bl	8005bbe <LL_RCC_MSI_IsEnabledRangeSelect>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d115      	bne.n	8006916 <HAL_RCC_GetSysClockFreq+0x62>
 80068ea:	f7ff f968 	bl	8005bbe <LL_RCC_MSI_IsEnabledRangeSelect>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d106      	bne.n	8006902 <HAL_RCC_GetSysClockFreq+0x4e>
 80068f4:	f7ff f973 	bl	8005bde <LL_RCC_MSI_GetRange>
 80068f8:	4603      	mov	r3, r0
 80068fa:	0a1b      	lsrs	r3, r3, #8
 80068fc:	f003 030f 	and.w	r3, r3, #15
 8006900:	e005      	b.n	800690e <HAL_RCC_GetSysClockFreq+0x5a>
 8006902:	f7ff f977 	bl	8005bf4 <LL_RCC_MSI_GetRangeAfterStandby>
 8006906:	4603      	mov	r3, r0
 8006908:	0a1b      	lsrs	r3, r3, #8
 800690a:	f003 030f 	and.w	r3, r3, #15
 800690e:	4a36      	ldr	r2, [pc, #216]	; (80069e8 <HAL_RCC_GetSysClockFreq+0x134>)
 8006910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006914:	e014      	b.n	8006940 <HAL_RCC_GetSysClockFreq+0x8c>
 8006916:	f7ff f952 	bl	8005bbe <LL_RCC_MSI_IsEnabledRangeSelect>
 800691a:	4603      	mov	r3, r0
 800691c:	2b01      	cmp	r3, #1
 800691e:	d106      	bne.n	800692e <HAL_RCC_GetSysClockFreq+0x7a>
 8006920:	f7ff f95d 	bl	8005bde <LL_RCC_MSI_GetRange>
 8006924:	4603      	mov	r3, r0
 8006926:	091b      	lsrs	r3, r3, #4
 8006928:	f003 030f 	and.w	r3, r3, #15
 800692c:	e005      	b.n	800693a <HAL_RCC_GetSysClockFreq+0x86>
 800692e:	f7ff f961 	bl	8005bf4 <LL_RCC_MSI_GetRangeAfterStandby>
 8006932:	4603      	mov	r3, r0
 8006934:	091b      	lsrs	r3, r3, #4
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	4a2b      	ldr	r2, [pc, #172]	; (80069e8 <HAL_RCC_GetSysClockFreq+0x134>)
 800693c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006940:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d115      	bne.n	8006974 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800694c:	e012      	b.n	8006974 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	2b04      	cmp	r3, #4
 8006952:	d102      	bne.n	800695a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006954:	4b25      	ldr	r3, [pc, #148]	; (80069ec <HAL_RCC_GetSysClockFreq+0x138>)
 8006956:	617b      	str	r3, [r7, #20]
 8006958:	e00c      	b.n	8006974 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	2b08      	cmp	r3, #8
 800695e:	d109      	bne.n	8006974 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006960:	f7ff f840 	bl	80059e4 <LL_RCC_HSE_IsEnabledDiv2>
 8006964:	4603      	mov	r3, r0
 8006966:	2b01      	cmp	r3, #1
 8006968:	d102      	bne.n	8006970 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800696a:	4b20      	ldr	r3, [pc, #128]	; (80069ec <HAL_RCC_GetSysClockFreq+0x138>)
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	e001      	b.n	8006974 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006970:	4b1f      	ldr	r3, [pc, #124]	; (80069f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006972:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006974:	f7ff f971 	bl	8005c5a <LL_RCC_GetSysClkSource>
 8006978:	4603      	mov	r3, r0
 800697a:	2b0c      	cmp	r3, #12
 800697c:	d12f      	bne.n	80069de <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800697e:	f7ff fa58 	bl	8005e32 <LL_RCC_PLL_GetMainSource>
 8006982:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2b02      	cmp	r3, #2
 8006988:	d003      	beq.n	8006992 <HAL_RCC_GetSysClockFreq+0xde>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2b03      	cmp	r3, #3
 800698e:	d003      	beq.n	8006998 <HAL_RCC_GetSysClockFreq+0xe4>
 8006990:	e00d      	b.n	80069ae <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006992:	4b16      	ldr	r3, [pc, #88]	; (80069ec <HAL_RCC_GetSysClockFreq+0x138>)
 8006994:	60fb      	str	r3, [r7, #12]
        break;
 8006996:	e00d      	b.n	80069b4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006998:	f7ff f824 	bl	80059e4 <LL_RCC_HSE_IsEnabledDiv2>
 800699c:	4603      	mov	r3, r0
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d102      	bne.n	80069a8 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80069a2:	4b12      	ldr	r3, [pc, #72]	; (80069ec <HAL_RCC_GetSysClockFreq+0x138>)
 80069a4:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80069a6:	e005      	b.n	80069b4 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80069a8:	4b11      	ldr	r3, [pc, #68]	; (80069f0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80069aa:	60fb      	str	r3, [r7, #12]
        break;
 80069ac:	e002      	b.n	80069b4 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	60fb      	str	r3, [r7, #12]
        break;
 80069b2:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80069b4:	f7ff fa1b 	bl	8005dee <LL_RCC_PLL_GetN>
 80069b8:	4602      	mov	r2, r0
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	fb03 f402 	mul.w	r4, r3, r2
 80069c0:	f7ff fa2c 	bl	8005e1c <LL_RCC_PLL_GetDivider>
 80069c4:	4603      	mov	r3, r0
 80069c6:	091b      	lsrs	r3, r3, #4
 80069c8:	3301      	adds	r3, #1
 80069ca:	fbb4 f4f3 	udiv	r4, r4, r3
 80069ce:	f7ff fa1a 	bl	8005e06 <LL_RCC_PLL_GetR>
 80069d2:	4603      	mov	r3, r0
 80069d4:	0f5b      	lsrs	r3, r3, #29
 80069d6:	3301      	adds	r3, #1
 80069d8:	fbb4 f3f3 	udiv	r3, r4, r3
 80069dc:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80069de:	697b      	ldr	r3, [r7, #20]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	371c      	adds	r7, #28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd90      	pop	{r4, r7, pc}
 80069e8:	0800d4a8 	.word	0x0800d4a8
 80069ec:	00f42400 	.word	0x00f42400
 80069f0:	01e84800 	.word	0x01e84800

080069f4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069f4:	b598      	push	{r3, r4, r7, lr}
 80069f6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80069f8:	f7ff ff5c 	bl	80068b4 <HAL_RCC_GetSysClockFreq>
 80069fc:	4604      	mov	r4, r0
 80069fe:	f7ff f99b 	bl	8005d38 <LL_RCC_GetAHBPrescaler>
 8006a02:	4603      	mov	r3, r0
 8006a04:	091b      	lsrs	r3, r3, #4
 8006a06:	f003 030f 	and.w	r3, r3, #15
 8006a0a:	4a03      	ldr	r2, [pc, #12]	; (8006a18 <HAL_RCC_GetHCLKFreq+0x24>)
 8006a0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a10:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	bd98      	pop	{r3, r4, r7, pc}
 8006a18:	0800d448 	.word	0x0800d448

08006a1c <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a1c:	b598      	push	{r3, r4, r7, lr}
 8006a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006a20:	f7ff ffe8 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8006a24:	4604      	mov	r4, r0
 8006a26:	f7ff f99f 	bl	8005d68 <LL_RCC_GetAPB1Prescaler>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	0a1b      	lsrs	r3, r3, #8
 8006a2e:	4a03      	ldr	r2, [pc, #12]	; (8006a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a34:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	bd98      	pop	{r3, r4, r7, pc}
 8006a3c:	0800d488 	.word	0x0800d488

08006a40 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a40:	b598      	push	{r3, r4, r7, lr}
 8006a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006a44:	f7ff ffd6 	bl	80069f4 <HAL_RCC_GetHCLKFreq>
 8006a48:	4604      	mov	r4, r0
 8006a4a:	f7ff f998 	bl	8005d7e <LL_RCC_GetAPB2Prescaler>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	0adb      	lsrs	r3, r3, #11
 8006a52:	4a03      	ldr	r2, [pc, #12]	; (8006a60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a58:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	bd98      	pop	{r3, r4, r7, pc}
 8006a60:	0800d488 	.word	0x0800d488

08006a64 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006a64:	b590      	push	{r4, r7, lr}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	091b      	lsrs	r3, r3, #4
 8006a70:	f003 030f 	and.w	r3, r3, #15
 8006a74:	4a10      	ldr	r2, [pc, #64]	; (8006ab8 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006a76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a7a:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006a7c:	f7ff f967 	bl	8005d4e <LL_RCC_GetAHB3Prescaler>
 8006a80:	4603      	mov	r3, r0
 8006a82:	091b      	lsrs	r3, r3, #4
 8006a84:	f003 030f 	and.w	r3, r3, #15
 8006a88:	4a0c      	ldr	r2, [pc, #48]	; (8006abc <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a94:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	4a09      	ldr	r2, [pc, #36]	; (8006ac0 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a9e:	0c9c      	lsrs	r4, r3, #18
 8006aa0:	f7fe ff5c 	bl	800595c <HAL_PWREx_GetVoltageRange>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	4619      	mov	r1, r3
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 f80b 	bl	8006ac4 <RCC_SetFlashLatency>
 8006aae:	4603      	mov	r3, r0
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd90      	pop	{r4, r7, pc}
 8006ab8:	0800d4a8 	.word	0x0800d4a8
 8006abc:	0800d448 	.word	0x0800d448
 8006ac0:	431bde83 	.word	0x431bde83

08006ac4 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b08e      	sub	sp, #56	; 0x38
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006ace:	4a3a      	ldr	r2, [pc, #232]	; (8006bb8 <RCC_SetFlashLatency+0xf4>)
 8006ad0:	f107 0320 	add.w	r3, r7, #32
 8006ad4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ad8:	6018      	str	r0, [r3, #0]
 8006ada:	3304      	adds	r3, #4
 8006adc:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006ade:	4a37      	ldr	r2, [pc, #220]	; (8006bbc <RCC_SetFlashLatency+0xf8>)
 8006ae0:	f107 0318 	add.w	r3, r7, #24
 8006ae4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ae8:	6018      	str	r0, [r3, #0]
 8006aea:	3304      	adds	r3, #4
 8006aec:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006aee:	4a34      	ldr	r2, [pc, #208]	; (8006bc0 <RCC_SetFlashLatency+0xfc>)
 8006af0:	f107 030c 	add.w	r3, r7, #12
 8006af4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006af6:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006afa:	2300      	movs	r3, #0
 8006afc:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b04:	d11b      	bne.n	8006b3e <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006b06:	2300      	movs	r3, #0
 8006b08:	633b      	str	r3, [r7, #48]	; 0x30
 8006b0a:	e014      	b.n	8006b36 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	005b      	lsls	r3, r3, #1
 8006b10:	3338      	adds	r3, #56	; 0x38
 8006b12:	443b      	add	r3, r7
 8006b14:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006b18:	461a      	mov	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d807      	bhi.n	8006b30 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	3338      	adds	r3, #56	; 0x38
 8006b26:	443b      	add	r3, r7
 8006b28:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006b2c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b2e:	e021      	b.n	8006b74 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006b30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b32:	3301      	adds	r3, #1
 8006b34:	633b      	str	r3, [r7, #48]	; 0x30
 8006b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d9e7      	bls.n	8006b0c <RCC_SetFlashLatency+0x48>
 8006b3c:	e01a      	b.n	8006b74 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006b3e:	2300      	movs	r3, #0
 8006b40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b42:	e014      	b.n	8006b6e <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b46:	005b      	lsls	r3, r3, #1
 8006b48:	3338      	adds	r3, #56	; 0x38
 8006b4a:	443b      	add	r3, r7
 8006b4c:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006b50:	461a      	mov	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d807      	bhi.n	8006b68 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	3338      	adds	r3, #56	; 0x38
 8006b5e:	443b      	add	r3, r7
 8006b60:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006b64:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006b66:	e005      	b.n	8006b74 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d9e7      	bls.n	8006b44 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006b74:	4b13      	ldr	r3, [pc, #76]	; (8006bc4 <RCC_SetFlashLatency+0x100>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f023 0207 	bic.w	r2, r3, #7
 8006b7c:	4911      	ldr	r1, [pc, #68]	; (8006bc4 <RCC_SetFlashLatency+0x100>)
 8006b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b80:	4313      	orrs	r3, r2
 8006b82:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006b84:	f7fd f922 	bl	8003dcc <HAL_GetTick>
 8006b88:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006b8a:	e008      	b.n	8006b9e <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006b8c:	f7fd f91e 	bl	8003dcc <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	2b02      	cmp	r3, #2
 8006b98:	d901      	bls.n	8006b9e <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e007      	b.n	8006bae <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006b9e:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <RCC_SetFlashLatency+0x100>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0307 	and.w	r3, r3, #7
 8006ba6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d1ef      	bne.n	8006b8c <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006bac:	2300      	movs	r3, #0
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3738      	adds	r7, #56	; 0x38
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	0800d42c 	.word	0x0800d42c
 8006bbc:	0800d434 	.word	0x0800d434
 8006bc0:	0800d43c 	.word	0x0800d43c
 8006bc4:	58004000 	.word	0x58004000

08006bc8 <LL_RCC_LSE_IsReady>:
{
 8006bc8:	b480      	push	{r7}
 8006bca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006bcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd4:	f003 0302 	and.w	r3, r3, #2
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d101      	bne.n	8006be0 <LL_RCC_LSE_IsReady+0x18>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e000      	b.n	8006be2 <LL_RCC_LSE_IsReady+0x1a>
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bc80      	pop	{r7}
 8006be8:	4770      	bx	lr

08006bea <LL_RCC_SetUSARTClockSource>:
{
 8006bea:	b480      	push	{r7}
 8006bec:	b083      	sub	sp, #12
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006bf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006bf6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	0c1b      	lsrs	r3, r3, #16
 8006bfe:	43db      	mvns	r3, r3
 8006c00:	401a      	ands	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bc80      	pop	{r7}
 8006c18:	4770      	bx	lr

08006c1a <LL_RCC_SetI2SClockSource>:
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c3a:	bf00      	nop
 8006c3c:	370c      	adds	r7, #12
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	4770      	bx	lr

08006c44 <LL_RCC_SetLPUARTClockSource>:
{
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006c4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c54:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006c58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c64:	bf00      	nop
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bc80      	pop	{r7}
 8006c6c:	4770      	bx	lr

08006c6e <LL_RCC_SetI2CClockSource>:
{
 8006c6e:	b480      	push	{r7}
 8006c70:	b083      	sub	sp, #12
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006c76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	091b      	lsrs	r3, r3, #4
 8006c82:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006c86:	43db      	mvns	r3, r3
 8006c88:	401a      	ands	r2, r3
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	011b      	lsls	r3, r3, #4
 8006c8e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006c92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006c96:	4313      	orrs	r3, r2
 8006c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bc80      	pop	{r7}
 8006ca4:	4770      	bx	lr

08006ca6 <LL_RCC_SetLPTIMClockSource>:
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	0c1b      	lsrs	r3, r3, #16
 8006cba:	041b      	lsls	r3, r3, #16
 8006cbc:	43db      	mvns	r3, r3
 8006cbe:	401a      	ands	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	041b      	lsls	r3, r3, #16
 8006cc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006cce:	bf00      	nop
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bc80      	pop	{r7}
 8006cd6:	4770      	bx	lr

08006cd8 <LL_RCC_SetRNGClockSource>:
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006cec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006cf8:	bf00      	nop
 8006cfa:	370c      	adds	r7, #12
 8006cfc:	46bd      	mov	sp, r7
 8006cfe:	bc80      	pop	{r7}
 8006d00:	4770      	bx	lr

08006d02 <LL_RCC_SetADCClockSource>:
{
 8006d02:	b480      	push	{r7}
 8006d04:	b083      	sub	sp, #12
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d12:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006d16:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d22:	bf00      	nop
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	bc80      	pop	{r7}
 8006d2a:	4770      	bx	lr

08006d2c <LL_RCC_SetRTCClockSource>:
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006d34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d40:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006d4c:	bf00      	nop
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bc80      	pop	{r7}
 8006d54:	4770      	bx	lr

08006d56 <LL_RCC_GetRTCClockSource>:
{
 8006d56:	b480      	push	{r7}
 8006d58:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d62:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bc80      	pop	{r7}
 8006d6c:	4770      	bx	lr

08006d6e <LL_RCC_ForceBackupDomainReset>:
{
 8006d6e:	b480      	push	{r7}
 8006d70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006d86:	bf00      	nop
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bc80      	pop	{r7}
 8006d8c:	4770      	bx	lr

08006d8e <LL_RCC_ReleaseBackupDomainReset>:
{
 8006d8e:	b480      	push	{r7}
 8006d90:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006d92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006da2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006da6:	bf00      	nop
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bc80      	pop	{r7}
 8006dac:	4770      	bx	lr
	...

08006db0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d058      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006dd0:	f7fe fd9a 	bl	8005908 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006dd4:	f7fc fffa 	bl	8003dcc <HAL_GetTick>
 8006dd8:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006dda:	e009      	b.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ddc:	f7fc fff6 	bl	8003dcc <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d902      	bls.n	8006df0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	74fb      	strb	r3, [r7, #19]
        break;
 8006dee:	e006      	b.n	8006dfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006df0:	4b7b      	ldr	r3, [pc, #492]	; (8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dfc:	d1ee      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006dfe:	7cfb      	ldrb	r3, [r7, #19]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d13c      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006e04:	f7ff ffa7 	bl	8006d56 <LL_RCC_GetRTCClockSource>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d00f      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e1e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e20:	f7ff ffa5 	bl	8006d6e <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006e24:	f7ff ffb3 	bl	8006d8e <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006e28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f003 0302 	and.w	r3, r3, #2
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d014      	beq.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e3c:	f7fc ffc6 	bl	8003dcc <HAL_GetTick>
 8006e40:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006e42:	e00b      	b.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e44:	f7fc ffc2 	bl	8003dcc <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d902      	bls.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	74fb      	strb	r3, [r7, #19]
            break;
 8006e5a:	e004      	b.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006e5c:	f7ff feb4 	bl	8006bc8 <LL_RCC_LSE_IsReady>
 8006e60:	4603      	mov	r3, r0
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d1ee      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006e66:	7cfb      	ldrb	r3, [r7, #19]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d105      	bne.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e70:	4618      	mov	r0, r3
 8006e72:	f7ff ff5b 	bl	8006d2c <LL_RCC_SetRTCClockSource>
 8006e76:	e004      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e78:	7cfb      	ldrb	r3, [r7, #19]
 8006e7a:	74bb      	strb	r3, [r7, #18]
 8006e7c:	e001      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7e:	7cfb      	ldrb	r3, [r7, #19]
 8006e80:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 0301 	and.w	r3, r3, #1
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d004      	beq.n	8006e98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7ff fea9 	bl	8006bea <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f003 0302 	and.w	r3, r3, #2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d004      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f7ff fe9e 	bl	8006bea <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d004      	beq.n	8006ec4 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff fec0 	bl	8006c44 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d004      	beq.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a1b      	ldr	r3, [r3, #32]
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f7ff fee6 	bl	8006ca6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d004      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7ff fedb 	bl	8006ca6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d004      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fed0 	bl	8006ca6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d004      	beq.n	8006f1c <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	4618      	mov	r0, r3
 8006f18:	f7ff fea9 	bl	8006c6e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d004      	beq.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f7ff fe9e 	bl	8006c6e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d004      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	69db      	ldr	r3, [r3, #28]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7ff fe93 	bl	8006c6e <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f003 0310 	and.w	r3, r3, #16
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d011      	beq.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	68db      	ldr	r3, [r3, #12]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff fe5e 	bl	8006c1a <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f66:	d107      	bne.n	8006f78 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f76:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d010      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7ff fea5 	bl	8006cd8 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d107      	bne.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006f96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006fa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006fa4:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d011      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7ff fea3 	bl	8006d02 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006fc4:	d107      	bne.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006fc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006fd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006fd6:	7cbb      	ldrb	r3, [r7, #18]
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3718      	adds	r7, #24
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}
 8006fe0:	58000400 	.word	0x58000400

08006fe4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b084      	sub	sp, #16
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d068      	beq.n	80070c8 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d106      	bne.n	8007010 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7fc fc92 	bl	8003934 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2202      	movs	r2, #2
 8007014:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007018:	4b2e      	ldr	r3, [pc, #184]	; (80070d4 <HAL_RTC_Init+0xf0>)
 800701a:	22ca      	movs	r2, #202	; 0xca
 800701c:	625a      	str	r2, [r3, #36]	; 0x24
 800701e:	4b2d      	ldr	r3, [pc, #180]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007020:	2253      	movs	r2, #83	; 0x53
 8007022:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 fa4f 	bl	80074c8 <RTC_EnterInitMode>
 800702a:	4603      	mov	r3, r0
 800702c:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800702e:	7bfb      	ldrb	r3, [r7, #15]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d13f      	bne.n	80070b4 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007034:	4b27      	ldr	r3, [pc, #156]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007036:	699b      	ldr	r3, [r3, #24]
 8007038:	4a26      	ldr	r2, [pc, #152]	; (80070d4 <HAL_RTC_Init+0xf0>)
 800703a:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800703e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007042:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007044:	4b23      	ldr	r3, [pc, #140]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007046:	699a      	ldr	r2, [r3, #24]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6859      	ldr	r1, [r3, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	4319      	orrs	r1, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	699b      	ldr	r3, [r3, #24]
 8007056:	430b      	orrs	r3, r1
 8007058:	491e      	ldr	r1, [pc, #120]	; (80070d4 <HAL_RTC_Init+0xf0>)
 800705a:	4313      	orrs	r3, r2
 800705c:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	68da      	ldr	r2, [r3, #12]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	041b      	lsls	r3, r3, #16
 8007068:	491a      	ldr	r1, [pc, #104]	; (80070d4 <HAL_RTC_Init+0xf0>)
 800706a:	4313      	orrs	r3, r2
 800706c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800706e:	4b19      	ldr	r3, [pc, #100]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007070:	68db      	ldr	r3, [r3, #12]
 8007072:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800707e:	430b      	orrs	r3, r1
 8007080:	4914      	ldr	r1, [pc, #80]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007082:	4313      	orrs	r3, r2
 8007084:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f000 fa52 	bl	8007530 <RTC_ExitInitMode>
 800708c:	4603      	mov	r3, r0
 800708e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8007090:	7bfb      	ldrb	r3, [r7, #15]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10e      	bne.n	80070b4 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8007096:	4b0f      	ldr	r3, [pc, #60]	; (80070d4 <HAL_RTC_Init+0xf0>)
 8007098:	699b      	ldr	r3, [r3, #24]
 800709a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6a19      	ldr	r1, [r3, #32]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	69db      	ldr	r3, [r3, #28]
 80070a6:	4319      	orrs	r1, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	430b      	orrs	r3, r1
 80070ae:	4909      	ldr	r1, [pc, #36]	; (80070d4 <HAL_RTC_Init+0xf0>)
 80070b0:	4313      	orrs	r3, r2
 80070b2:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80070b4:	4b07      	ldr	r3, [pc, #28]	; (80070d4 <HAL_RTC_Init+0xf0>)
 80070b6:	22ff      	movs	r2, #255	; 0xff
 80070b8:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80070ba:	7bfb      	ldrb	r3, [r7, #15]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d103      	bne.n	80070c8 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 80070c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	40002800 	.word	0x40002800

080070d8 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80070d8:	b590      	push	{r4, r7, lr}
 80070da:	b087      	sub	sp, #28
 80070dc:	af00      	add	r7, sp, #0
 80070de:	60f8      	str	r0, [r7, #12]
 80070e0:	60b9      	str	r1, [r7, #8]
 80070e2:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d101      	bne.n	80070f2 <HAL_RTC_SetTime+0x1a>
 80070ee:	2302      	movs	r3, #2
 80070f0:	e088      	b.n	8007204 <HAL_RTC_SetTime+0x12c>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2201      	movs	r2, #1
 80070f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2202      	movs	r2, #2
 80070fe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007102:	4b42      	ldr	r3, [pc, #264]	; (800720c <HAL_RTC_SetTime+0x134>)
 8007104:	22ca      	movs	r2, #202	; 0xca
 8007106:	625a      	str	r2, [r3, #36]	; 0x24
 8007108:	4b40      	ldr	r3, [pc, #256]	; (800720c <HAL_RTC_SetTime+0x134>)
 800710a:	2253      	movs	r2, #83	; 0x53
 800710c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 f9da 	bl	80074c8 <RTC_EnterInitMode>
 8007114:	4603      	mov	r3, r0
 8007116:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007118:	7cfb      	ldrb	r3, [r7, #19]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d15e      	bne.n	80071dc <HAL_RTC_SetTime+0x104>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800711e:	4b3b      	ldr	r3, [pc, #236]	; (800720c <HAL_RTC_SetTime+0x134>)
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800712a:	d057      	beq.n	80071dc <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d125      	bne.n	800717e <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007132:	4b36      	ldr	r3, [pc, #216]	; (800720c <HAL_RTC_SetTime+0x134>)
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800713a:	2b00      	cmp	r3, #0
 800713c:	d102      	bne.n	8007144 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	2200      	movs	r2, #0
 8007142:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	4618      	mov	r0, r3
 800714a:	f000 fa2f 	bl	80075ac <RTC_ByteToBcd2>
 800714e:	4603      	mov	r3, r0
 8007150:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	785b      	ldrb	r3, [r3, #1]
 8007156:	4618      	mov	r0, r3
 8007158:	f000 fa28 	bl	80075ac <RTC_ByteToBcd2>
 800715c:	4603      	mov	r3, r0
 800715e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007160:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	789b      	ldrb	r3, [r3, #2]
 8007166:	4618      	mov	r0, r3
 8007168:	f000 fa20 	bl	80075ac <RTC_ByteToBcd2>
 800716c:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800716e:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	78db      	ldrb	r3, [r3, #3]
 8007176:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007178:	4313      	orrs	r3, r2
 800717a:	617b      	str	r3, [r7, #20]
 800717c:	e017      	b.n	80071ae <HAL_RTC_SetTime+0xd6>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800717e:	4b23      	ldr	r3, [pc, #140]	; (800720c <HAL_RTC_SetTime+0x134>)
 8007180:	699b      	ldr	r3, [r3, #24]
 8007182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007186:	2b00      	cmp	r3, #0
 8007188:	d102      	bne.n	8007190 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	2200      	movs	r2, #0
 800718e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	781b      	ldrb	r3, [r3, #0]
 8007194:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	785b      	ldrb	r3, [r3, #1]
 800719a:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800719c:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800719e:	68ba      	ldr	r2, [r7, #8]
 80071a0:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80071a2:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	78db      	ldrb	r3, [r3, #3]
 80071a8:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80071aa:	4313      	orrs	r3, r2
 80071ac:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 80071ae:	4a17      	ldr	r2, [pc, #92]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80071b6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80071ba:	6013      	str	r3, [r2, #0]
      
      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 80071bc:	4b13      	ldr	r3, [pc, #76]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	4a12      	ldr	r2, [pc, #72]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071c6:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 80071c8:	4b10      	ldr	r3, [pc, #64]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071ca:	699a      	ldr	r2, [r3, #24]
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	68d9      	ldr	r1, [r3, #12]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	430b      	orrs	r3, r1
 80071d6:	490d      	ldr	r1, [pc, #52]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071d8:	4313      	orrs	r3, r2
 80071da:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 f9a7 	bl	8007530 <RTC_ExitInitMode>
 80071e2:	4603      	mov	r3, r0
 80071e4:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071e6:	4b09      	ldr	r3, [pc, #36]	; (800720c <HAL_RTC_SetTime+0x134>)
 80071e8:	22ff      	movs	r2, #255	; 0xff
 80071ea:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80071ec:	7cfb      	ldrb	r3, [r7, #19]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d103      	bne.n	80071fa <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8007202:	7cfb      	ldrb	r3, [r7, #19]
}
 8007204:	4618      	mov	r0, r3
 8007206:	371c      	adds	r7, #28
 8007208:	46bd      	mov	sp, r7
 800720a:	bd90      	pop	{r4, r7, pc}
 800720c:	40002800 	.word	0x40002800

08007210 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	60f8      	str	r0, [r7, #12]
 8007218:	60b9      	str	r1, [r7, #8]
 800721a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800721c:	4b2c      	ldr	r3, [pc, #176]	; (80072d0 <HAL_RTC_GetTime+0xc0>)
 800721e:	689a      	ldr	r2, [r3, #8]
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8007224:	4b2a      	ldr	r3, [pc, #168]	; (80072d0 <HAL_RTC_GetTime+0xc0>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800722c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007230:	d049      	beq.n	80072c6 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8007232:	4b27      	ldr	r3, [pc, #156]	; (80072d0 <HAL_RTC_GetTime+0xc0>)
 8007234:	691b      	ldr	r3, [r3, #16]
 8007236:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800723e:	4b24      	ldr	r3, [pc, #144]	; (80072d0 <HAL_RTC_GetTime+0xc0>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007246:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800724a:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	0c1b      	lsrs	r3, r3, #16
 8007250:	b2db      	uxtb	r3, r3
 8007252:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007256:	b2da      	uxtb	r2, r3
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	0a1b      	lsrs	r3, r3, #8
 8007260:	b2db      	uxtb	r3, r3
 8007262:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007266:	b2da      	uxtb	r2, r3
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007274:	b2da      	uxtb	r2, r3
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	0d9b      	lsrs	r3, r3, #22
 800727e:	b2db      	uxtb	r3, r3
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	b2da      	uxtb	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d11a      	bne.n	80072c6 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	4618      	mov	r0, r3
 8007296:	f000 f9a8 	bl	80075ea <RTC_Bcd2ToByte>
 800729a:	4603      	mov	r3, r0
 800729c:	461a      	mov	r2, r3
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80072a2:	68bb      	ldr	r3, [r7, #8]
 80072a4:	785b      	ldrb	r3, [r3, #1]
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 f99f 	bl	80075ea <RTC_Bcd2ToByte>
 80072ac:	4603      	mov	r3, r0
 80072ae:	461a      	mov	r2, r3
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	789b      	ldrb	r3, [r3, #2]
 80072b8:	4618      	mov	r0, r3
 80072ba:	f000 f996 	bl	80075ea <RTC_Bcd2ToByte>
 80072be:	4603      	mov	r3, r0
 80072c0:	461a      	mov	r2, r3
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3718      	adds	r7, #24
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	40002800 	.word	0x40002800

080072d4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80072d4:	b590      	push	{r4, r7, lr}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60f8      	str	r0, [r7, #12]
 80072dc:	60b9      	str	r1, [r7, #8]
 80072de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d101      	bne.n	80072ee <HAL_RTC_SetDate+0x1a>
 80072ea:	2302      	movs	r3, #2
 80072ec:	e071      	b.n	80073d2 <HAL_RTC_SetDate+0xfe>
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2201      	movs	r2, #1
 80072f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2202      	movs	r2, #2
 80072fa:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d10e      	bne.n	8007322 <HAL_RTC_SetDate+0x4e>
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	785b      	ldrb	r3, [r3, #1]
 8007308:	f003 0310 	and.w	r3, r3, #16
 800730c:	2b00      	cmp	r3, #0
 800730e:	d008      	beq.n	8007322 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	785b      	ldrb	r3, [r3, #1]
 8007314:	f023 0310 	bic.w	r3, r3, #16
 8007318:	b2db      	uxtb	r3, r3
 800731a:	330a      	adds	r3, #10
 800731c:	b2da      	uxtb	r2, r3
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d11c      	bne.n	8007362 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	78db      	ldrb	r3, [r3, #3]
 800732c:	4618      	mov	r0, r3
 800732e:	f000 f93d 	bl	80075ac <RTC_ByteToBcd2>
 8007332:	4603      	mov	r3, r0
 8007334:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	785b      	ldrb	r3, [r3, #1]
 800733a:	4618      	mov	r0, r3
 800733c:	f000 f936 	bl	80075ac <RTC_ByteToBcd2>
 8007340:	4603      	mov	r3, r0
 8007342:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8007344:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	789b      	ldrb	r3, [r3, #2]
 800734a:	4618      	mov	r0, r3
 800734c:	f000 f92e 	bl	80075ac <RTC_ByteToBcd2>
 8007350:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007352:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	781b      	ldrb	r3, [r3, #0]
 800735a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800735c:	4313      	orrs	r3, r2
 800735e:	617b      	str	r3, [r7, #20]
 8007360:	e00e      	b.n	8007380 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	78db      	ldrb	r3, [r3, #3]
 8007366:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	785b      	ldrb	r3, [r3, #1]
 800736c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800736e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8007370:	68ba      	ldr	r2, [r7, #8]
 8007372:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8007374:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800737c:	4313      	orrs	r3, r2
 800737e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007380:	4b16      	ldr	r3, [pc, #88]	; (80073dc <HAL_RTC_SetDate+0x108>)
 8007382:	22ca      	movs	r2, #202	; 0xca
 8007384:	625a      	str	r2, [r3, #36]	; 0x24
 8007386:	4b15      	ldr	r3, [pc, #84]	; (80073dc <HAL_RTC_SetDate+0x108>)
 8007388:	2253      	movs	r2, #83	; 0x53
 800738a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 f89b 	bl	80074c8 <RTC_EnterInitMode>
 8007392:	4603      	mov	r3, r0
 8007394:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8007396:	7cfb      	ldrb	r3, [r7, #19]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d10b      	bne.n	80073b4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800739c:	4a0f      	ldr	r2, [pc, #60]	; (80073dc <HAL_RTC_SetDate+0x108>)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80073a4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80073a8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80073aa:	68f8      	ldr	r0, [r7, #12]
 80073ac:	f000 f8c0 	bl	8007530 <RTC_ExitInitMode>
 80073b0:	4603      	mov	r3, r0
 80073b2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073b4:	4b09      	ldr	r3, [pc, #36]	; (80073dc <HAL_RTC_SetDate+0x108>)
 80073b6:	22ff      	movs	r2, #255	; 0xff
 80073b8:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80073ba:	7cfb      	ldrb	r3, [r7, #19]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d103      	bne.n	80073c8 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 80073d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	371c      	adds	r7, #28
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd90      	pop	{r4, r7, pc}
 80073da:	bf00      	nop
 80073dc:	40002800 	.word	0x40002800

080073e0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 80073ec:	4b22      	ldr	r3, [pc, #136]	; (8007478 <HAL_RTC_GetDate+0x98>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80073f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80073f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	0c1b      	lsrs	r3, r3, #16
 80073fe:	b2da      	uxtb	r2, r3
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	0a1b      	lsrs	r3, r3, #8
 8007408:	b2db      	uxtb	r3, r3
 800740a:	f003 031f 	and.w	r3, r3, #31
 800740e:	b2da      	uxtb	r2, r3
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	b2db      	uxtb	r3, r3
 8007418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800741c:	b2da      	uxtb	r2, r3
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8007422:	697b      	ldr	r3, [r7, #20]
 8007424:	0b5b      	lsrs	r3, r3, #13
 8007426:	b2db      	uxtb	r3, r3
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	b2da      	uxtb	r2, r3
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d11a      	bne.n	800746e <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	78db      	ldrb	r3, [r3, #3]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 f8d4 	bl	80075ea <RTC_Bcd2ToByte>
 8007442:	4603      	mov	r3, r0
 8007444:	461a      	mov	r2, r3
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	785b      	ldrb	r3, [r3, #1]
 800744e:	4618      	mov	r0, r3
 8007450:	f000 f8cb 	bl	80075ea <RTC_Bcd2ToByte>
 8007454:	4603      	mov	r3, r0
 8007456:	461a      	mov	r2, r3
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	789b      	ldrb	r3, [r3, #2]
 8007460:	4618      	mov	r0, r3
 8007462:	f000 f8c2 	bl	80075ea <RTC_Bcd2ToByte>
 8007466:	4603      	mov	r3, r0
 8007468:	461a      	mov	r2, r3
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	3718      	adds	r7, #24
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	40002800 	.word	0x40002800

0800747c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007484:	4b0f      	ldr	r3, [pc, #60]	; (80074c4 <HAL_RTC_WaitForSynchro+0x48>)
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	4a0e      	ldr	r2, [pc, #56]	; (80074c4 <HAL_RTC_WaitForSynchro+0x48>)
 800748a:	f023 0320 	bic.w	r3, r3, #32
 800748e:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007490:	f7fc fc9c 	bl	8003dcc <HAL_GetTick>
 8007494:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007496:	e009      	b.n	80074ac <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007498:	f7fc fc98 	bl	8003dcc <HAL_GetTick>
 800749c:	4602      	mov	r2, r0
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	1ad3      	subs	r3, r2, r3
 80074a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074a6:	d901      	bls.n	80074ac <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e006      	b.n	80074ba <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80074ac:	4b05      	ldr	r3, [pc, #20]	; (80074c4 <HAL_RTC_WaitForSynchro+0x48>)
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	f003 0320 	and.w	r3, r3, #32
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d0ef      	beq.n	8007498 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	40002800 	.word	0x40002800

080074c8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80074d4:	4b15      	ldr	r3, [pc, #84]	; (800752c <RTC_EnterInitMode+0x64>)
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d120      	bne.n	8007522 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80074e0:	4b12      	ldr	r3, [pc, #72]	; (800752c <RTC_EnterInitMode+0x64>)
 80074e2:	68db      	ldr	r3, [r3, #12]
 80074e4:	4a11      	ldr	r2, [pc, #68]	; (800752c <RTC_EnterInitMode+0x64>)
 80074e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074ea:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80074ec:	f7fc fc6e 	bl	8003dcc <HAL_GetTick>
 80074f0:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80074f2:	e00d      	b.n	8007510 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80074f4:	f7fc fc6a 	bl	8003dcc <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007502:	d905      	bls.n	8007510 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2203      	movs	r2, #3
 800750c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007510:	4b06      	ldr	r3, [pc, #24]	; (800752c <RTC_EnterInitMode+0x64>)
 8007512:	68db      	ldr	r3, [r3, #12]
 8007514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007518:	2b00      	cmp	r3, #0
 800751a:	d102      	bne.n	8007522 <RTC_EnterInitMode+0x5a>
 800751c:	7bfb      	ldrb	r3, [r7, #15]
 800751e:	2b03      	cmp	r3, #3
 8007520:	d1e8      	bne.n	80074f4 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007522:	7bfb      	ldrb	r3, [r7, #15]
}
 8007524:	4618      	mov	r0, r3
 8007526:	3710      	adds	r7, #16
 8007528:	46bd      	mov	sp, r7
 800752a:	bd80      	pop	{r7, pc}
 800752c:	40002800 	.word	0x40002800

08007530 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007538:	2300      	movs	r3, #0
 800753a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800753c:	4b1a      	ldr	r3, [pc, #104]	; (80075a8 <RTC_ExitInitMode+0x78>)
 800753e:	68db      	ldr	r3, [r3, #12]
 8007540:	4a19      	ldr	r2, [pc, #100]	; (80075a8 <RTC_ExitInitMode+0x78>)
 8007542:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007546:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007548:	4b17      	ldr	r3, [pc, #92]	; (80075a8 <RTC_ExitInitMode+0x78>)
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	f003 0320 	and.w	r3, r3, #32
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10c      	bne.n	800756e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff ff91 	bl	800747c <HAL_RTC_WaitForSynchro>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d01e      	beq.n	800759e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2203      	movs	r2, #3
 8007564:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8007568:	2303      	movs	r3, #3
 800756a:	73fb      	strb	r3, [r7, #15]
 800756c:	e017      	b.n	800759e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800756e:	4b0e      	ldr	r3, [pc, #56]	; (80075a8 <RTC_ExitInitMode+0x78>)
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	4a0d      	ldr	r2, [pc, #52]	; (80075a8 <RTC_ExitInitMode+0x78>)
 8007574:	f023 0320 	bic.w	r3, r3, #32
 8007578:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7ff ff7e 	bl	800747c <HAL_RTC_WaitForSynchro>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d005      	beq.n	8007592 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2203      	movs	r2, #3
 800758a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007592:	4b05      	ldr	r3, [pc, #20]	; (80075a8 <RTC_ExitInitMode+0x78>)
 8007594:	699b      	ldr	r3, [r3, #24]
 8007596:	4a04      	ldr	r2, [pc, #16]	; (80075a8 <RTC_ExitInitMode+0x78>)
 8007598:	f043 0320 	orr.w	r3, r3, #32
 800759c:	6193      	str	r3, [r2, #24]
  }

  return status;
 800759e:	7bfb      	ldrb	r3, [r7, #15]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3710      	adds	r7, #16
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	40002800 	.word	0x40002800

080075ac <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	4603      	mov	r3, r0
 80075b4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80075b6:	2300      	movs	r3, #0
 80075b8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80075ba:	79fb      	ldrb	r3, [r7, #7]
 80075bc:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80075be:	e005      	b.n	80075cc <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	3301      	adds	r3, #1
 80075c4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80075c6:	7afb      	ldrb	r3, [r7, #11]
 80075c8:	3b0a      	subs	r3, #10
 80075ca:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80075cc:	7afb      	ldrb	r3, [r7, #11]
 80075ce:	2b09      	cmp	r3, #9
 80075d0:	d8f6      	bhi.n	80075c0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	b2db      	uxtb	r3, r3
 80075d6:	011b      	lsls	r3, r3, #4
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	7afb      	ldrb	r3, [r7, #11]
 80075dc:	4313      	orrs	r3, r2
 80075de:	b2db      	uxtb	r3, r3
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3714      	adds	r7, #20
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bc80      	pop	{r7}
 80075e8:	4770      	bx	lr

080075ea <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80075ea:	b480      	push	{r7}
 80075ec:	b085      	sub	sp, #20
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	4603      	mov	r3, r0
 80075f2:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 80075f4:	79fb      	ldrb	r3, [r7, #7]
 80075f6:	091b      	lsrs	r3, r3, #4
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	461a      	mov	r2, r3
 80075fc:	4613      	mov	r3, r2
 80075fe:	009b      	lsls	r3, r3, #2
 8007600:	4413      	add	r3, r2
 8007602:	005b      	lsls	r3, r3, #1
 8007604:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	b2da      	uxtb	r2, r3
 800760a:	79fb      	ldrb	r3, [r7, #7]
 800760c:	f003 030f 	and.w	r3, r3, #15
 8007610:	b2db      	uxtb	r3, r3
 8007612:	4413      	add	r3, r2
 8007614:	b2db      	uxtb	r3, r3
}
 8007616:	4618      	mov	r0, r3
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	bc80      	pop	{r7}
 800761e:	4770      	bx	lr

08007620 <HAL_RTCEx_SetTimeStamp>:
  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
  *               compatibility, this parameter is required.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8007620:	b480      	push	{r7}
 8007622:	b085      	sub	sp, #20
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  UNUSED(RTC_TimeStampPin);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007632:	2b01      	cmp	r3, #1
 8007634:	d101      	bne.n	800763a <HAL_RTCEx_SetTimeStamp+0x1a>
 8007636:	2302      	movs	r3, #2
 8007638:	e029      	b.n	800768e <HAL_RTCEx_SetTimeStamp+0x6e>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2201      	movs	r2, #1
 800763e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2202      	movs	r2, #2
 8007646:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Get the RTC_CR register and clear the bits to be configured */
  CLEAR_BIT(RTC->CR, (RTC_CR_TSEDGE | RTC_CR_TSE));
 800764a:	4b13      	ldr	r3, [pc, #76]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	4a12      	ldr	r2, [pc, #72]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 8007650:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007654:	f023 0308 	bic.w	r3, r3, #8
 8007658:	6193      	str	r3, [r2, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800765a:	4b0f      	ldr	r3, [pc, #60]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 800765c:	22ca      	movs	r2, #202	; 0xca
 800765e:	625a      	str	r2, [r3, #36]	; 0x24
 8007660:	4b0d      	ldr	r3, [pc, #52]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 8007662:	2253      	movs	r2, #83	; 0x53
 8007664:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  SET_BIT(RTC->CR, (uint32_t)TimeStampEdge | RTC_CR_TSE);
 8007666:	4b0c      	ldr	r3, [pc, #48]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 8007668:	699a      	ldr	r2, [r3, #24]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	4313      	orrs	r3, r2
 800766e:	4a0a      	ldr	r2, [pc, #40]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 8007670:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007674:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007676:	4b08      	ldr	r3, [pc, #32]	; (8007698 <HAL_RTCEx_SetTimeStamp+0x78>)
 8007678:	22ff      	movs	r2, #255	; 0xff
 800767a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	bc80      	pop	{r7}
 8007696:	4770      	bx	lr
 8007698:	40002800 	.word	0x40002800

0800769c <HAL_RTCEx_SetRefClock>:
  * @brief  Enable the RTC reference clock detection.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d101      	bne.n	80076b2 <HAL_RTCEx_SetRefClock+0x16>
 80076ae:	2302      	movs	r3, #2
 80076b0:	e02f      	b.n	8007712 <HAL_RTCEx_SetRefClock+0x76>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2201      	movs	r2, #1
 80076b6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2202      	movs	r2, #2
 80076be:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076c2:	4b16      	ldr	r3, [pc, #88]	; (800771c <HAL_RTCEx_SetRefClock+0x80>)
 80076c4:	22ca      	movs	r2, #202	; 0xca
 80076c6:	625a      	str	r2, [r3, #36]	; 0x24
 80076c8:	4b14      	ldr	r3, [pc, #80]	; (800771c <HAL_RTCEx_SetRefClock+0x80>)
 80076ca:	2253      	movs	r2, #83	; 0x53
 80076cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f7ff fefa 	bl	80074c8 <RTC_EnterInitMode>
 80076d4:	4603      	mov	r3, r0
 80076d6:	73fb      	strb	r3, [r7, #15]
  if (status == HAL_OK)
 80076d8:	7bfb      	ldrb	r3, [r7, #15]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d10a      	bne.n	80076f4 <HAL_RTCEx_SetRefClock+0x58>
  {
    /* Enable clockref detection */
    SET_BIT(RTC->CR, RTC_CR_REFCKON);
 80076de:	4b0f      	ldr	r3, [pc, #60]	; (800771c <HAL_RTCEx_SetRefClock+0x80>)
 80076e0:	699b      	ldr	r3, [r3, #24]
 80076e2:	4a0e      	ldr	r2, [pc, #56]	; (800771c <HAL_RTCEx_SetRefClock+0x80>)
 80076e4:	f043 0310 	orr.w	r3, r3, #16
 80076e8:	6193      	str	r3, [r2, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f7ff ff20 	bl	8007530 <RTC_ExitInitMode>
 80076f0:	4603      	mov	r3, r0
 80076f2:	73fb      	strb	r3, [r7, #15]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076f4:	4b09      	ldr	r3, [pc, #36]	; (800771c <HAL_RTCEx_SetRefClock+0x80>)
 80076f6:	22ff      	movs	r2, #255	; 0xff
 80076f8:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 80076fa:	7bfb      	ldrb	r3, [r7, #15]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d103      	bne.n	8007708 <HAL_RTCEx_SetRefClock+0x6c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return status;
 8007710:	7bfb      	ldrb	r3, [r7, #15]
}
 8007712:	4618      	mov	r0, r3
 8007714:	3710      	adds	r7, #16
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	40002800 	.word	0x40002800

08007720 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007720:	b480      	push	{r7}
 8007722:	b087      	sub	sp, #28
 8007724:	af00      	add	r7, sp, #0
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800772c:	4b07      	ldr	r3, [pc, #28]	; (800774c <HAL_RTCEx_BKUPWrite+0x2c>)
 800772e:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	4413      	add	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	687a      	ldr	r2, [r7, #4]
 800773e:	601a      	str	r2, [r3, #0]
}
 8007740:	bf00      	nop
 8007742:	371c      	adds	r7, #28
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	4000b100 	.word	0x4000b100

08007750 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
 8007758:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800775a:	4b07      	ldr	r3, [pc, #28]	; (8007778 <HAL_RTCEx_BKUPRead+0x28>)
 800775c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	4413      	add	r3, r2
 8007766:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	4000b100 	.word	0x4000b100

0800777c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d101      	bne.n	800778e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e049      	b.n	8007822 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007794:	b2db      	uxtb	r3, r3
 8007796:	2b00      	cmp	r3, #0
 8007798:	d106      	bne.n	80077a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f7fc f910 	bl	80039c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2202      	movs	r2, #2
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3304      	adds	r3, #4
 80077b8:	4619      	mov	r1, r3
 80077ba:	4610      	mov	r0, r2
 80077bc:	f000 f9c6 	bl	8007b4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2201      	movs	r2, #1
 80077d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2201      	movs	r2, #1
 80077dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2201      	movs	r2, #1
 80077e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2201      	movs	r2, #1
 80077fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2201      	movs	r2, #1
 8007804:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2201      	movs	r2, #1
 8007814:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007820:	2300      	movs	r3, #0
}
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
	...

0800782c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800783a:	b2db      	uxtb	r3, r3
 800783c:	2b01      	cmp	r3, #1
 800783e:	d001      	beq.n	8007844 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e02e      	b.n	80078a2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a16      	ldr	r2, [pc, #88]	; (80078ac <HAL_TIM_Base_Start+0x80>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d004      	beq.n	8007860 <HAL_TIM_Base_Start+0x34>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800785e:	d115      	bne.n	800788c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	689a      	ldr	r2, [r3, #8]
 8007866:	4b12      	ldr	r3, [pc, #72]	; (80078b0 <HAL_TIM_Base_Start+0x84>)
 8007868:	4013      	ands	r3, r2
 800786a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2b06      	cmp	r3, #6
 8007870:	d015      	beq.n	800789e <HAL_TIM_Base_Start+0x72>
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007878:	d011      	beq.n	800789e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f042 0201 	orr.w	r2, r2, #1
 8007888:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800788a:	e008      	b.n	800789e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f042 0201 	orr.w	r2, r2, #1
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	e000      	b.n	80078a0 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3714      	adds	r7, #20
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bc80      	pop	{r7}
 80078aa:	4770      	bx	lr
 80078ac:	40012c00 	.word	0x40012c00
 80078b0:	00010007 	.word	0x00010007

080078b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d122      	bne.n	8007910 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	f003 0302 	and.w	r3, r3, #2
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d11b      	bne.n	8007910 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f06f 0202 	mvn.w	r2, #2
 80078e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d003      	beq.n	80078fe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f90d 	bl	8007b16 <HAL_TIM_IC_CaptureCallback>
 80078fc:	e005      	b.n	800790a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 f900 	bl	8007b04 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007904:	6878      	ldr	r0, [r7, #4]
 8007906:	f000 f90f 	bl	8007b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	f003 0304 	and.w	r3, r3, #4
 800791a:	2b04      	cmp	r3, #4
 800791c:	d122      	bne.n	8007964 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b04      	cmp	r3, #4
 800792a:	d11b      	bne.n	8007964 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f06f 0204 	mvn.w	r2, #4
 8007934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2202      	movs	r2, #2
 800793a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	699b      	ldr	r3, [r3, #24]
 8007942:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007946:	2b00      	cmp	r3, #0
 8007948:	d003      	beq.n	8007952 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f000 f8e3 	bl	8007b16 <HAL_TIM_IC_CaptureCallback>
 8007950:	e005      	b.n	800795e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	f000 f8d6 	bl	8007b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	f000 f8e5 	bl	8007b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	f003 0308 	and.w	r3, r3, #8
 800796e:	2b08      	cmp	r3, #8
 8007970:	d122      	bne.n	80079b8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f003 0308 	and.w	r3, r3, #8
 800797c:	2b08      	cmp	r3, #8
 800797e:	d11b      	bne.n	80079b8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f06f 0208 	mvn.w	r2, #8
 8007988:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2204      	movs	r2, #4
 800798e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	69db      	ldr	r3, [r3, #28]
 8007996:	f003 0303 	and.w	r3, r3, #3
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f8b9 	bl	8007b16 <HAL_TIM_IC_CaptureCallback>
 80079a4:	e005      	b.n	80079b2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 f8ac 	bl	8007b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f000 f8bb 	bl	8007b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	f003 0310 	and.w	r3, r3, #16
 80079c2:	2b10      	cmp	r3, #16
 80079c4:	d122      	bne.n	8007a0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68db      	ldr	r3, [r3, #12]
 80079cc:	f003 0310 	and.w	r3, r3, #16
 80079d0:	2b10      	cmp	r3, #16
 80079d2:	d11b      	bne.n	8007a0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f06f 0210 	mvn.w	r2, #16
 80079dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2208      	movs	r2, #8
 80079e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	69db      	ldr	r3, [r3, #28]
 80079ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f88f 	bl	8007b16 <HAL_TIM_IC_CaptureCallback>
 80079f8:	e005      	b.n	8007a06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 f882 	bl	8007b04 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f000 f891 	bl	8007b28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	f003 0301 	and.w	r3, r3, #1
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d10e      	bne.n	8007a38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68db      	ldr	r3, [r3, #12]
 8007a20:	f003 0301 	and.w	r3, r3, #1
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d107      	bne.n	8007a38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f06f 0201 	mvn.w	r2, #1
 8007a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 f85d 	bl	8007af2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a42:	2b80      	cmp	r3, #128	; 0x80
 8007a44:	d10e      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a50:	2b80      	cmp	r3, #128	; 0x80
 8007a52:	d107      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007a5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 f8df 	bl	8007c22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a72:	d10e      	bne.n	8007a92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a7e:	2b80      	cmp	r3, #128	; 0x80
 8007a80:	d107      	bne.n	8007a92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007a8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f8d1 	bl	8007c34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	691b      	ldr	r3, [r3, #16]
 8007a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a9c:	2b40      	cmp	r3, #64	; 0x40
 8007a9e:	d10e      	bne.n	8007abe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aaa:	2b40      	cmp	r3, #64	; 0x40
 8007aac:	d107      	bne.n	8007abe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ab6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 f83e 	bl	8007b3a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	691b      	ldr	r3, [r3, #16]
 8007ac4:	f003 0320 	and.w	r3, r3, #32
 8007ac8:	2b20      	cmp	r3, #32
 8007aca:	d10e      	bne.n	8007aea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	68db      	ldr	r3, [r3, #12]
 8007ad2:	f003 0320 	and.w	r3, r3, #32
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	d107      	bne.n	8007aea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f06f 0220 	mvn.w	r2, #32
 8007ae2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ae4:	6878      	ldr	r0, [r7, #4]
 8007ae6:	f000 f893 	bl	8007c10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007af2:	b480      	push	{r7}
 8007af4:	b083      	sub	sp, #12
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007afa:	bf00      	nop
 8007afc:	370c      	adds	r7, #12
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bc80      	pop	{r7}
 8007b02:	4770      	bx	lr

08007b04 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b0c:	bf00      	nop
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bc80      	pop	{r7}
 8007b14:	4770      	bx	lr

08007b16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b083      	sub	sp, #12
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b1e:	bf00      	nop
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bc80      	pop	{r7}
 8007b26:	4770      	bx	lr

08007b28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b083      	sub	sp, #12
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b30:	bf00      	nop
 8007b32:	370c      	adds	r7, #12
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bc80      	pop	{r7}
 8007b38:	4770      	bx	lr

08007b3a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b083      	sub	sp, #12
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b42:	bf00      	nop
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr

08007b4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a29      	ldr	r2, [pc, #164]	; (8007c04 <TIM_Base_SetConfig+0xb8>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d003      	beq.n	8007b6c <TIM_Base_SetConfig+0x20>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b6a:	d108      	bne.n	8007b7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a20      	ldr	r2, [pc, #128]	; (8007c04 <TIM_Base_SetConfig+0xb8>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d00b      	beq.n	8007b9e <TIM_Base_SetConfig+0x52>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b8c:	d007      	beq.n	8007b9e <TIM_Base_SetConfig+0x52>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a1d      	ldr	r2, [pc, #116]	; (8007c08 <TIM_Base_SetConfig+0xbc>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d003      	beq.n	8007b9e <TIM_Base_SetConfig+0x52>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a1c      	ldr	r2, [pc, #112]	; (8007c0c <TIM_Base_SetConfig+0xc0>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d108      	bne.n	8007bb0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ba4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	68fa      	ldr	r2, [r7, #12]
 8007bc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	689a      	ldr	r2, [r3, #8]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a0b      	ldr	r2, [pc, #44]	; (8007c04 <TIM_Base_SetConfig+0xb8>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d007      	beq.n	8007bec <TIM_Base_SetConfig+0xa0>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	4a0a      	ldr	r2, [pc, #40]	; (8007c08 <TIM_Base_SetConfig+0xbc>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d003      	beq.n	8007bec <TIM_Base_SetConfig+0xa0>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	4a09      	ldr	r2, [pc, #36]	; (8007c0c <TIM_Base_SetConfig+0xc0>)
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d103      	bne.n	8007bf4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	691a      	ldr	r2, [r3, #16]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	615a      	str	r2, [r3, #20]
}
 8007bfa:	bf00      	nop
 8007bfc:	3714      	adds	r7, #20
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bc80      	pop	{r7}
 8007c02:	4770      	bx	lr
 8007c04:	40012c00 	.word	0x40012c00
 8007c08:	40014400 	.word	0x40014400
 8007c0c:	40014800 	.word	0x40014800

08007c10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	4770      	bx	lr

08007c22 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c2a:	bf00      	nop
 8007c2c:	370c      	adds	r7, #12
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	bc80      	pop	{r7}
 8007c32:	4770      	bx	lr

08007c34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007c3c:	bf00      	nop
 8007c3e:	370c      	adds	r7, #12
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bc80      	pop	{r7}
 8007c44:	4770      	bx	lr

08007c46 <LL_RCC_GetUSARTClockSource>:
{
 8007c46:	b480      	push	{r7}
 8007c48:	b083      	sub	sp, #12
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007c4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c52:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	401a      	ands	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	041b      	lsls	r3, r3, #16
 8007c5e:	4313      	orrs	r3, r2
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	370c      	adds	r7, #12
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bc80      	pop	{r7}
 8007c68:	4770      	bx	lr

08007c6a <LL_RCC_GetLPUARTClockSource>:
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	b083      	sub	sp, #12
 8007c6e:	af00      	add	r7, sp, #0
 8007c70:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007c72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007c76:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	4013      	ands	r3, r2
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	370c      	adds	r7, #12
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bc80      	pop	{r7}
 8007c86:	4770      	bx	lr

08007c88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d101      	bne.n	8007c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c96:	2301      	movs	r3, #1
 8007c98:	e042      	b.n	8007d20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d106      	bne.n	8007cb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f7fb fea7 	bl	8003a00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2224      	movs	r2, #36	; 0x24
 8007cb6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f022 0201 	bic.w	r2, r2, #1
 8007cc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cca:	6878      	ldr	r0, [r7, #4]
 8007ccc:	f000 f8c2 	bl	8007e54 <UART_SetConfig>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d101      	bne.n	8007cda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	e022      	b.n	8007d20 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d002      	beq.n	8007ce8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f000 fb2a 	bl	800833c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cf6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	689a      	ldr	r2, [r3, #8]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f042 0201 	orr.w	r2, r2, #1
 8007d16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f000 fbb0 	bl	800847e <UART_CheckIdleState>
 8007d1e:	4603      	mov	r3, r0
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	3708      	adds	r7, #8
 8007d24:	46bd      	mov	sp, r7
 8007d26:	bd80      	pop	{r7, pc}

08007d28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b08a      	sub	sp, #40	; 0x28
 8007d2c:	af02      	add	r7, sp, #8
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	603b      	str	r3, [r7, #0]
 8007d34:	4613      	mov	r3, r2
 8007d36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007d3e:	2b20      	cmp	r3, #32
 8007d40:	f040 8083 	bne.w	8007e4a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d002      	beq.n	8007d50 <HAL_UART_Transmit+0x28>
 8007d4a:	88fb      	ldrh	r3, [r7, #6]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d101      	bne.n	8007d54 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e07b      	b.n	8007e4c <HAL_UART_Transmit+0x124>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d101      	bne.n	8007d62 <HAL_UART_Transmit+0x3a>
 8007d5e:	2302      	movs	r3, #2
 8007d60:	e074      	b.n	8007e4c <HAL_UART_Transmit+0x124>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2201      	movs	r2, #1
 8007d66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2221      	movs	r2, #33	; 0x21
 8007d76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d7a:	f7fc f827 	bl	8003dcc <HAL_GetTick>
 8007d7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	88fa      	ldrh	r2, [r7, #6]
 8007d84:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	88fa      	ldrh	r2, [r7, #6]
 8007d8c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d98:	d108      	bne.n	8007dac <HAL_UART_Transmit+0x84>
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d104      	bne.n	8007dac <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007da2:	2300      	movs	r3, #0
 8007da4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	61bb      	str	r3, [r7, #24]
 8007daa:	e003      	b.n	8007db4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007db0:	2300      	movs	r3, #0
 8007db2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007dbc:	e02c      	b.n	8007e18 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	2180      	movs	r1, #128	; 0x80
 8007dc8:	68f8      	ldr	r0, [r7, #12]
 8007dca:	f000 fba3 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 8007dce:	4603      	mov	r3, r0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d001      	beq.n	8007dd8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007dd4:	2303      	movs	r3, #3
 8007dd6:	e039      	b.n	8007e4c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007dd8:	69fb      	ldr	r3, [r7, #28]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10b      	bne.n	8007df6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	881b      	ldrh	r3, [r3, #0]
 8007de2:	461a      	mov	r2, r3
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007dec:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	3302      	adds	r3, #2
 8007df2:	61bb      	str	r3, [r7, #24]
 8007df4:	e007      	b.n	8007e06 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	781a      	ldrb	r2, [r3, #0]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e00:	69fb      	ldr	r3, [r7, #28]
 8007e02:	3301      	adds	r3, #1
 8007e04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	b29a      	uxth	r2, r3
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007e1e:	b29b      	uxth	r3, r3
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1cc      	bne.n	8007dbe <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	2140      	movs	r1, #64	; 0x40
 8007e2e:	68f8      	ldr	r0, [r7, #12]
 8007e30:	f000 fb70 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 8007e34:	4603      	mov	r3, r0
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d001      	beq.n	8007e3e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e006      	b.n	8007e4c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	e000      	b.n	8007e4c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8007e4a:	2302      	movs	r3, #2
  }
}
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	3720      	adds	r7, #32
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}

08007e54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e58:	b08c      	sub	sp, #48	; 0x30
 8007e5a:	af00      	add	r7, sp, #0
 8007e5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	689a      	ldr	r2, [r3, #8]
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	691b      	ldr	r3, [r3, #16]
 8007e6c:	431a      	orrs	r2, r3
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	431a      	orrs	r2, r3
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	69db      	ldr	r3, [r3, #28]
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681a      	ldr	r2, [r3, #0]
 8007e82:	4b94      	ldr	r3, [pc, #592]	; (80080d4 <UART_SetConfig+0x280>)
 8007e84:	4013      	ands	r3, r2
 8007e86:	697a      	ldr	r2, [r7, #20]
 8007e88:	6812      	ldr	r2, [r2, #0]
 8007e8a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007e8c:	430b      	orrs	r3, r1
 8007e8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	68da      	ldr	r2, [r3, #12]
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	699b      	ldr	r3, [r3, #24]
 8007eaa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a89      	ldr	r2, [pc, #548]	; (80080d8 <UART_SetConfig+0x284>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d004      	beq.n	8007ec0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	689b      	ldr	r3, [r3, #8]
 8007ec6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007eca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	6812      	ldr	r2, [r2, #0]
 8007ed2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007ed4:	430b      	orrs	r3, r1
 8007ed6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ede:	f023 010f 	bic.w	r1, r3, #15
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	430a      	orrs	r2, r1
 8007eec:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a7a      	ldr	r2, [pc, #488]	; (80080dc <UART_SetConfig+0x288>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d127      	bne.n	8007f48 <UART_SetConfig+0xf4>
 8007ef8:	2003      	movs	r0, #3
 8007efa:	f7ff fea4 	bl	8007c46 <LL_RCC_GetUSARTClockSource>
 8007efe:	4603      	mov	r3, r0
 8007f00:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007f04:	2b03      	cmp	r3, #3
 8007f06:	d81b      	bhi.n	8007f40 <UART_SetConfig+0xec>
 8007f08:	a201      	add	r2, pc, #4	; (adr r2, 8007f10 <UART_SetConfig+0xbc>)
 8007f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f0e:	bf00      	nop
 8007f10:	08007f21 	.word	0x08007f21
 8007f14:	08007f31 	.word	0x08007f31
 8007f18:	08007f29 	.word	0x08007f29
 8007f1c:	08007f39 	.word	0x08007f39
 8007f20:	2301      	movs	r3, #1
 8007f22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f26:	e080      	b.n	800802a <UART_SetConfig+0x1d6>
 8007f28:	2302      	movs	r3, #2
 8007f2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f2e:	e07c      	b.n	800802a <UART_SetConfig+0x1d6>
 8007f30:	2304      	movs	r3, #4
 8007f32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f36:	e078      	b.n	800802a <UART_SetConfig+0x1d6>
 8007f38:	2308      	movs	r3, #8
 8007f3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f3e:	e074      	b.n	800802a <UART_SetConfig+0x1d6>
 8007f40:	2310      	movs	r3, #16
 8007f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007f46:	e070      	b.n	800802a <UART_SetConfig+0x1d6>
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a64      	ldr	r2, [pc, #400]	; (80080e0 <UART_SetConfig+0x28c>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d138      	bne.n	8007fc4 <UART_SetConfig+0x170>
 8007f52:	200c      	movs	r0, #12
 8007f54:	f7ff fe77 	bl	8007c46 <LL_RCC_GetUSARTClockSource>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007f5e:	2b0c      	cmp	r3, #12
 8007f60:	d82c      	bhi.n	8007fbc <UART_SetConfig+0x168>
 8007f62:	a201      	add	r2, pc, #4	; (adr r2, 8007f68 <UART_SetConfig+0x114>)
 8007f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f68:	08007f9d 	.word	0x08007f9d
 8007f6c:	08007fbd 	.word	0x08007fbd
 8007f70:	08007fbd 	.word	0x08007fbd
 8007f74:	08007fbd 	.word	0x08007fbd
 8007f78:	08007fad 	.word	0x08007fad
 8007f7c:	08007fbd 	.word	0x08007fbd
 8007f80:	08007fbd 	.word	0x08007fbd
 8007f84:	08007fbd 	.word	0x08007fbd
 8007f88:	08007fa5 	.word	0x08007fa5
 8007f8c:	08007fbd 	.word	0x08007fbd
 8007f90:	08007fbd 	.word	0x08007fbd
 8007f94:	08007fbd 	.word	0x08007fbd
 8007f98:	08007fb5 	.word	0x08007fb5
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fa2:	e042      	b.n	800802a <UART_SetConfig+0x1d6>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007faa:	e03e      	b.n	800802a <UART_SetConfig+0x1d6>
 8007fac:	2304      	movs	r3, #4
 8007fae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fb2:	e03a      	b.n	800802a <UART_SetConfig+0x1d6>
 8007fb4:	2308      	movs	r3, #8
 8007fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fba:	e036      	b.n	800802a <UART_SetConfig+0x1d6>
 8007fbc:	2310      	movs	r3, #16
 8007fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007fc2:	e032      	b.n	800802a <UART_SetConfig+0x1d6>
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a43      	ldr	r2, [pc, #268]	; (80080d8 <UART_SetConfig+0x284>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d12a      	bne.n	8008024 <UART_SetConfig+0x1d0>
 8007fce:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007fd2:	f7ff fe4a 	bl	8007c6a <LL_RCC_GetLPUARTClockSource>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007fdc:	d01a      	beq.n	8008014 <UART_SetConfig+0x1c0>
 8007fde:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007fe2:	d81b      	bhi.n	800801c <UART_SetConfig+0x1c8>
 8007fe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fe8:	d00c      	beq.n	8008004 <UART_SetConfig+0x1b0>
 8007fea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fee:	d815      	bhi.n	800801c <UART_SetConfig+0x1c8>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d003      	beq.n	8007ffc <UART_SetConfig+0x1a8>
 8007ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ff8:	d008      	beq.n	800800c <UART_SetConfig+0x1b8>
 8007ffa:	e00f      	b.n	800801c <UART_SetConfig+0x1c8>
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008002:	e012      	b.n	800802a <UART_SetConfig+0x1d6>
 8008004:	2302      	movs	r3, #2
 8008006:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800800a:	e00e      	b.n	800802a <UART_SetConfig+0x1d6>
 800800c:	2304      	movs	r3, #4
 800800e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008012:	e00a      	b.n	800802a <UART_SetConfig+0x1d6>
 8008014:	2308      	movs	r3, #8
 8008016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800801a:	e006      	b.n	800802a <UART_SetConfig+0x1d6>
 800801c:	2310      	movs	r3, #16
 800801e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8008022:	e002      	b.n	800802a <UART_SetConfig+0x1d6>
 8008024:	2310      	movs	r3, #16
 8008026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a2a      	ldr	r2, [pc, #168]	; (80080d8 <UART_SetConfig+0x284>)
 8008030:	4293      	cmp	r3, r2
 8008032:	f040 80a4 	bne.w	800817e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008036:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800803a:	2b08      	cmp	r3, #8
 800803c:	d823      	bhi.n	8008086 <UART_SetConfig+0x232>
 800803e:	a201      	add	r2, pc, #4	; (adr r2, 8008044 <UART_SetConfig+0x1f0>)
 8008040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008044:	08008069 	.word	0x08008069
 8008048:	08008087 	.word	0x08008087
 800804c:	08008071 	.word	0x08008071
 8008050:	08008087 	.word	0x08008087
 8008054:	08008077 	.word	0x08008077
 8008058:	08008087 	.word	0x08008087
 800805c:	08008087 	.word	0x08008087
 8008060:	08008087 	.word	0x08008087
 8008064:	0800807f 	.word	0x0800807f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008068:	f7fe fcd8 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 800806c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800806e:	e010      	b.n	8008092 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008070:	4b1c      	ldr	r3, [pc, #112]	; (80080e4 <UART_SetConfig+0x290>)
 8008072:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008074:	e00d      	b.n	8008092 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008076:	f7fe fc1d 	bl	80068b4 <HAL_RCC_GetSysClockFreq>
 800807a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800807c:	e009      	b.n	8008092 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800807e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008082:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008084:	e005      	b.n	8008092 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008090:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	2b00      	cmp	r3, #0
 8008096:	f000 8137 	beq.w	8008308 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809e:	4a12      	ldr	r2, [pc, #72]	; (80080e8 <UART_SetConfig+0x294>)
 80080a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a4:	461a      	mov	r2, r3
 80080a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80080ac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	685a      	ldr	r2, [r3, #4]
 80080b2:	4613      	mov	r3, r2
 80080b4:	005b      	lsls	r3, r3, #1
 80080b6:	4413      	add	r3, r2
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d305      	bcc.n	80080ca <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80080c4:	69ba      	ldr	r2, [r7, #24]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d910      	bls.n	80080ec <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 80080ca:	2301      	movs	r3, #1
 80080cc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80080d0:	e11a      	b.n	8008308 <UART_SetConfig+0x4b4>
 80080d2:	bf00      	nop
 80080d4:	cfff69f3 	.word	0xcfff69f3
 80080d8:	40008000 	.word	0x40008000
 80080dc:	40013800 	.word	0x40013800
 80080e0:	40004400 	.word	0x40004400
 80080e4:	00f42400 	.word	0x00f42400
 80080e8:	0800d4f0 	.word	0x0800d4f0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ee:	2200      	movs	r2, #0
 80080f0:	60bb      	str	r3, [r7, #8]
 80080f2:	60fa      	str	r2, [r7, #12]
 80080f4:	697b      	ldr	r3, [r7, #20]
 80080f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f8:	4a8e      	ldr	r2, [pc, #568]	; (8008334 <UART_SetConfig+0x4e0>)
 80080fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080fe:	b29b      	uxth	r3, r3
 8008100:	2200      	movs	r2, #0
 8008102:	603b      	str	r3, [r7, #0]
 8008104:	607a      	str	r2, [r7, #4]
 8008106:	e9d7 2300 	ldrd	r2, r3, [r7]
 800810a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800810e:	f7f9 f841 	bl	8001194 <__aeabi_uldivmod>
 8008112:	4602      	mov	r2, r0
 8008114:	460b      	mov	r3, r1
 8008116:	4610      	mov	r0, r2
 8008118:	4619      	mov	r1, r3
 800811a:	f04f 0200 	mov.w	r2, #0
 800811e:	f04f 0300 	mov.w	r3, #0
 8008122:	020b      	lsls	r3, r1, #8
 8008124:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008128:	0202      	lsls	r2, r0, #8
 800812a:	6979      	ldr	r1, [r7, #20]
 800812c:	6849      	ldr	r1, [r1, #4]
 800812e:	0849      	lsrs	r1, r1, #1
 8008130:	2000      	movs	r0, #0
 8008132:	460c      	mov	r4, r1
 8008134:	4605      	mov	r5, r0
 8008136:	eb12 0804 	adds.w	r8, r2, r4
 800813a:	eb43 0905 	adc.w	r9, r3, r5
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	469a      	mov	sl, r3
 8008146:	4693      	mov	fp, r2
 8008148:	4652      	mov	r2, sl
 800814a:	465b      	mov	r3, fp
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7f9 f820 	bl	8001194 <__aeabi_uldivmod>
 8008154:	4602      	mov	r2, r0
 8008156:	460b      	mov	r3, r1
 8008158:	4613      	mov	r3, r2
 800815a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800815c:	6a3b      	ldr	r3, [r7, #32]
 800815e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008162:	d308      	bcc.n	8008176 <UART_SetConfig+0x322>
 8008164:	6a3b      	ldr	r3, [r7, #32]
 8008166:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800816a:	d204      	bcs.n	8008176 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	6a3a      	ldr	r2, [r7, #32]
 8008172:	60da      	str	r2, [r3, #12]
 8008174:	e0c8      	b.n	8008308 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800817c:	e0c4      	b.n	8008308 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008186:	d168      	bne.n	800825a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8008188:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800818c:	2b08      	cmp	r3, #8
 800818e:	d828      	bhi.n	80081e2 <UART_SetConfig+0x38e>
 8008190:	a201      	add	r2, pc, #4	; (adr r2, 8008198 <UART_SetConfig+0x344>)
 8008192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008196:	bf00      	nop
 8008198:	080081bd 	.word	0x080081bd
 800819c:	080081c5 	.word	0x080081c5
 80081a0:	080081cd 	.word	0x080081cd
 80081a4:	080081e3 	.word	0x080081e3
 80081a8:	080081d3 	.word	0x080081d3
 80081ac:	080081e3 	.word	0x080081e3
 80081b0:	080081e3 	.word	0x080081e3
 80081b4:	080081e3 	.word	0x080081e3
 80081b8:	080081db 	.word	0x080081db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081bc:	f7fe fc2e 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 80081c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081c2:	e014      	b.n	80081ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081c4:	f7fe fc3c 	bl	8006a40 <HAL_RCC_GetPCLK2Freq>
 80081c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081ca:	e010      	b.n	80081ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081cc:	4b5a      	ldr	r3, [pc, #360]	; (8008338 <UART_SetConfig+0x4e4>)
 80081ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081d0:	e00d      	b.n	80081ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081d2:	f7fe fb6f 	bl	80068b4 <HAL_RCC_GetSysClockFreq>
 80081d6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80081d8:	e009      	b.n	80081ee <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081de:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80081e0:	e005      	b.n	80081ee <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80081e2:	2300      	movs	r3, #0
 80081e4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80081ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80081ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f000 8089 	beq.w	8008308 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081fa:	4a4e      	ldr	r2, [pc, #312]	; (8008334 <UART_SetConfig+0x4e0>)
 80081fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008200:	461a      	mov	r2, r3
 8008202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008204:	fbb3 f3f2 	udiv	r3, r3, r2
 8008208:	005a      	lsls	r2, r3, #1
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	085b      	lsrs	r3, r3, #1
 8008210:	441a      	add	r2, r3
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	fbb2 f3f3 	udiv	r3, r2, r3
 800821a:	b29b      	uxth	r3, r3
 800821c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	2b0f      	cmp	r3, #15
 8008222:	d916      	bls.n	8008252 <UART_SetConfig+0x3fe>
 8008224:	6a3b      	ldr	r3, [r7, #32]
 8008226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800822a:	d212      	bcs.n	8008252 <UART_SetConfig+0x3fe>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800822c:	6a3b      	ldr	r3, [r7, #32]
 800822e:	b29b      	uxth	r3, r3
 8008230:	f023 030f 	bic.w	r3, r3, #15
 8008234:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008236:	6a3b      	ldr	r3, [r7, #32]
 8008238:	085b      	lsrs	r3, r3, #1
 800823a:	b29b      	uxth	r3, r3
 800823c:	f003 0307 	and.w	r3, r3, #7
 8008240:	b29a      	uxth	r2, r3
 8008242:	8bfb      	ldrh	r3, [r7, #30]
 8008244:	4313      	orrs	r3, r2
 8008246:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	8bfa      	ldrh	r2, [r7, #30]
 800824e:	60da      	str	r2, [r3, #12]
 8008250:	e05a      	b.n	8008308 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008258:	e056      	b.n	8008308 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800825a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800825e:	2b08      	cmp	r3, #8
 8008260:	d827      	bhi.n	80082b2 <UART_SetConfig+0x45e>
 8008262:	a201      	add	r2, pc, #4	; (adr r2, 8008268 <UART_SetConfig+0x414>)
 8008264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008268:	0800828d 	.word	0x0800828d
 800826c:	08008295 	.word	0x08008295
 8008270:	0800829d 	.word	0x0800829d
 8008274:	080082b3 	.word	0x080082b3
 8008278:	080082a3 	.word	0x080082a3
 800827c:	080082b3 	.word	0x080082b3
 8008280:	080082b3 	.word	0x080082b3
 8008284:	080082b3 	.word	0x080082b3
 8008288:	080082ab 	.word	0x080082ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800828c:	f7fe fbc6 	bl	8006a1c <HAL_RCC_GetPCLK1Freq>
 8008290:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8008292:	e014      	b.n	80082be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008294:	f7fe fbd4 	bl	8006a40 <HAL_RCC_GetPCLK2Freq>
 8008298:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800829a:	e010      	b.n	80082be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800829c:	4b26      	ldr	r3, [pc, #152]	; (8008338 <UART_SetConfig+0x4e4>)
 800829e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082a0:	e00d      	b.n	80082be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082a2:	f7fe fb07 	bl	80068b4 <HAL_RCC_GetSysClockFreq>
 80082a6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80082a8:	e009      	b.n	80082be <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082ae:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80082b0:	e005      	b.n	80082be <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 80082b2:	2300      	movs	r3, #0
 80082b4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80082bc:	bf00      	nop
    }

    if (pclk != 0U)
 80082be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d021      	beq.n	8008308 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c8:	4a1a      	ldr	r2, [pc, #104]	; (8008334 <UART_SetConfig+0x4e0>)
 80082ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082ce:	461a      	mov	r2, r3
 80082d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	085b      	lsrs	r3, r3, #1
 80082dc:	441a      	add	r2, r3
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e6:	b29b      	uxth	r3, r3
 80082e8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082ea:	6a3b      	ldr	r3, [r7, #32]
 80082ec:	2b0f      	cmp	r3, #15
 80082ee:	d908      	bls.n	8008302 <UART_SetConfig+0x4ae>
 80082f0:	6a3b      	ldr	r3, [r7, #32]
 80082f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082f6:	d204      	bcs.n	8008302 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = usartdiv;
 80082f8:	697b      	ldr	r3, [r7, #20]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6a3a      	ldr	r2, [r7, #32]
 80082fe:	60da      	str	r2, [r3, #12]
 8008300:	e002      	b.n	8008308 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2201      	movs	r2, #1
 800830c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	2201      	movs	r2, #1
 8008314:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	2200      	movs	r2, #0
 800831c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	2200      	movs	r2, #0
 8008322:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008324:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8008328:	4618      	mov	r0, r3
 800832a:	3730      	adds	r7, #48	; 0x30
 800832c:	46bd      	mov	sp, r7
 800832e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008332:	bf00      	nop
 8008334:	0800d4f0 	.word	0x0800d4f0
 8008338:	00f42400 	.word	0x00f42400

0800833c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800833c:	b480      	push	{r7}
 800833e:	b083      	sub	sp, #12
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	2b00      	cmp	r3, #0
 800834e:	d00a      	beq.n	8008366 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	430a      	orrs	r2, r1
 8008364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800836a:	f003 0302 	and.w	r3, r3, #2
 800836e:	2b00      	cmp	r3, #0
 8008370:	d00a      	beq.n	8008388 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	430a      	orrs	r2, r1
 8008386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800838c:	f003 0304 	and.w	r3, r3, #4
 8008390:	2b00      	cmp	r3, #0
 8008392:	d00a      	beq.n	80083aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ae:	f003 0308 	and.w	r3, r3, #8
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d00a      	beq.n	80083cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	430a      	orrs	r2, r1
 80083ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d0:	f003 0310 	and.w	r3, r3, #16
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d00a      	beq.n	80083ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689b      	ldr	r3, [r3, #8]
 80083de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	430a      	orrs	r2, r1
 80083ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083f2:	f003 0320 	and.w	r3, r3, #32
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00a      	beq.n	8008410 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	430a      	orrs	r2, r1
 800840e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01a      	beq.n	8008452 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	430a      	orrs	r2, r1
 8008430:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008436:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800843a:	d10a      	bne.n	8008452 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	685b      	ldr	r3, [r3, #4]
 8008442:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	430a      	orrs	r2, r1
 8008450:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800845a:	2b00      	cmp	r3, #0
 800845c:	d00a      	beq.n	8008474 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	430a      	orrs	r2, r1
 8008472:	605a      	str	r2, [r3, #4]
  }
}
 8008474:	bf00      	nop
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	bc80      	pop	{r7}
 800847c:	4770      	bx	lr

0800847e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b086      	sub	sp, #24
 8008482:	af02      	add	r7, sp, #8
 8008484:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2200      	movs	r2, #0
 800848a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800848e:	f7fb fc9d 	bl	8003dcc <HAL_GetTick>
 8008492:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f003 0308 	and.w	r3, r3, #8
 800849e:	2b08      	cmp	r3, #8
 80084a0:	d10e      	bne.n	80084c0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f000 f82f 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d001      	beq.n	80084c0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084bc:	2303      	movs	r3, #3
 80084be:	e025      	b.n	800850c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f003 0304 	and.w	r3, r3, #4
 80084ca:	2b04      	cmp	r3, #4
 80084cc:	d10e      	bne.n	80084ec <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80084ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f819 	bl	8008514 <UART_WaitOnFlagUntilTimeout>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d001      	beq.n	80084ec <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084e8:	2303      	movs	r3, #3
 80084ea:	e00f      	b.n	800850c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2220      	movs	r2, #32
 80084f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2220      	movs	r2, #32
 80084f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800850a:	2300      	movs	r3, #0
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}

08008514 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b09c      	sub	sp, #112	; 0x70
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	603b      	str	r3, [r7, #0]
 8008520:	4613      	mov	r3, r2
 8008522:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008524:	e0a9      	b.n	800867a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008526:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800852c:	f000 80a5 	beq.w	800867a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008530:	f7fb fc4c 	bl	8003dcc <HAL_GetTick>
 8008534:	4602      	mov	r2, r0
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	1ad3      	subs	r3, r2, r3
 800853a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800853c:	429a      	cmp	r2, r3
 800853e:	d302      	bcc.n	8008546 <UART_WaitOnFlagUntilTimeout+0x32>
 8008540:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008542:	2b00      	cmp	r3, #0
 8008544:	d140      	bne.n	80085c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800854e:	e853 3f00 	ldrex	r3, [r3]
 8008552:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008556:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800855a:	667b      	str	r3, [r7, #100]	; 0x64
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	461a      	mov	r2, r3
 8008562:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008564:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008566:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008568:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800856a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800856c:	e841 2300 	strex	r3, r2, [r1]
 8008570:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008572:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e6      	bne.n	8008546 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3308      	adds	r3, #8
 800857e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008580:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008582:	e853 3f00 	ldrex	r3, [r3]
 8008586:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858a:	f023 0301 	bic.w	r3, r3, #1
 800858e:	663b      	str	r3, [r7, #96]	; 0x60
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	3308      	adds	r3, #8
 8008596:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008598:	64ba      	str	r2, [r7, #72]	; 0x48
 800859a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800859e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085a0:	e841 2300 	strex	r3, r2, [r1]
 80085a4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80085a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d1e5      	bne.n	8008578 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2220      	movs	r2, #32
 80085b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2220      	movs	r2, #32
 80085b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	2200      	movs	r2, #0
 80085c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80085c4:	2303      	movs	r3, #3
 80085c6:	e069      	b.n	800869c <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 0304 	and.w	r3, r3, #4
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d051      	beq.n	800867a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	69db      	ldr	r3, [r3, #28]
 80085dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085e4:	d149      	bne.n	800867a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80085ee:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f8:	e853 3f00 	ldrex	r3, [r3]
 80085fc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008600:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008604:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	461a      	mov	r2, r3
 800860c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800860e:	637b      	str	r3, [r7, #52]	; 0x34
 8008610:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008612:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008614:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008616:	e841 2300 	strex	r3, r2, [r1]
 800861a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800861c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861e:	2b00      	cmp	r3, #0
 8008620:	d1e6      	bne.n	80085f0 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	3308      	adds	r3, #8
 8008628:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	e853 3f00 	ldrex	r3, [r3]
 8008630:	613b      	str	r3, [r7, #16]
   return(result);
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	f023 0301 	bic.w	r3, r3, #1
 8008638:	66bb      	str	r3, [r7, #104]	; 0x68
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	3308      	adds	r3, #8
 8008640:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008642:	623a      	str	r2, [r7, #32]
 8008644:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008646:	69f9      	ldr	r1, [r7, #28]
 8008648:	6a3a      	ldr	r2, [r7, #32]
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008650:	69bb      	ldr	r3, [r7, #24]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e5      	bne.n	8008622 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2220      	movs	r2, #32
 800865a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2220      	movs	r2, #32
 8008662:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2220      	movs	r2, #32
 800866a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008676:	2303      	movs	r3, #3
 8008678:	e010      	b.n	800869c <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	69da      	ldr	r2, [r3, #28]
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	4013      	ands	r3, r2
 8008684:	68ba      	ldr	r2, [r7, #8]
 8008686:	429a      	cmp	r2, r3
 8008688:	bf0c      	ite	eq
 800868a:	2301      	moveq	r3, #1
 800868c:	2300      	movne	r3, #0
 800868e:	b2db      	uxtb	r3, r3
 8008690:	461a      	mov	r2, r3
 8008692:	79fb      	ldrb	r3, [r7, #7]
 8008694:	429a      	cmp	r2, r3
 8008696:	f43f af46 	beq.w	8008526 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3770      	adds	r7, #112	; 0x70
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80086b2:	2b01      	cmp	r3, #1
 80086b4:	d101      	bne.n	80086ba <HAL_UARTEx_DisableFifoMode+0x16>
 80086b6:	2302      	movs	r3, #2
 80086b8:	e027      	b.n	800870a <HAL_UARTEx_DisableFifoMode+0x66>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2201      	movs	r2, #1
 80086be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2224      	movs	r2, #36	; 0x24
 80086c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681a      	ldr	r2, [r3, #0]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f022 0201 	bic.w	r2, r2, #1
 80086e0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80086e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2220      	movs	r2, #32
 80086fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008708:	2300      	movs	r3, #0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3714      	adds	r7, #20
 800870e:	46bd      	mov	sp, r7
 8008710:	bc80      	pop	{r7}
 8008712:	4770      	bx	lr

08008714 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008724:	2b01      	cmp	r3, #1
 8008726:	d101      	bne.n	800872c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008728:	2302      	movs	r3, #2
 800872a:	e02d      	b.n	8008788 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2224      	movs	r2, #36	; 0x24
 8008738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f022 0201 	bic.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	430a      	orrs	r2, r1
 8008766:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f84f 	bl	800880c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2220      	movs	r2, #32
 800877a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3710      	adds	r7, #16
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b084      	sub	sp, #16
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d101      	bne.n	80087a8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087a4:	2302      	movs	r3, #2
 80087a6:	e02d      	b.n	8008804 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2224      	movs	r2, #36	; 0x24
 80087b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	681a      	ldr	r2, [r3, #0]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f022 0201 	bic.w	r2, r2, #1
 80087ce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689b      	ldr	r3, [r3, #8]
 80087d6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	683a      	ldr	r2, [r7, #0]
 80087e0:	430a      	orrs	r2, r1
 80087e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 f811 	bl	800880c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	68fa      	ldr	r2, [r7, #12]
 80087f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2220      	movs	r2, #32
 80087f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2200      	movs	r2, #0
 80087fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008802:	2300      	movs	r3, #0
}
 8008804:	4618      	mov	r0, r3
 8008806:	3710      	adds	r7, #16
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}

0800880c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008818:	2b00      	cmp	r3, #0
 800881a:	d108      	bne.n	800882e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2201      	movs	r2, #1
 8008820:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2201      	movs	r2, #1
 8008828:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800882c:	e031      	b.n	8008892 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800882e:	2308      	movs	r3, #8
 8008830:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008832:	2308      	movs	r3, #8
 8008834:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	0e5b      	lsrs	r3, r3, #25
 800883e:	b2db      	uxtb	r3, r3
 8008840:	f003 0307 	and.w	r3, r3, #7
 8008844:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	0f5b      	lsrs	r3, r3, #29
 800884e:	b2db      	uxtb	r3, r3
 8008850:	f003 0307 	and.w	r3, r3, #7
 8008854:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008856:	7bbb      	ldrb	r3, [r7, #14]
 8008858:	7b3a      	ldrb	r2, [r7, #12]
 800885a:	4910      	ldr	r1, [pc, #64]	; (800889c <UARTEx_SetNbDataToProcess+0x90>)
 800885c:	5c8a      	ldrb	r2, [r1, r2]
 800885e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008862:	7b3a      	ldrb	r2, [r7, #12]
 8008864:	490e      	ldr	r1, [pc, #56]	; (80088a0 <UARTEx_SetNbDataToProcess+0x94>)
 8008866:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008868:	fb93 f3f2 	sdiv	r3, r3, r2
 800886c:	b29a      	uxth	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008874:	7bfb      	ldrb	r3, [r7, #15]
 8008876:	7b7a      	ldrb	r2, [r7, #13]
 8008878:	4908      	ldr	r1, [pc, #32]	; (800889c <UARTEx_SetNbDataToProcess+0x90>)
 800887a:	5c8a      	ldrb	r2, [r1, r2]
 800887c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008880:	7b7a      	ldrb	r2, [r7, #13]
 8008882:	4907      	ldr	r1, [pc, #28]	; (80088a0 <UARTEx_SetNbDataToProcess+0x94>)
 8008884:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008886:	fb93 f3f2 	sdiv	r3, r3, r2
 800888a:	b29a      	uxth	r2, r3
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008892:	bf00      	nop
 8008894:	3714      	adds	r7, #20
 8008896:	46bd      	mov	sp, r7
 8008898:	bc80      	pop	{r7}
 800889a:	4770      	bx	lr
 800889c:	0800d508 	.word	0x0800d508
 80088a0:	0800d510 	.word	0x0800d510

080088a4 <__errno>:
 80088a4:	4b01      	ldr	r3, [pc, #4]	; (80088ac <__errno+0x8>)
 80088a6:	6818      	ldr	r0, [r3, #0]
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	20000010 	.word	0x20000010

080088b0 <__libc_init_array>:
 80088b0:	b570      	push	{r4, r5, r6, lr}
 80088b2:	4d0d      	ldr	r5, [pc, #52]	; (80088e8 <__libc_init_array+0x38>)
 80088b4:	4c0d      	ldr	r4, [pc, #52]	; (80088ec <__libc_init_array+0x3c>)
 80088b6:	1b64      	subs	r4, r4, r5
 80088b8:	10a4      	asrs	r4, r4, #2
 80088ba:	2600      	movs	r6, #0
 80088bc:	42a6      	cmp	r6, r4
 80088be:	d109      	bne.n	80088d4 <__libc_init_array+0x24>
 80088c0:	4d0b      	ldr	r5, [pc, #44]	; (80088f0 <__libc_init_array+0x40>)
 80088c2:	4c0c      	ldr	r4, [pc, #48]	; (80088f4 <__libc_init_array+0x44>)
 80088c4:	f004 fc3e 	bl	800d144 <_init>
 80088c8:	1b64      	subs	r4, r4, r5
 80088ca:	10a4      	asrs	r4, r4, #2
 80088cc:	2600      	movs	r6, #0
 80088ce:	42a6      	cmp	r6, r4
 80088d0:	d105      	bne.n	80088de <__libc_init_array+0x2e>
 80088d2:	bd70      	pop	{r4, r5, r6, pc}
 80088d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80088d8:	4798      	blx	r3
 80088da:	3601      	adds	r6, #1
 80088dc:	e7ee      	b.n	80088bc <__libc_init_array+0xc>
 80088de:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e2:	4798      	blx	r3
 80088e4:	3601      	adds	r6, #1
 80088e6:	e7f2      	b.n	80088ce <__libc_init_array+0x1e>
 80088e8:	0800d9c4 	.word	0x0800d9c4
 80088ec:	0800d9c4 	.word	0x0800d9c4
 80088f0:	0800d9c4 	.word	0x0800d9c4
 80088f4:	0800d9c8 	.word	0x0800d9c8

080088f8 <malloc>:
 80088f8:	4b02      	ldr	r3, [pc, #8]	; (8008904 <malloc+0xc>)
 80088fa:	4601      	mov	r1, r0
 80088fc:	6818      	ldr	r0, [r3, #0]
 80088fe:	f000 b88b 	b.w	8008a18 <_malloc_r>
 8008902:	bf00      	nop
 8008904:	20000010 	.word	0x20000010

08008908 <free>:
 8008908:	4b02      	ldr	r3, [pc, #8]	; (8008914 <free+0xc>)
 800890a:	4601      	mov	r1, r0
 800890c:	6818      	ldr	r0, [r3, #0]
 800890e:	f000 b819 	b.w	8008944 <_free_r>
 8008912:	bf00      	nop
 8008914:	20000010 	.word	0x20000010

08008918 <memcpy>:
 8008918:	440a      	add	r2, r1
 800891a:	4291      	cmp	r1, r2
 800891c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008920:	d100      	bne.n	8008924 <memcpy+0xc>
 8008922:	4770      	bx	lr
 8008924:	b510      	push	{r4, lr}
 8008926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800892a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800892e:	4291      	cmp	r1, r2
 8008930:	d1f9      	bne.n	8008926 <memcpy+0xe>
 8008932:	bd10      	pop	{r4, pc}

08008934 <memset>:
 8008934:	4402      	add	r2, r0
 8008936:	4603      	mov	r3, r0
 8008938:	4293      	cmp	r3, r2
 800893a:	d100      	bne.n	800893e <memset+0xa>
 800893c:	4770      	bx	lr
 800893e:	f803 1b01 	strb.w	r1, [r3], #1
 8008942:	e7f9      	b.n	8008938 <memset+0x4>

08008944 <_free_r>:
 8008944:	b538      	push	{r3, r4, r5, lr}
 8008946:	4605      	mov	r5, r0
 8008948:	2900      	cmp	r1, #0
 800894a:	d041      	beq.n	80089d0 <_free_r+0x8c>
 800894c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008950:	1f0c      	subs	r4, r1, #4
 8008952:	2b00      	cmp	r3, #0
 8008954:	bfb8      	it	lt
 8008956:	18e4      	addlt	r4, r4, r3
 8008958:	f002 fff0 	bl	800b93c <__malloc_lock>
 800895c:	4a1d      	ldr	r2, [pc, #116]	; (80089d4 <_free_r+0x90>)
 800895e:	6813      	ldr	r3, [r2, #0]
 8008960:	b933      	cbnz	r3, 8008970 <_free_r+0x2c>
 8008962:	6063      	str	r3, [r4, #4]
 8008964:	6014      	str	r4, [r2, #0]
 8008966:	4628      	mov	r0, r5
 8008968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800896c:	f002 bfec 	b.w	800b948 <__malloc_unlock>
 8008970:	42a3      	cmp	r3, r4
 8008972:	d908      	bls.n	8008986 <_free_r+0x42>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	1821      	adds	r1, r4, r0
 8008978:	428b      	cmp	r3, r1
 800897a:	bf01      	itttt	eq
 800897c:	6819      	ldreq	r1, [r3, #0]
 800897e:	685b      	ldreq	r3, [r3, #4]
 8008980:	1809      	addeq	r1, r1, r0
 8008982:	6021      	streq	r1, [r4, #0]
 8008984:	e7ed      	b.n	8008962 <_free_r+0x1e>
 8008986:	461a      	mov	r2, r3
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	b10b      	cbz	r3, 8008990 <_free_r+0x4c>
 800898c:	42a3      	cmp	r3, r4
 800898e:	d9fa      	bls.n	8008986 <_free_r+0x42>
 8008990:	6811      	ldr	r1, [r2, #0]
 8008992:	1850      	adds	r0, r2, r1
 8008994:	42a0      	cmp	r0, r4
 8008996:	d10b      	bne.n	80089b0 <_free_r+0x6c>
 8008998:	6820      	ldr	r0, [r4, #0]
 800899a:	4401      	add	r1, r0
 800899c:	1850      	adds	r0, r2, r1
 800899e:	4283      	cmp	r3, r0
 80089a0:	6011      	str	r1, [r2, #0]
 80089a2:	d1e0      	bne.n	8008966 <_free_r+0x22>
 80089a4:	6818      	ldr	r0, [r3, #0]
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	6053      	str	r3, [r2, #4]
 80089aa:	4401      	add	r1, r0
 80089ac:	6011      	str	r1, [r2, #0]
 80089ae:	e7da      	b.n	8008966 <_free_r+0x22>
 80089b0:	d902      	bls.n	80089b8 <_free_r+0x74>
 80089b2:	230c      	movs	r3, #12
 80089b4:	602b      	str	r3, [r5, #0]
 80089b6:	e7d6      	b.n	8008966 <_free_r+0x22>
 80089b8:	6820      	ldr	r0, [r4, #0]
 80089ba:	1821      	adds	r1, r4, r0
 80089bc:	428b      	cmp	r3, r1
 80089be:	bf04      	itt	eq
 80089c0:	6819      	ldreq	r1, [r3, #0]
 80089c2:	685b      	ldreq	r3, [r3, #4]
 80089c4:	6063      	str	r3, [r4, #4]
 80089c6:	bf04      	itt	eq
 80089c8:	1809      	addeq	r1, r1, r0
 80089ca:	6021      	streq	r1, [r4, #0]
 80089cc:	6054      	str	r4, [r2, #4]
 80089ce:	e7ca      	b.n	8008966 <_free_r+0x22>
 80089d0:	bd38      	pop	{r3, r4, r5, pc}
 80089d2:	bf00      	nop
 80089d4:	200005e4 	.word	0x200005e4

080089d8 <sbrk_aligned>:
 80089d8:	b570      	push	{r4, r5, r6, lr}
 80089da:	4e0e      	ldr	r6, [pc, #56]	; (8008a14 <sbrk_aligned+0x3c>)
 80089dc:	460c      	mov	r4, r1
 80089de:	6831      	ldr	r1, [r6, #0]
 80089e0:	4605      	mov	r5, r0
 80089e2:	b911      	cbnz	r1, 80089ea <sbrk_aligned+0x12>
 80089e4:	f000 fef4 	bl	80097d0 <_sbrk_r>
 80089e8:	6030      	str	r0, [r6, #0]
 80089ea:	4621      	mov	r1, r4
 80089ec:	4628      	mov	r0, r5
 80089ee:	f000 feef 	bl	80097d0 <_sbrk_r>
 80089f2:	1c43      	adds	r3, r0, #1
 80089f4:	d00a      	beq.n	8008a0c <sbrk_aligned+0x34>
 80089f6:	1cc4      	adds	r4, r0, #3
 80089f8:	f024 0403 	bic.w	r4, r4, #3
 80089fc:	42a0      	cmp	r0, r4
 80089fe:	d007      	beq.n	8008a10 <sbrk_aligned+0x38>
 8008a00:	1a21      	subs	r1, r4, r0
 8008a02:	4628      	mov	r0, r5
 8008a04:	f000 fee4 	bl	80097d0 <_sbrk_r>
 8008a08:	3001      	adds	r0, #1
 8008a0a:	d101      	bne.n	8008a10 <sbrk_aligned+0x38>
 8008a0c:	f04f 34ff 	mov.w	r4, #4294967295
 8008a10:	4620      	mov	r0, r4
 8008a12:	bd70      	pop	{r4, r5, r6, pc}
 8008a14:	200005e8 	.word	0x200005e8

08008a18 <_malloc_r>:
 8008a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1c:	1ccd      	adds	r5, r1, #3
 8008a1e:	f025 0503 	bic.w	r5, r5, #3
 8008a22:	3508      	adds	r5, #8
 8008a24:	2d0c      	cmp	r5, #12
 8008a26:	bf38      	it	cc
 8008a28:	250c      	movcc	r5, #12
 8008a2a:	2d00      	cmp	r5, #0
 8008a2c:	4607      	mov	r7, r0
 8008a2e:	db01      	blt.n	8008a34 <_malloc_r+0x1c>
 8008a30:	42a9      	cmp	r1, r5
 8008a32:	d905      	bls.n	8008a40 <_malloc_r+0x28>
 8008a34:	230c      	movs	r3, #12
 8008a36:	603b      	str	r3, [r7, #0]
 8008a38:	2600      	movs	r6, #0
 8008a3a:	4630      	mov	r0, r6
 8008a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a40:	4e2e      	ldr	r6, [pc, #184]	; (8008afc <_malloc_r+0xe4>)
 8008a42:	f002 ff7b 	bl	800b93c <__malloc_lock>
 8008a46:	6833      	ldr	r3, [r6, #0]
 8008a48:	461c      	mov	r4, r3
 8008a4a:	bb34      	cbnz	r4, 8008a9a <_malloc_r+0x82>
 8008a4c:	4629      	mov	r1, r5
 8008a4e:	4638      	mov	r0, r7
 8008a50:	f7ff ffc2 	bl	80089d8 <sbrk_aligned>
 8008a54:	1c43      	adds	r3, r0, #1
 8008a56:	4604      	mov	r4, r0
 8008a58:	d14d      	bne.n	8008af6 <_malloc_r+0xde>
 8008a5a:	6834      	ldr	r4, [r6, #0]
 8008a5c:	4626      	mov	r6, r4
 8008a5e:	2e00      	cmp	r6, #0
 8008a60:	d140      	bne.n	8008ae4 <_malloc_r+0xcc>
 8008a62:	6823      	ldr	r3, [r4, #0]
 8008a64:	4631      	mov	r1, r6
 8008a66:	4638      	mov	r0, r7
 8008a68:	eb04 0803 	add.w	r8, r4, r3
 8008a6c:	f000 feb0 	bl	80097d0 <_sbrk_r>
 8008a70:	4580      	cmp	r8, r0
 8008a72:	d13a      	bne.n	8008aea <_malloc_r+0xd2>
 8008a74:	6821      	ldr	r1, [r4, #0]
 8008a76:	3503      	adds	r5, #3
 8008a78:	1a6d      	subs	r5, r5, r1
 8008a7a:	f025 0503 	bic.w	r5, r5, #3
 8008a7e:	3508      	adds	r5, #8
 8008a80:	2d0c      	cmp	r5, #12
 8008a82:	bf38      	it	cc
 8008a84:	250c      	movcc	r5, #12
 8008a86:	4629      	mov	r1, r5
 8008a88:	4638      	mov	r0, r7
 8008a8a:	f7ff ffa5 	bl	80089d8 <sbrk_aligned>
 8008a8e:	3001      	adds	r0, #1
 8008a90:	d02b      	beq.n	8008aea <_malloc_r+0xd2>
 8008a92:	6823      	ldr	r3, [r4, #0]
 8008a94:	442b      	add	r3, r5
 8008a96:	6023      	str	r3, [r4, #0]
 8008a98:	e00e      	b.n	8008ab8 <_malloc_r+0xa0>
 8008a9a:	6822      	ldr	r2, [r4, #0]
 8008a9c:	1b52      	subs	r2, r2, r5
 8008a9e:	d41e      	bmi.n	8008ade <_malloc_r+0xc6>
 8008aa0:	2a0b      	cmp	r2, #11
 8008aa2:	d916      	bls.n	8008ad2 <_malloc_r+0xba>
 8008aa4:	1961      	adds	r1, r4, r5
 8008aa6:	42a3      	cmp	r3, r4
 8008aa8:	6025      	str	r5, [r4, #0]
 8008aaa:	bf18      	it	ne
 8008aac:	6059      	strne	r1, [r3, #4]
 8008aae:	6863      	ldr	r3, [r4, #4]
 8008ab0:	bf08      	it	eq
 8008ab2:	6031      	streq	r1, [r6, #0]
 8008ab4:	5162      	str	r2, [r4, r5]
 8008ab6:	604b      	str	r3, [r1, #4]
 8008ab8:	4638      	mov	r0, r7
 8008aba:	f104 060b 	add.w	r6, r4, #11
 8008abe:	f002 ff43 	bl	800b948 <__malloc_unlock>
 8008ac2:	f026 0607 	bic.w	r6, r6, #7
 8008ac6:	1d23      	adds	r3, r4, #4
 8008ac8:	1af2      	subs	r2, r6, r3
 8008aca:	d0b6      	beq.n	8008a3a <_malloc_r+0x22>
 8008acc:	1b9b      	subs	r3, r3, r6
 8008ace:	50a3      	str	r3, [r4, r2]
 8008ad0:	e7b3      	b.n	8008a3a <_malloc_r+0x22>
 8008ad2:	6862      	ldr	r2, [r4, #4]
 8008ad4:	42a3      	cmp	r3, r4
 8008ad6:	bf0c      	ite	eq
 8008ad8:	6032      	streq	r2, [r6, #0]
 8008ada:	605a      	strne	r2, [r3, #4]
 8008adc:	e7ec      	b.n	8008ab8 <_malloc_r+0xa0>
 8008ade:	4623      	mov	r3, r4
 8008ae0:	6864      	ldr	r4, [r4, #4]
 8008ae2:	e7b2      	b.n	8008a4a <_malloc_r+0x32>
 8008ae4:	4634      	mov	r4, r6
 8008ae6:	6876      	ldr	r6, [r6, #4]
 8008ae8:	e7b9      	b.n	8008a5e <_malloc_r+0x46>
 8008aea:	230c      	movs	r3, #12
 8008aec:	603b      	str	r3, [r7, #0]
 8008aee:	4638      	mov	r0, r7
 8008af0:	f002 ff2a 	bl	800b948 <__malloc_unlock>
 8008af4:	e7a1      	b.n	8008a3a <_malloc_r+0x22>
 8008af6:	6025      	str	r5, [r4, #0]
 8008af8:	e7de      	b.n	8008ab8 <_malloc_r+0xa0>
 8008afa:	bf00      	nop
 8008afc:	200005e4 	.word	0x200005e4

08008b00 <__cvt>:
 8008b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b04:	b088      	sub	sp, #32
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	461f      	mov	r7, r3
 8008b0a:	4614      	mov	r4, r2
 8008b0c:	bfb8      	it	lt
 8008b0e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8008b12:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b14:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008b16:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008b1a:	bfb6      	itet	lt
 8008b1c:	461f      	movlt	r7, r3
 8008b1e:	2300      	movge	r3, #0
 8008b20:	232d      	movlt	r3, #45	; 0x2d
 8008b22:	7013      	strb	r3, [r2, #0]
 8008b24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b26:	f023 0820 	bic.w	r8, r3, #32
 8008b2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b2e:	d005      	beq.n	8008b3c <__cvt+0x3c>
 8008b30:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008b34:	d100      	bne.n	8008b38 <__cvt+0x38>
 8008b36:	3501      	adds	r5, #1
 8008b38:	2302      	movs	r3, #2
 8008b3a:	e000      	b.n	8008b3e <__cvt+0x3e>
 8008b3c:	2303      	movs	r3, #3
 8008b3e:	aa07      	add	r2, sp, #28
 8008b40:	9204      	str	r2, [sp, #16]
 8008b42:	aa06      	add	r2, sp, #24
 8008b44:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008b48:	e9cd 3500 	strd	r3, r5, [sp]
 8008b4c:	4622      	mov	r2, r4
 8008b4e:	463b      	mov	r3, r7
 8008b50:	f001 fd8a 	bl	800a668 <_dtoa_r>
 8008b54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008b58:	4606      	mov	r6, r0
 8008b5a:	d102      	bne.n	8008b62 <__cvt+0x62>
 8008b5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b5e:	07db      	lsls	r3, r3, #31
 8008b60:	d522      	bpl.n	8008ba8 <__cvt+0xa8>
 8008b62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b66:	eb06 0905 	add.w	r9, r6, r5
 8008b6a:	d110      	bne.n	8008b8e <__cvt+0x8e>
 8008b6c:	7833      	ldrb	r3, [r6, #0]
 8008b6e:	2b30      	cmp	r3, #48	; 0x30
 8008b70:	d10a      	bne.n	8008b88 <__cvt+0x88>
 8008b72:	2200      	movs	r2, #0
 8008b74:	2300      	movs	r3, #0
 8008b76:	4620      	mov	r0, r4
 8008b78:	4639      	mov	r1, r7
 8008b7a:	f7f7 ff7d 	bl	8000a78 <__aeabi_dcmpeq>
 8008b7e:	b918      	cbnz	r0, 8008b88 <__cvt+0x88>
 8008b80:	f1c5 0501 	rsb	r5, r5, #1
 8008b84:	f8ca 5000 	str.w	r5, [sl]
 8008b88:	f8da 3000 	ldr.w	r3, [sl]
 8008b8c:	4499      	add	r9, r3
 8008b8e:	2200      	movs	r2, #0
 8008b90:	2300      	movs	r3, #0
 8008b92:	4620      	mov	r0, r4
 8008b94:	4639      	mov	r1, r7
 8008b96:	f7f7 ff6f 	bl	8000a78 <__aeabi_dcmpeq>
 8008b9a:	b108      	cbz	r0, 8008ba0 <__cvt+0xa0>
 8008b9c:	f8cd 901c 	str.w	r9, [sp, #28]
 8008ba0:	2230      	movs	r2, #48	; 0x30
 8008ba2:	9b07      	ldr	r3, [sp, #28]
 8008ba4:	454b      	cmp	r3, r9
 8008ba6:	d307      	bcc.n	8008bb8 <__cvt+0xb8>
 8008ba8:	9b07      	ldr	r3, [sp, #28]
 8008baa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008bac:	1b9b      	subs	r3, r3, r6
 8008bae:	4630      	mov	r0, r6
 8008bb0:	6013      	str	r3, [r2, #0]
 8008bb2:	b008      	add	sp, #32
 8008bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bb8:	1c59      	adds	r1, r3, #1
 8008bba:	9107      	str	r1, [sp, #28]
 8008bbc:	701a      	strb	r2, [r3, #0]
 8008bbe:	e7f0      	b.n	8008ba2 <__cvt+0xa2>

08008bc0 <__exponent>:
 8008bc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2900      	cmp	r1, #0
 8008bc6:	bfb8      	it	lt
 8008bc8:	4249      	neglt	r1, r1
 8008bca:	f803 2b02 	strb.w	r2, [r3], #2
 8008bce:	bfb4      	ite	lt
 8008bd0:	222d      	movlt	r2, #45	; 0x2d
 8008bd2:	222b      	movge	r2, #43	; 0x2b
 8008bd4:	2909      	cmp	r1, #9
 8008bd6:	7042      	strb	r2, [r0, #1]
 8008bd8:	dd2a      	ble.n	8008c30 <__exponent+0x70>
 8008bda:	f10d 0407 	add.w	r4, sp, #7
 8008bde:	46a4      	mov	ip, r4
 8008be0:	270a      	movs	r7, #10
 8008be2:	46a6      	mov	lr, r4
 8008be4:	460a      	mov	r2, r1
 8008be6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008bea:	fb07 1516 	mls	r5, r7, r6, r1
 8008bee:	3530      	adds	r5, #48	; 0x30
 8008bf0:	2a63      	cmp	r2, #99	; 0x63
 8008bf2:	f104 34ff 	add.w	r4, r4, #4294967295
 8008bf6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008bfa:	4631      	mov	r1, r6
 8008bfc:	dcf1      	bgt.n	8008be2 <__exponent+0x22>
 8008bfe:	3130      	adds	r1, #48	; 0x30
 8008c00:	f1ae 0502 	sub.w	r5, lr, #2
 8008c04:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008c08:	1c44      	adds	r4, r0, #1
 8008c0a:	4629      	mov	r1, r5
 8008c0c:	4561      	cmp	r1, ip
 8008c0e:	d30a      	bcc.n	8008c26 <__exponent+0x66>
 8008c10:	f10d 0209 	add.w	r2, sp, #9
 8008c14:	eba2 020e 	sub.w	r2, r2, lr
 8008c18:	4565      	cmp	r5, ip
 8008c1a:	bf88      	it	hi
 8008c1c:	2200      	movhi	r2, #0
 8008c1e:	4413      	add	r3, r2
 8008c20:	1a18      	subs	r0, r3, r0
 8008c22:	b003      	add	sp, #12
 8008c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c2a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008c2e:	e7ed      	b.n	8008c0c <__exponent+0x4c>
 8008c30:	2330      	movs	r3, #48	; 0x30
 8008c32:	3130      	adds	r1, #48	; 0x30
 8008c34:	7083      	strb	r3, [r0, #2]
 8008c36:	70c1      	strb	r1, [r0, #3]
 8008c38:	1d03      	adds	r3, r0, #4
 8008c3a:	e7f1      	b.n	8008c20 <__exponent+0x60>

08008c3c <_printf_float>:
 8008c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	b091      	sub	sp, #68	; 0x44
 8008c42:	460c      	mov	r4, r1
 8008c44:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008c48:	4616      	mov	r6, r2
 8008c4a:	461f      	mov	r7, r3
 8008c4c:	4605      	mov	r5, r0
 8008c4e:	f002 fe5f 	bl	800b910 <_localeconv_r>
 8008c52:	6803      	ldr	r3, [r0, #0]
 8008c54:	9309      	str	r3, [sp, #36]	; 0x24
 8008c56:	4618      	mov	r0, r3
 8008c58:	f7f7 fa92 	bl	8000180 <strlen>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	930e      	str	r3, [sp, #56]	; 0x38
 8008c60:	f8d8 3000 	ldr.w	r3, [r8]
 8008c64:	900a      	str	r0, [sp, #40]	; 0x28
 8008c66:	3307      	adds	r3, #7
 8008c68:	f023 0307 	bic.w	r3, r3, #7
 8008c6c:	f103 0208 	add.w	r2, r3, #8
 8008c70:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008c74:	f8d4 b000 	ldr.w	fp, [r4]
 8008c78:	f8c8 2000 	str.w	r2, [r8]
 8008c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c80:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008c84:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008c88:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8008c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c90:	4b9c      	ldr	r3, [pc, #624]	; (8008f04 <_printf_float+0x2c8>)
 8008c92:	f04f 32ff 	mov.w	r2, #4294967295
 8008c96:	4640      	mov	r0, r8
 8008c98:	f7f7 ff20 	bl	8000adc <__aeabi_dcmpun>
 8008c9c:	bb70      	cbnz	r0, 8008cfc <_printf_float+0xc0>
 8008c9e:	4b99      	ldr	r3, [pc, #612]	; (8008f04 <_printf_float+0x2c8>)
 8008ca0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca6:	4640      	mov	r0, r8
 8008ca8:	f7f7 fefa 	bl	8000aa0 <__aeabi_dcmple>
 8008cac:	bb30      	cbnz	r0, 8008cfc <_printf_float+0xc0>
 8008cae:	2200      	movs	r2, #0
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	4640      	mov	r0, r8
 8008cb4:	4651      	mov	r1, sl
 8008cb6:	f7f7 fee9 	bl	8000a8c <__aeabi_dcmplt>
 8008cba:	b110      	cbz	r0, 8008cc2 <_printf_float+0x86>
 8008cbc:	232d      	movs	r3, #45	; 0x2d
 8008cbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cc2:	4b91      	ldr	r3, [pc, #580]	; (8008f08 <_printf_float+0x2cc>)
 8008cc4:	4891      	ldr	r0, [pc, #580]	; (8008f0c <_printf_float+0x2d0>)
 8008cc6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008cca:	bf94      	ite	ls
 8008ccc:	4698      	movls	r8, r3
 8008cce:	4680      	movhi	r8, r0
 8008cd0:	2303      	movs	r3, #3
 8008cd2:	6123      	str	r3, [r4, #16]
 8008cd4:	f02b 0304 	bic.w	r3, fp, #4
 8008cd8:	6023      	str	r3, [r4, #0]
 8008cda:	f04f 0a00 	mov.w	sl, #0
 8008cde:	9700      	str	r7, [sp, #0]
 8008ce0:	4633      	mov	r3, r6
 8008ce2:	aa0f      	add	r2, sp, #60	; 0x3c
 8008ce4:	4621      	mov	r1, r4
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	f000 f9d2 	bl	8009090 <_printf_common>
 8008cec:	3001      	adds	r0, #1
 8008cee:	f040 808f 	bne.w	8008e10 <_printf_float+0x1d4>
 8008cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf6:	b011      	add	sp, #68	; 0x44
 8008cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfc:	4642      	mov	r2, r8
 8008cfe:	4653      	mov	r3, sl
 8008d00:	4640      	mov	r0, r8
 8008d02:	4651      	mov	r1, sl
 8008d04:	f7f7 feea 	bl	8000adc <__aeabi_dcmpun>
 8008d08:	b140      	cbz	r0, 8008d1c <_printf_float+0xe0>
 8008d0a:	f1ba 0f00 	cmp.w	sl, #0
 8008d0e:	bfbc      	itt	lt
 8008d10:	232d      	movlt	r3, #45	; 0x2d
 8008d12:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008d16:	487e      	ldr	r0, [pc, #504]	; (8008f10 <_printf_float+0x2d4>)
 8008d18:	4b7e      	ldr	r3, [pc, #504]	; (8008f14 <_printf_float+0x2d8>)
 8008d1a:	e7d4      	b.n	8008cc6 <_printf_float+0x8a>
 8008d1c:	6863      	ldr	r3, [r4, #4]
 8008d1e:	1c5a      	adds	r2, r3, #1
 8008d20:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008d24:	d142      	bne.n	8008dac <_printf_float+0x170>
 8008d26:	2306      	movs	r3, #6
 8008d28:	6063      	str	r3, [r4, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	9206      	str	r2, [sp, #24]
 8008d2e:	aa0e      	add	r2, sp, #56	; 0x38
 8008d30:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008d34:	aa0d      	add	r2, sp, #52	; 0x34
 8008d36:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008d3a:	9203      	str	r2, [sp, #12]
 8008d3c:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008d40:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008d44:	6023      	str	r3, [r4, #0]
 8008d46:	6863      	ldr	r3, [r4, #4]
 8008d48:	9300      	str	r3, [sp, #0]
 8008d4a:	4642      	mov	r2, r8
 8008d4c:	4653      	mov	r3, sl
 8008d4e:	4628      	mov	r0, r5
 8008d50:	910b      	str	r1, [sp, #44]	; 0x2c
 8008d52:	f7ff fed5 	bl	8008b00 <__cvt>
 8008d56:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008d58:	2947      	cmp	r1, #71	; 0x47
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008d5e:	d108      	bne.n	8008d72 <_printf_float+0x136>
 8008d60:	1cc8      	adds	r0, r1, #3
 8008d62:	db02      	blt.n	8008d6a <_printf_float+0x12e>
 8008d64:	6863      	ldr	r3, [r4, #4]
 8008d66:	4299      	cmp	r1, r3
 8008d68:	dd40      	ble.n	8008dec <_printf_float+0x1b0>
 8008d6a:	f1a9 0902 	sub.w	r9, r9, #2
 8008d6e:	fa5f f989 	uxtb.w	r9, r9
 8008d72:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008d76:	d81f      	bhi.n	8008db8 <_printf_float+0x17c>
 8008d78:	3901      	subs	r1, #1
 8008d7a:	464a      	mov	r2, r9
 8008d7c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008d80:	910d      	str	r1, [sp, #52]	; 0x34
 8008d82:	f7ff ff1d 	bl	8008bc0 <__exponent>
 8008d86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d88:	1813      	adds	r3, r2, r0
 8008d8a:	2a01      	cmp	r2, #1
 8008d8c:	4682      	mov	sl, r0
 8008d8e:	6123      	str	r3, [r4, #16]
 8008d90:	dc02      	bgt.n	8008d98 <_printf_float+0x15c>
 8008d92:	6822      	ldr	r2, [r4, #0]
 8008d94:	07d2      	lsls	r2, r2, #31
 8008d96:	d501      	bpl.n	8008d9c <_printf_float+0x160>
 8008d98:	3301      	adds	r3, #1
 8008d9a:	6123      	str	r3, [r4, #16]
 8008d9c:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d09c      	beq.n	8008cde <_printf_float+0xa2>
 8008da4:	232d      	movs	r3, #45	; 0x2d
 8008da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008daa:	e798      	b.n	8008cde <_printf_float+0xa2>
 8008dac:	2947      	cmp	r1, #71	; 0x47
 8008dae:	d1bc      	bne.n	8008d2a <_printf_float+0xee>
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d1ba      	bne.n	8008d2a <_printf_float+0xee>
 8008db4:	2301      	movs	r3, #1
 8008db6:	e7b7      	b.n	8008d28 <_printf_float+0xec>
 8008db8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008dbc:	d118      	bne.n	8008df0 <_printf_float+0x1b4>
 8008dbe:	2900      	cmp	r1, #0
 8008dc0:	6863      	ldr	r3, [r4, #4]
 8008dc2:	dd0b      	ble.n	8008ddc <_printf_float+0x1a0>
 8008dc4:	6121      	str	r1, [r4, #16]
 8008dc6:	b913      	cbnz	r3, 8008dce <_printf_float+0x192>
 8008dc8:	6822      	ldr	r2, [r4, #0]
 8008dca:	07d0      	lsls	r0, r2, #31
 8008dcc:	d502      	bpl.n	8008dd4 <_printf_float+0x198>
 8008dce:	3301      	adds	r3, #1
 8008dd0:	440b      	add	r3, r1
 8008dd2:	6123      	str	r3, [r4, #16]
 8008dd4:	65a1      	str	r1, [r4, #88]	; 0x58
 8008dd6:	f04f 0a00 	mov.w	sl, #0
 8008dda:	e7df      	b.n	8008d9c <_printf_float+0x160>
 8008ddc:	b913      	cbnz	r3, 8008de4 <_printf_float+0x1a8>
 8008dde:	6822      	ldr	r2, [r4, #0]
 8008de0:	07d2      	lsls	r2, r2, #31
 8008de2:	d501      	bpl.n	8008de8 <_printf_float+0x1ac>
 8008de4:	3302      	adds	r3, #2
 8008de6:	e7f4      	b.n	8008dd2 <_printf_float+0x196>
 8008de8:	2301      	movs	r3, #1
 8008dea:	e7f2      	b.n	8008dd2 <_printf_float+0x196>
 8008dec:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008df2:	4299      	cmp	r1, r3
 8008df4:	db05      	blt.n	8008e02 <_printf_float+0x1c6>
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	6121      	str	r1, [r4, #16]
 8008dfa:	07d8      	lsls	r0, r3, #31
 8008dfc:	d5ea      	bpl.n	8008dd4 <_printf_float+0x198>
 8008dfe:	1c4b      	adds	r3, r1, #1
 8008e00:	e7e7      	b.n	8008dd2 <_printf_float+0x196>
 8008e02:	2900      	cmp	r1, #0
 8008e04:	bfd4      	ite	le
 8008e06:	f1c1 0202 	rsble	r2, r1, #2
 8008e0a:	2201      	movgt	r2, #1
 8008e0c:	4413      	add	r3, r2
 8008e0e:	e7e0      	b.n	8008dd2 <_printf_float+0x196>
 8008e10:	6823      	ldr	r3, [r4, #0]
 8008e12:	055a      	lsls	r2, r3, #21
 8008e14:	d407      	bmi.n	8008e26 <_printf_float+0x1ea>
 8008e16:	6923      	ldr	r3, [r4, #16]
 8008e18:	4642      	mov	r2, r8
 8008e1a:	4631      	mov	r1, r6
 8008e1c:	4628      	mov	r0, r5
 8008e1e:	47b8      	blx	r7
 8008e20:	3001      	adds	r0, #1
 8008e22:	d12b      	bne.n	8008e7c <_printf_float+0x240>
 8008e24:	e765      	b.n	8008cf2 <_printf_float+0xb6>
 8008e26:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008e2a:	f240 80dc 	bls.w	8008fe6 <_printf_float+0x3aa>
 8008e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e32:	2200      	movs	r2, #0
 8008e34:	2300      	movs	r3, #0
 8008e36:	f7f7 fe1f 	bl	8000a78 <__aeabi_dcmpeq>
 8008e3a:	2800      	cmp	r0, #0
 8008e3c:	d033      	beq.n	8008ea6 <_printf_float+0x26a>
 8008e3e:	4a36      	ldr	r2, [pc, #216]	; (8008f18 <_printf_float+0x2dc>)
 8008e40:	2301      	movs	r3, #1
 8008e42:	4631      	mov	r1, r6
 8008e44:	4628      	mov	r0, r5
 8008e46:	47b8      	blx	r7
 8008e48:	3001      	adds	r0, #1
 8008e4a:	f43f af52 	beq.w	8008cf2 <_printf_float+0xb6>
 8008e4e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008e52:	429a      	cmp	r2, r3
 8008e54:	db02      	blt.n	8008e5c <_printf_float+0x220>
 8008e56:	6823      	ldr	r3, [r4, #0]
 8008e58:	07d8      	lsls	r0, r3, #31
 8008e5a:	d50f      	bpl.n	8008e7c <_printf_float+0x240>
 8008e5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e60:	4631      	mov	r1, r6
 8008e62:	4628      	mov	r0, r5
 8008e64:	47b8      	blx	r7
 8008e66:	3001      	adds	r0, #1
 8008e68:	f43f af43 	beq.w	8008cf2 <_printf_float+0xb6>
 8008e6c:	f04f 0800 	mov.w	r8, #0
 8008e70:	f104 091a 	add.w	r9, r4, #26
 8008e74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008e76:	3b01      	subs	r3, #1
 8008e78:	4543      	cmp	r3, r8
 8008e7a:	dc09      	bgt.n	8008e90 <_printf_float+0x254>
 8008e7c:	6823      	ldr	r3, [r4, #0]
 8008e7e:	079b      	lsls	r3, r3, #30
 8008e80:	f100 8101 	bmi.w	8009086 <_printf_float+0x44a>
 8008e84:	68e0      	ldr	r0, [r4, #12]
 8008e86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e88:	4298      	cmp	r0, r3
 8008e8a:	bfb8      	it	lt
 8008e8c:	4618      	movlt	r0, r3
 8008e8e:	e732      	b.n	8008cf6 <_printf_float+0xba>
 8008e90:	2301      	movs	r3, #1
 8008e92:	464a      	mov	r2, r9
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f af29 	beq.w	8008cf2 <_printf_float+0xb6>
 8008ea0:	f108 0801 	add.w	r8, r8, #1
 8008ea4:	e7e6      	b.n	8008e74 <_printf_float+0x238>
 8008ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	dc37      	bgt.n	8008f1c <_printf_float+0x2e0>
 8008eac:	4a1a      	ldr	r2, [pc, #104]	; (8008f18 <_printf_float+0x2dc>)
 8008eae:	2301      	movs	r3, #1
 8008eb0:	4631      	mov	r1, r6
 8008eb2:	4628      	mov	r0, r5
 8008eb4:	47b8      	blx	r7
 8008eb6:	3001      	adds	r0, #1
 8008eb8:	f43f af1b 	beq.w	8008cf2 <_printf_float+0xb6>
 8008ebc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	d102      	bne.n	8008eca <_printf_float+0x28e>
 8008ec4:	6823      	ldr	r3, [r4, #0]
 8008ec6:	07d9      	lsls	r1, r3, #31
 8008ec8:	d5d8      	bpl.n	8008e7c <_printf_float+0x240>
 8008eca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ece:	4631      	mov	r1, r6
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b8      	blx	r7
 8008ed4:	3001      	adds	r0, #1
 8008ed6:	f43f af0c 	beq.w	8008cf2 <_printf_float+0xb6>
 8008eda:	f04f 0900 	mov.w	r9, #0
 8008ede:	f104 0a1a 	add.w	sl, r4, #26
 8008ee2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ee4:	425b      	negs	r3, r3
 8008ee6:	454b      	cmp	r3, r9
 8008ee8:	dc01      	bgt.n	8008eee <_printf_float+0x2b2>
 8008eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eec:	e794      	b.n	8008e18 <_printf_float+0x1dc>
 8008eee:	2301      	movs	r3, #1
 8008ef0:	4652      	mov	r2, sl
 8008ef2:	4631      	mov	r1, r6
 8008ef4:	4628      	mov	r0, r5
 8008ef6:	47b8      	blx	r7
 8008ef8:	3001      	adds	r0, #1
 8008efa:	f43f aefa 	beq.w	8008cf2 <_printf_float+0xb6>
 8008efe:	f109 0901 	add.w	r9, r9, #1
 8008f02:	e7ee      	b.n	8008ee2 <_printf_float+0x2a6>
 8008f04:	7fefffff 	.word	0x7fefffff
 8008f08:	0800d51c 	.word	0x0800d51c
 8008f0c:	0800d520 	.word	0x0800d520
 8008f10:	0800d528 	.word	0x0800d528
 8008f14:	0800d524 	.word	0x0800d524
 8008f18:	0800d52c 	.word	0x0800d52c
 8008f1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f20:	429a      	cmp	r2, r3
 8008f22:	bfa8      	it	ge
 8008f24:	461a      	movge	r2, r3
 8008f26:	2a00      	cmp	r2, #0
 8008f28:	4691      	mov	r9, r2
 8008f2a:	dc37      	bgt.n	8008f9c <_printf_float+0x360>
 8008f2c:	f04f 0b00 	mov.w	fp, #0
 8008f30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f34:	f104 021a 	add.w	r2, r4, #26
 8008f38:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008f3c:	ebaa 0309 	sub.w	r3, sl, r9
 8008f40:	455b      	cmp	r3, fp
 8008f42:	dc33      	bgt.n	8008fac <_printf_float+0x370>
 8008f44:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	db3b      	blt.n	8008fc4 <_printf_float+0x388>
 8008f4c:	6823      	ldr	r3, [r4, #0]
 8008f4e:	07da      	lsls	r2, r3, #31
 8008f50:	d438      	bmi.n	8008fc4 <_printf_float+0x388>
 8008f52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f54:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008f56:	eba3 020a 	sub.w	r2, r3, sl
 8008f5a:	eba3 0901 	sub.w	r9, r3, r1
 8008f5e:	4591      	cmp	r9, r2
 8008f60:	bfa8      	it	ge
 8008f62:	4691      	movge	r9, r2
 8008f64:	f1b9 0f00 	cmp.w	r9, #0
 8008f68:	dc34      	bgt.n	8008fd4 <_printf_float+0x398>
 8008f6a:	f04f 0800 	mov.w	r8, #0
 8008f6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f72:	f104 0a1a 	add.w	sl, r4, #26
 8008f76:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008f7a:	1a9b      	subs	r3, r3, r2
 8008f7c:	eba3 0309 	sub.w	r3, r3, r9
 8008f80:	4543      	cmp	r3, r8
 8008f82:	f77f af7b 	ble.w	8008e7c <_printf_float+0x240>
 8008f86:	2301      	movs	r3, #1
 8008f88:	4652      	mov	r2, sl
 8008f8a:	4631      	mov	r1, r6
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	47b8      	blx	r7
 8008f90:	3001      	adds	r0, #1
 8008f92:	f43f aeae 	beq.w	8008cf2 <_printf_float+0xb6>
 8008f96:	f108 0801 	add.w	r8, r8, #1
 8008f9a:	e7ec      	b.n	8008f76 <_printf_float+0x33a>
 8008f9c:	4613      	mov	r3, r2
 8008f9e:	4631      	mov	r1, r6
 8008fa0:	4642      	mov	r2, r8
 8008fa2:	4628      	mov	r0, r5
 8008fa4:	47b8      	blx	r7
 8008fa6:	3001      	adds	r0, #1
 8008fa8:	d1c0      	bne.n	8008f2c <_printf_float+0x2f0>
 8008faa:	e6a2      	b.n	8008cf2 <_printf_float+0xb6>
 8008fac:	2301      	movs	r3, #1
 8008fae:	4631      	mov	r1, r6
 8008fb0:	4628      	mov	r0, r5
 8008fb2:	920b      	str	r2, [sp, #44]	; 0x2c
 8008fb4:	47b8      	blx	r7
 8008fb6:	3001      	adds	r0, #1
 8008fb8:	f43f ae9b 	beq.w	8008cf2 <_printf_float+0xb6>
 8008fbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fbe:	f10b 0b01 	add.w	fp, fp, #1
 8008fc2:	e7b9      	b.n	8008f38 <_printf_float+0x2fc>
 8008fc4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fc8:	4631      	mov	r1, r6
 8008fca:	4628      	mov	r0, r5
 8008fcc:	47b8      	blx	r7
 8008fce:	3001      	adds	r0, #1
 8008fd0:	d1bf      	bne.n	8008f52 <_printf_float+0x316>
 8008fd2:	e68e      	b.n	8008cf2 <_printf_float+0xb6>
 8008fd4:	464b      	mov	r3, r9
 8008fd6:	eb08 020a 	add.w	r2, r8, sl
 8008fda:	4631      	mov	r1, r6
 8008fdc:	4628      	mov	r0, r5
 8008fde:	47b8      	blx	r7
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	d1c2      	bne.n	8008f6a <_printf_float+0x32e>
 8008fe4:	e685      	b.n	8008cf2 <_printf_float+0xb6>
 8008fe6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fe8:	2a01      	cmp	r2, #1
 8008fea:	dc01      	bgt.n	8008ff0 <_printf_float+0x3b4>
 8008fec:	07db      	lsls	r3, r3, #31
 8008fee:	d537      	bpl.n	8009060 <_printf_float+0x424>
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	4642      	mov	r2, r8
 8008ff4:	4631      	mov	r1, r6
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	47b8      	blx	r7
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	f43f ae79 	beq.w	8008cf2 <_printf_float+0xb6>
 8009000:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009004:	4631      	mov	r1, r6
 8009006:	4628      	mov	r0, r5
 8009008:	47b8      	blx	r7
 800900a:	3001      	adds	r0, #1
 800900c:	f43f ae71 	beq.w	8008cf2 <_printf_float+0xb6>
 8009010:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009014:	2200      	movs	r2, #0
 8009016:	2300      	movs	r3, #0
 8009018:	f7f7 fd2e 	bl	8000a78 <__aeabi_dcmpeq>
 800901c:	b9d8      	cbnz	r0, 8009056 <_printf_float+0x41a>
 800901e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009020:	f108 0201 	add.w	r2, r8, #1
 8009024:	3b01      	subs	r3, #1
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	d10e      	bne.n	800904e <_printf_float+0x412>
 8009030:	e65f      	b.n	8008cf2 <_printf_float+0xb6>
 8009032:	2301      	movs	r3, #1
 8009034:	464a      	mov	r2, r9
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f ae58 	beq.w	8008cf2 <_printf_float+0xb6>
 8009042:	f108 0801 	add.w	r8, r8, #1
 8009046:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009048:	3b01      	subs	r3, #1
 800904a:	4543      	cmp	r3, r8
 800904c:	dcf1      	bgt.n	8009032 <_printf_float+0x3f6>
 800904e:	4653      	mov	r3, sl
 8009050:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009054:	e6e1      	b.n	8008e1a <_printf_float+0x1de>
 8009056:	f04f 0800 	mov.w	r8, #0
 800905a:	f104 091a 	add.w	r9, r4, #26
 800905e:	e7f2      	b.n	8009046 <_printf_float+0x40a>
 8009060:	2301      	movs	r3, #1
 8009062:	4642      	mov	r2, r8
 8009064:	e7df      	b.n	8009026 <_printf_float+0x3ea>
 8009066:	2301      	movs	r3, #1
 8009068:	464a      	mov	r2, r9
 800906a:	4631      	mov	r1, r6
 800906c:	4628      	mov	r0, r5
 800906e:	47b8      	blx	r7
 8009070:	3001      	adds	r0, #1
 8009072:	f43f ae3e 	beq.w	8008cf2 <_printf_float+0xb6>
 8009076:	f108 0801 	add.w	r8, r8, #1
 800907a:	68e3      	ldr	r3, [r4, #12]
 800907c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800907e:	1a5b      	subs	r3, r3, r1
 8009080:	4543      	cmp	r3, r8
 8009082:	dcf0      	bgt.n	8009066 <_printf_float+0x42a>
 8009084:	e6fe      	b.n	8008e84 <_printf_float+0x248>
 8009086:	f04f 0800 	mov.w	r8, #0
 800908a:	f104 0919 	add.w	r9, r4, #25
 800908e:	e7f4      	b.n	800907a <_printf_float+0x43e>

08009090 <_printf_common>:
 8009090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009094:	4616      	mov	r6, r2
 8009096:	4699      	mov	r9, r3
 8009098:	688a      	ldr	r2, [r1, #8]
 800909a:	690b      	ldr	r3, [r1, #16]
 800909c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80090a0:	4293      	cmp	r3, r2
 80090a2:	bfb8      	it	lt
 80090a4:	4613      	movlt	r3, r2
 80090a6:	6033      	str	r3, [r6, #0]
 80090a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80090ac:	4607      	mov	r7, r0
 80090ae:	460c      	mov	r4, r1
 80090b0:	b10a      	cbz	r2, 80090b6 <_printf_common+0x26>
 80090b2:	3301      	adds	r3, #1
 80090b4:	6033      	str	r3, [r6, #0]
 80090b6:	6823      	ldr	r3, [r4, #0]
 80090b8:	0699      	lsls	r1, r3, #26
 80090ba:	bf42      	ittt	mi
 80090bc:	6833      	ldrmi	r3, [r6, #0]
 80090be:	3302      	addmi	r3, #2
 80090c0:	6033      	strmi	r3, [r6, #0]
 80090c2:	6825      	ldr	r5, [r4, #0]
 80090c4:	f015 0506 	ands.w	r5, r5, #6
 80090c8:	d106      	bne.n	80090d8 <_printf_common+0x48>
 80090ca:	f104 0a19 	add.w	sl, r4, #25
 80090ce:	68e3      	ldr	r3, [r4, #12]
 80090d0:	6832      	ldr	r2, [r6, #0]
 80090d2:	1a9b      	subs	r3, r3, r2
 80090d4:	42ab      	cmp	r3, r5
 80090d6:	dc26      	bgt.n	8009126 <_printf_common+0x96>
 80090d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090dc:	1e13      	subs	r3, r2, #0
 80090de:	6822      	ldr	r2, [r4, #0]
 80090e0:	bf18      	it	ne
 80090e2:	2301      	movne	r3, #1
 80090e4:	0692      	lsls	r2, r2, #26
 80090e6:	d42b      	bmi.n	8009140 <_printf_common+0xb0>
 80090e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090ec:	4649      	mov	r1, r9
 80090ee:	4638      	mov	r0, r7
 80090f0:	47c0      	blx	r8
 80090f2:	3001      	adds	r0, #1
 80090f4:	d01e      	beq.n	8009134 <_printf_common+0xa4>
 80090f6:	6823      	ldr	r3, [r4, #0]
 80090f8:	68e5      	ldr	r5, [r4, #12]
 80090fa:	6832      	ldr	r2, [r6, #0]
 80090fc:	f003 0306 	and.w	r3, r3, #6
 8009100:	2b04      	cmp	r3, #4
 8009102:	bf08      	it	eq
 8009104:	1aad      	subeq	r5, r5, r2
 8009106:	68a3      	ldr	r3, [r4, #8]
 8009108:	6922      	ldr	r2, [r4, #16]
 800910a:	bf0c      	ite	eq
 800910c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009110:	2500      	movne	r5, #0
 8009112:	4293      	cmp	r3, r2
 8009114:	bfc4      	itt	gt
 8009116:	1a9b      	subgt	r3, r3, r2
 8009118:	18ed      	addgt	r5, r5, r3
 800911a:	2600      	movs	r6, #0
 800911c:	341a      	adds	r4, #26
 800911e:	42b5      	cmp	r5, r6
 8009120:	d11a      	bne.n	8009158 <_printf_common+0xc8>
 8009122:	2000      	movs	r0, #0
 8009124:	e008      	b.n	8009138 <_printf_common+0xa8>
 8009126:	2301      	movs	r3, #1
 8009128:	4652      	mov	r2, sl
 800912a:	4649      	mov	r1, r9
 800912c:	4638      	mov	r0, r7
 800912e:	47c0      	blx	r8
 8009130:	3001      	adds	r0, #1
 8009132:	d103      	bne.n	800913c <_printf_common+0xac>
 8009134:	f04f 30ff 	mov.w	r0, #4294967295
 8009138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800913c:	3501      	adds	r5, #1
 800913e:	e7c6      	b.n	80090ce <_printf_common+0x3e>
 8009140:	18e1      	adds	r1, r4, r3
 8009142:	1c5a      	adds	r2, r3, #1
 8009144:	2030      	movs	r0, #48	; 0x30
 8009146:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800914a:	4422      	add	r2, r4
 800914c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009150:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009154:	3302      	adds	r3, #2
 8009156:	e7c7      	b.n	80090e8 <_printf_common+0x58>
 8009158:	2301      	movs	r3, #1
 800915a:	4622      	mov	r2, r4
 800915c:	4649      	mov	r1, r9
 800915e:	4638      	mov	r0, r7
 8009160:	47c0      	blx	r8
 8009162:	3001      	adds	r0, #1
 8009164:	d0e6      	beq.n	8009134 <_printf_common+0xa4>
 8009166:	3601      	adds	r6, #1
 8009168:	e7d9      	b.n	800911e <_printf_common+0x8e>
	...

0800916c <_printf_i>:
 800916c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009170:	7e0f      	ldrb	r7, [r1, #24]
 8009172:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009174:	2f78      	cmp	r7, #120	; 0x78
 8009176:	4691      	mov	r9, r2
 8009178:	4680      	mov	r8, r0
 800917a:	460c      	mov	r4, r1
 800917c:	469a      	mov	sl, r3
 800917e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009182:	d807      	bhi.n	8009194 <_printf_i+0x28>
 8009184:	2f62      	cmp	r7, #98	; 0x62
 8009186:	d80a      	bhi.n	800919e <_printf_i+0x32>
 8009188:	2f00      	cmp	r7, #0
 800918a:	f000 80d8 	beq.w	800933e <_printf_i+0x1d2>
 800918e:	2f58      	cmp	r7, #88	; 0x58
 8009190:	f000 80a3 	beq.w	80092da <_printf_i+0x16e>
 8009194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009198:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800919c:	e03a      	b.n	8009214 <_printf_i+0xa8>
 800919e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80091a2:	2b15      	cmp	r3, #21
 80091a4:	d8f6      	bhi.n	8009194 <_printf_i+0x28>
 80091a6:	a101      	add	r1, pc, #4	; (adr r1, 80091ac <_printf_i+0x40>)
 80091a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091ac:	08009205 	.word	0x08009205
 80091b0:	08009219 	.word	0x08009219
 80091b4:	08009195 	.word	0x08009195
 80091b8:	08009195 	.word	0x08009195
 80091bc:	08009195 	.word	0x08009195
 80091c0:	08009195 	.word	0x08009195
 80091c4:	08009219 	.word	0x08009219
 80091c8:	08009195 	.word	0x08009195
 80091cc:	08009195 	.word	0x08009195
 80091d0:	08009195 	.word	0x08009195
 80091d4:	08009195 	.word	0x08009195
 80091d8:	08009325 	.word	0x08009325
 80091dc:	08009249 	.word	0x08009249
 80091e0:	08009307 	.word	0x08009307
 80091e4:	08009195 	.word	0x08009195
 80091e8:	08009195 	.word	0x08009195
 80091ec:	08009347 	.word	0x08009347
 80091f0:	08009195 	.word	0x08009195
 80091f4:	08009249 	.word	0x08009249
 80091f8:	08009195 	.word	0x08009195
 80091fc:	08009195 	.word	0x08009195
 8009200:	0800930f 	.word	0x0800930f
 8009204:	682b      	ldr	r3, [r5, #0]
 8009206:	1d1a      	adds	r2, r3, #4
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	602a      	str	r2, [r5, #0]
 800920c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009210:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009214:	2301      	movs	r3, #1
 8009216:	e0a3      	b.n	8009360 <_printf_i+0x1f4>
 8009218:	6820      	ldr	r0, [r4, #0]
 800921a:	6829      	ldr	r1, [r5, #0]
 800921c:	0606      	lsls	r6, r0, #24
 800921e:	f101 0304 	add.w	r3, r1, #4
 8009222:	d50a      	bpl.n	800923a <_printf_i+0xce>
 8009224:	680e      	ldr	r6, [r1, #0]
 8009226:	602b      	str	r3, [r5, #0]
 8009228:	2e00      	cmp	r6, #0
 800922a:	da03      	bge.n	8009234 <_printf_i+0xc8>
 800922c:	232d      	movs	r3, #45	; 0x2d
 800922e:	4276      	negs	r6, r6
 8009230:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009234:	485e      	ldr	r0, [pc, #376]	; (80093b0 <_printf_i+0x244>)
 8009236:	230a      	movs	r3, #10
 8009238:	e019      	b.n	800926e <_printf_i+0x102>
 800923a:	680e      	ldr	r6, [r1, #0]
 800923c:	602b      	str	r3, [r5, #0]
 800923e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009242:	bf18      	it	ne
 8009244:	b236      	sxthne	r6, r6
 8009246:	e7ef      	b.n	8009228 <_printf_i+0xbc>
 8009248:	682b      	ldr	r3, [r5, #0]
 800924a:	6820      	ldr	r0, [r4, #0]
 800924c:	1d19      	adds	r1, r3, #4
 800924e:	6029      	str	r1, [r5, #0]
 8009250:	0601      	lsls	r1, r0, #24
 8009252:	d501      	bpl.n	8009258 <_printf_i+0xec>
 8009254:	681e      	ldr	r6, [r3, #0]
 8009256:	e002      	b.n	800925e <_printf_i+0xf2>
 8009258:	0646      	lsls	r6, r0, #25
 800925a:	d5fb      	bpl.n	8009254 <_printf_i+0xe8>
 800925c:	881e      	ldrh	r6, [r3, #0]
 800925e:	4854      	ldr	r0, [pc, #336]	; (80093b0 <_printf_i+0x244>)
 8009260:	2f6f      	cmp	r7, #111	; 0x6f
 8009262:	bf0c      	ite	eq
 8009264:	2308      	moveq	r3, #8
 8009266:	230a      	movne	r3, #10
 8009268:	2100      	movs	r1, #0
 800926a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800926e:	6865      	ldr	r5, [r4, #4]
 8009270:	60a5      	str	r5, [r4, #8]
 8009272:	2d00      	cmp	r5, #0
 8009274:	bfa2      	ittt	ge
 8009276:	6821      	ldrge	r1, [r4, #0]
 8009278:	f021 0104 	bicge.w	r1, r1, #4
 800927c:	6021      	strge	r1, [r4, #0]
 800927e:	b90e      	cbnz	r6, 8009284 <_printf_i+0x118>
 8009280:	2d00      	cmp	r5, #0
 8009282:	d04d      	beq.n	8009320 <_printf_i+0x1b4>
 8009284:	4615      	mov	r5, r2
 8009286:	fbb6 f1f3 	udiv	r1, r6, r3
 800928a:	fb03 6711 	mls	r7, r3, r1, r6
 800928e:	5dc7      	ldrb	r7, [r0, r7]
 8009290:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009294:	4637      	mov	r7, r6
 8009296:	42bb      	cmp	r3, r7
 8009298:	460e      	mov	r6, r1
 800929a:	d9f4      	bls.n	8009286 <_printf_i+0x11a>
 800929c:	2b08      	cmp	r3, #8
 800929e:	d10b      	bne.n	80092b8 <_printf_i+0x14c>
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	07de      	lsls	r6, r3, #31
 80092a4:	d508      	bpl.n	80092b8 <_printf_i+0x14c>
 80092a6:	6923      	ldr	r3, [r4, #16]
 80092a8:	6861      	ldr	r1, [r4, #4]
 80092aa:	4299      	cmp	r1, r3
 80092ac:	bfde      	ittt	le
 80092ae:	2330      	movle	r3, #48	; 0x30
 80092b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80092b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80092b8:	1b52      	subs	r2, r2, r5
 80092ba:	6122      	str	r2, [r4, #16]
 80092bc:	f8cd a000 	str.w	sl, [sp]
 80092c0:	464b      	mov	r3, r9
 80092c2:	aa03      	add	r2, sp, #12
 80092c4:	4621      	mov	r1, r4
 80092c6:	4640      	mov	r0, r8
 80092c8:	f7ff fee2 	bl	8009090 <_printf_common>
 80092cc:	3001      	adds	r0, #1
 80092ce:	d14c      	bne.n	800936a <_printf_i+0x1fe>
 80092d0:	f04f 30ff 	mov.w	r0, #4294967295
 80092d4:	b004      	add	sp, #16
 80092d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092da:	4835      	ldr	r0, [pc, #212]	; (80093b0 <_printf_i+0x244>)
 80092dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80092e0:	6829      	ldr	r1, [r5, #0]
 80092e2:	6823      	ldr	r3, [r4, #0]
 80092e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80092e8:	6029      	str	r1, [r5, #0]
 80092ea:	061d      	lsls	r5, r3, #24
 80092ec:	d514      	bpl.n	8009318 <_printf_i+0x1ac>
 80092ee:	07df      	lsls	r7, r3, #31
 80092f0:	bf44      	itt	mi
 80092f2:	f043 0320 	orrmi.w	r3, r3, #32
 80092f6:	6023      	strmi	r3, [r4, #0]
 80092f8:	b91e      	cbnz	r6, 8009302 <_printf_i+0x196>
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	f023 0320 	bic.w	r3, r3, #32
 8009300:	6023      	str	r3, [r4, #0]
 8009302:	2310      	movs	r3, #16
 8009304:	e7b0      	b.n	8009268 <_printf_i+0xfc>
 8009306:	6823      	ldr	r3, [r4, #0]
 8009308:	f043 0320 	orr.w	r3, r3, #32
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	2378      	movs	r3, #120	; 0x78
 8009310:	4828      	ldr	r0, [pc, #160]	; (80093b4 <_printf_i+0x248>)
 8009312:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009316:	e7e3      	b.n	80092e0 <_printf_i+0x174>
 8009318:	0659      	lsls	r1, r3, #25
 800931a:	bf48      	it	mi
 800931c:	b2b6      	uxthmi	r6, r6
 800931e:	e7e6      	b.n	80092ee <_printf_i+0x182>
 8009320:	4615      	mov	r5, r2
 8009322:	e7bb      	b.n	800929c <_printf_i+0x130>
 8009324:	682b      	ldr	r3, [r5, #0]
 8009326:	6826      	ldr	r6, [r4, #0]
 8009328:	6961      	ldr	r1, [r4, #20]
 800932a:	1d18      	adds	r0, r3, #4
 800932c:	6028      	str	r0, [r5, #0]
 800932e:	0635      	lsls	r5, r6, #24
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	d501      	bpl.n	8009338 <_printf_i+0x1cc>
 8009334:	6019      	str	r1, [r3, #0]
 8009336:	e002      	b.n	800933e <_printf_i+0x1d2>
 8009338:	0670      	lsls	r0, r6, #25
 800933a:	d5fb      	bpl.n	8009334 <_printf_i+0x1c8>
 800933c:	8019      	strh	r1, [r3, #0]
 800933e:	2300      	movs	r3, #0
 8009340:	6123      	str	r3, [r4, #16]
 8009342:	4615      	mov	r5, r2
 8009344:	e7ba      	b.n	80092bc <_printf_i+0x150>
 8009346:	682b      	ldr	r3, [r5, #0]
 8009348:	1d1a      	adds	r2, r3, #4
 800934a:	602a      	str	r2, [r5, #0]
 800934c:	681d      	ldr	r5, [r3, #0]
 800934e:	6862      	ldr	r2, [r4, #4]
 8009350:	2100      	movs	r1, #0
 8009352:	4628      	mov	r0, r5
 8009354:	f7f6 ff1c 	bl	8000190 <memchr>
 8009358:	b108      	cbz	r0, 800935e <_printf_i+0x1f2>
 800935a:	1b40      	subs	r0, r0, r5
 800935c:	6060      	str	r0, [r4, #4]
 800935e:	6863      	ldr	r3, [r4, #4]
 8009360:	6123      	str	r3, [r4, #16]
 8009362:	2300      	movs	r3, #0
 8009364:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009368:	e7a8      	b.n	80092bc <_printf_i+0x150>
 800936a:	6923      	ldr	r3, [r4, #16]
 800936c:	462a      	mov	r2, r5
 800936e:	4649      	mov	r1, r9
 8009370:	4640      	mov	r0, r8
 8009372:	47d0      	blx	sl
 8009374:	3001      	adds	r0, #1
 8009376:	d0ab      	beq.n	80092d0 <_printf_i+0x164>
 8009378:	6823      	ldr	r3, [r4, #0]
 800937a:	079b      	lsls	r3, r3, #30
 800937c:	d413      	bmi.n	80093a6 <_printf_i+0x23a>
 800937e:	68e0      	ldr	r0, [r4, #12]
 8009380:	9b03      	ldr	r3, [sp, #12]
 8009382:	4298      	cmp	r0, r3
 8009384:	bfb8      	it	lt
 8009386:	4618      	movlt	r0, r3
 8009388:	e7a4      	b.n	80092d4 <_printf_i+0x168>
 800938a:	2301      	movs	r3, #1
 800938c:	4632      	mov	r2, r6
 800938e:	4649      	mov	r1, r9
 8009390:	4640      	mov	r0, r8
 8009392:	47d0      	blx	sl
 8009394:	3001      	adds	r0, #1
 8009396:	d09b      	beq.n	80092d0 <_printf_i+0x164>
 8009398:	3501      	adds	r5, #1
 800939a:	68e3      	ldr	r3, [r4, #12]
 800939c:	9903      	ldr	r1, [sp, #12]
 800939e:	1a5b      	subs	r3, r3, r1
 80093a0:	42ab      	cmp	r3, r5
 80093a2:	dcf2      	bgt.n	800938a <_printf_i+0x21e>
 80093a4:	e7eb      	b.n	800937e <_printf_i+0x212>
 80093a6:	2500      	movs	r5, #0
 80093a8:	f104 0619 	add.w	r6, r4, #25
 80093ac:	e7f5      	b.n	800939a <_printf_i+0x22e>
 80093ae:	bf00      	nop
 80093b0:	0800d52e 	.word	0x0800d52e
 80093b4:	0800d53f 	.word	0x0800d53f

080093b8 <_scanf_float>:
 80093b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093bc:	b087      	sub	sp, #28
 80093be:	4617      	mov	r7, r2
 80093c0:	9303      	str	r3, [sp, #12]
 80093c2:	688b      	ldr	r3, [r1, #8]
 80093c4:	1e5a      	subs	r2, r3, #1
 80093c6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80093ca:	bf83      	ittte	hi
 80093cc:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80093d0:	195b      	addhi	r3, r3, r5
 80093d2:	9302      	strhi	r3, [sp, #8]
 80093d4:	2300      	movls	r3, #0
 80093d6:	bf86      	itte	hi
 80093d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80093dc:	608b      	strhi	r3, [r1, #8]
 80093de:	9302      	strls	r3, [sp, #8]
 80093e0:	680b      	ldr	r3, [r1, #0]
 80093e2:	468b      	mov	fp, r1
 80093e4:	2500      	movs	r5, #0
 80093e6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80093ea:	f84b 3b1c 	str.w	r3, [fp], #28
 80093ee:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80093f2:	4680      	mov	r8, r0
 80093f4:	460c      	mov	r4, r1
 80093f6:	465e      	mov	r6, fp
 80093f8:	46aa      	mov	sl, r5
 80093fa:	46a9      	mov	r9, r5
 80093fc:	9501      	str	r5, [sp, #4]
 80093fe:	68a2      	ldr	r2, [r4, #8]
 8009400:	b152      	cbz	r2, 8009418 <_scanf_float+0x60>
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	781b      	ldrb	r3, [r3, #0]
 8009406:	2b4e      	cmp	r3, #78	; 0x4e
 8009408:	d864      	bhi.n	80094d4 <_scanf_float+0x11c>
 800940a:	2b40      	cmp	r3, #64	; 0x40
 800940c:	d83c      	bhi.n	8009488 <_scanf_float+0xd0>
 800940e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009412:	b2c8      	uxtb	r0, r1
 8009414:	280e      	cmp	r0, #14
 8009416:	d93a      	bls.n	800948e <_scanf_float+0xd6>
 8009418:	f1b9 0f00 	cmp.w	r9, #0
 800941c:	d003      	beq.n	8009426 <_scanf_float+0x6e>
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009424:	6023      	str	r3, [r4, #0]
 8009426:	f10a 3aff 	add.w	sl, sl, #4294967295
 800942a:	f1ba 0f01 	cmp.w	sl, #1
 800942e:	f200 8113 	bhi.w	8009658 <_scanf_float+0x2a0>
 8009432:	455e      	cmp	r6, fp
 8009434:	f200 8105 	bhi.w	8009642 <_scanf_float+0x28a>
 8009438:	2501      	movs	r5, #1
 800943a:	4628      	mov	r0, r5
 800943c:	b007      	add	sp, #28
 800943e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009442:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009446:	2a0d      	cmp	r2, #13
 8009448:	d8e6      	bhi.n	8009418 <_scanf_float+0x60>
 800944a:	a101      	add	r1, pc, #4	; (adr r1, 8009450 <_scanf_float+0x98>)
 800944c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009450:	0800958f 	.word	0x0800958f
 8009454:	08009419 	.word	0x08009419
 8009458:	08009419 	.word	0x08009419
 800945c:	08009419 	.word	0x08009419
 8009460:	080095ef 	.word	0x080095ef
 8009464:	080095c7 	.word	0x080095c7
 8009468:	08009419 	.word	0x08009419
 800946c:	08009419 	.word	0x08009419
 8009470:	0800959d 	.word	0x0800959d
 8009474:	08009419 	.word	0x08009419
 8009478:	08009419 	.word	0x08009419
 800947c:	08009419 	.word	0x08009419
 8009480:	08009419 	.word	0x08009419
 8009484:	08009555 	.word	0x08009555
 8009488:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800948c:	e7db      	b.n	8009446 <_scanf_float+0x8e>
 800948e:	290e      	cmp	r1, #14
 8009490:	d8c2      	bhi.n	8009418 <_scanf_float+0x60>
 8009492:	a001      	add	r0, pc, #4	; (adr r0, 8009498 <_scanf_float+0xe0>)
 8009494:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009498:	08009547 	.word	0x08009547
 800949c:	08009419 	.word	0x08009419
 80094a0:	08009547 	.word	0x08009547
 80094a4:	080095db 	.word	0x080095db
 80094a8:	08009419 	.word	0x08009419
 80094ac:	080094f5 	.word	0x080094f5
 80094b0:	08009531 	.word	0x08009531
 80094b4:	08009531 	.word	0x08009531
 80094b8:	08009531 	.word	0x08009531
 80094bc:	08009531 	.word	0x08009531
 80094c0:	08009531 	.word	0x08009531
 80094c4:	08009531 	.word	0x08009531
 80094c8:	08009531 	.word	0x08009531
 80094cc:	08009531 	.word	0x08009531
 80094d0:	08009531 	.word	0x08009531
 80094d4:	2b6e      	cmp	r3, #110	; 0x6e
 80094d6:	d809      	bhi.n	80094ec <_scanf_float+0x134>
 80094d8:	2b60      	cmp	r3, #96	; 0x60
 80094da:	d8b2      	bhi.n	8009442 <_scanf_float+0x8a>
 80094dc:	2b54      	cmp	r3, #84	; 0x54
 80094de:	d077      	beq.n	80095d0 <_scanf_float+0x218>
 80094e0:	2b59      	cmp	r3, #89	; 0x59
 80094e2:	d199      	bne.n	8009418 <_scanf_float+0x60>
 80094e4:	2d07      	cmp	r5, #7
 80094e6:	d197      	bne.n	8009418 <_scanf_float+0x60>
 80094e8:	2508      	movs	r5, #8
 80094ea:	e029      	b.n	8009540 <_scanf_float+0x188>
 80094ec:	2b74      	cmp	r3, #116	; 0x74
 80094ee:	d06f      	beq.n	80095d0 <_scanf_float+0x218>
 80094f0:	2b79      	cmp	r3, #121	; 0x79
 80094f2:	e7f6      	b.n	80094e2 <_scanf_float+0x12a>
 80094f4:	6821      	ldr	r1, [r4, #0]
 80094f6:	05c8      	lsls	r0, r1, #23
 80094f8:	d51a      	bpl.n	8009530 <_scanf_float+0x178>
 80094fa:	9b02      	ldr	r3, [sp, #8]
 80094fc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009500:	6021      	str	r1, [r4, #0]
 8009502:	f109 0901 	add.w	r9, r9, #1
 8009506:	b11b      	cbz	r3, 8009510 <_scanf_float+0x158>
 8009508:	3b01      	subs	r3, #1
 800950a:	3201      	adds	r2, #1
 800950c:	9302      	str	r3, [sp, #8]
 800950e:	60a2      	str	r2, [r4, #8]
 8009510:	68a3      	ldr	r3, [r4, #8]
 8009512:	3b01      	subs	r3, #1
 8009514:	60a3      	str	r3, [r4, #8]
 8009516:	6923      	ldr	r3, [r4, #16]
 8009518:	3301      	adds	r3, #1
 800951a:	6123      	str	r3, [r4, #16]
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	3b01      	subs	r3, #1
 8009520:	2b00      	cmp	r3, #0
 8009522:	607b      	str	r3, [r7, #4]
 8009524:	f340 8084 	ble.w	8009630 <_scanf_float+0x278>
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	3301      	adds	r3, #1
 800952c:	603b      	str	r3, [r7, #0]
 800952e:	e766      	b.n	80093fe <_scanf_float+0x46>
 8009530:	eb1a 0f05 	cmn.w	sl, r5
 8009534:	f47f af70 	bne.w	8009418 <_scanf_float+0x60>
 8009538:	6822      	ldr	r2, [r4, #0]
 800953a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800953e:	6022      	str	r2, [r4, #0]
 8009540:	f806 3b01 	strb.w	r3, [r6], #1
 8009544:	e7e4      	b.n	8009510 <_scanf_float+0x158>
 8009546:	6822      	ldr	r2, [r4, #0]
 8009548:	0610      	lsls	r0, r2, #24
 800954a:	f57f af65 	bpl.w	8009418 <_scanf_float+0x60>
 800954e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009552:	e7f4      	b.n	800953e <_scanf_float+0x186>
 8009554:	f1ba 0f00 	cmp.w	sl, #0
 8009558:	d10e      	bne.n	8009578 <_scanf_float+0x1c0>
 800955a:	f1b9 0f00 	cmp.w	r9, #0
 800955e:	d10e      	bne.n	800957e <_scanf_float+0x1c6>
 8009560:	6822      	ldr	r2, [r4, #0]
 8009562:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009566:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800956a:	d108      	bne.n	800957e <_scanf_float+0x1c6>
 800956c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009570:	6022      	str	r2, [r4, #0]
 8009572:	f04f 0a01 	mov.w	sl, #1
 8009576:	e7e3      	b.n	8009540 <_scanf_float+0x188>
 8009578:	f1ba 0f02 	cmp.w	sl, #2
 800957c:	d055      	beq.n	800962a <_scanf_float+0x272>
 800957e:	2d01      	cmp	r5, #1
 8009580:	d002      	beq.n	8009588 <_scanf_float+0x1d0>
 8009582:	2d04      	cmp	r5, #4
 8009584:	f47f af48 	bne.w	8009418 <_scanf_float+0x60>
 8009588:	3501      	adds	r5, #1
 800958a:	b2ed      	uxtb	r5, r5
 800958c:	e7d8      	b.n	8009540 <_scanf_float+0x188>
 800958e:	f1ba 0f01 	cmp.w	sl, #1
 8009592:	f47f af41 	bne.w	8009418 <_scanf_float+0x60>
 8009596:	f04f 0a02 	mov.w	sl, #2
 800959a:	e7d1      	b.n	8009540 <_scanf_float+0x188>
 800959c:	b97d      	cbnz	r5, 80095be <_scanf_float+0x206>
 800959e:	f1b9 0f00 	cmp.w	r9, #0
 80095a2:	f47f af3c 	bne.w	800941e <_scanf_float+0x66>
 80095a6:	6822      	ldr	r2, [r4, #0]
 80095a8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80095ac:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80095b0:	f47f af39 	bne.w	8009426 <_scanf_float+0x6e>
 80095b4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80095b8:	6022      	str	r2, [r4, #0]
 80095ba:	2501      	movs	r5, #1
 80095bc:	e7c0      	b.n	8009540 <_scanf_float+0x188>
 80095be:	2d03      	cmp	r5, #3
 80095c0:	d0e2      	beq.n	8009588 <_scanf_float+0x1d0>
 80095c2:	2d05      	cmp	r5, #5
 80095c4:	e7de      	b.n	8009584 <_scanf_float+0x1cc>
 80095c6:	2d02      	cmp	r5, #2
 80095c8:	f47f af26 	bne.w	8009418 <_scanf_float+0x60>
 80095cc:	2503      	movs	r5, #3
 80095ce:	e7b7      	b.n	8009540 <_scanf_float+0x188>
 80095d0:	2d06      	cmp	r5, #6
 80095d2:	f47f af21 	bne.w	8009418 <_scanf_float+0x60>
 80095d6:	2507      	movs	r5, #7
 80095d8:	e7b2      	b.n	8009540 <_scanf_float+0x188>
 80095da:	6822      	ldr	r2, [r4, #0]
 80095dc:	0591      	lsls	r1, r2, #22
 80095de:	f57f af1b 	bpl.w	8009418 <_scanf_float+0x60>
 80095e2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80095e6:	6022      	str	r2, [r4, #0]
 80095e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80095ec:	e7a8      	b.n	8009540 <_scanf_float+0x188>
 80095ee:	6822      	ldr	r2, [r4, #0]
 80095f0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80095f4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80095f8:	d006      	beq.n	8009608 <_scanf_float+0x250>
 80095fa:	0550      	lsls	r0, r2, #21
 80095fc:	f57f af0c 	bpl.w	8009418 <_scanf_float+0x60>
 8009600:	f1b9 0f00 	cmp.w	r9, #0
 8009604:	f43f af0f 	beq.w	8009426 <_scanf_float+0x6e>
 8009608:	0591      	lsls	r1, r2, #22
 800960a:	bf58      	it	pl
 800960c:	9901      	ldrpl	r1, [sp, #4]
 800960e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009612:	bf58      	it	pl
 8009614:	eba9 0101 	subpl.w	r1, r9, r1
 8009618:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800961c:	bf58      	it	pl
 800961e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009622:	6022      	str	r2, [r4, #0]
 8009624:	f04f 0900 	mov.w	r9, #0
 8009628:	e78a      	b.n	8009540 <_scanf_float+0x188>
 800962a:	f04f 0a03 	mov.w	sl, #3
 800962e:	e787      	b.n	8009540 <_scanf_float+0x188>
 8009630:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009634:	4639      	mov	r1, r7
 8009636:	4640      	mov	r0, r8
 8009638:	4798      	blx	r3
 800963a:	2800      	cmp	r0, #0
 800963c:	f43f aedf 	beq.w	80093fe <_scanf_float+0x46>
 8009640:	e6ea      	b.n	8009418 <_scanf_float+0x60>
 8009642:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009646:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800964a:	463a      	mov	r2, r7
 800964c:	4640      	mov	r0, r8
 800964e:	4798      	blx	r3
 8009650:	6923      	ldr	r3, [r4, #16]
 8009652:	3b01      	subs	r3, #1
 8009654:	6123      	str	r3, [r4, #16]
 8009656:	e6ec      	b.n	8009432 <_scanf_float+0x7a>
 8009658:	1e6b      	subs	r3, r5, #1
 800965a:	2b06      	cmp	r3, #6
 800965c:	d825      	bhi.n	80096aa <_scanf_float+0x2f2>
 800965e:	2d02      	cmp	r5, #2
 8009660:	d836      	bhi.n	80096d0 <_scanf_float+0x318>
 8009662:	455e      	cmp	r6, fp
 8009664:	f67f aee8 	bls.w	8009438 <_scanf_float+0x80>
 8009668:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800966c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009670:	463a      	mov	r2, r7
 8009672:	4640      	mov	r0, r8
 8009674:	4798      	blx	r3
 8009676:	6923      	ldr	r3, [r4, #16]
 8009678:	3b01      	subs	r3, #1
 800967a:	6123      	str	r3, [r4, #16]
 800967c:	e7f1      	b.n	8009662 <_scanf_float+0x2aa>
 800967e:	9802      	ldr	r0, [sp, #8]
 8009680:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009684:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009688:	9002      	str	r0, [sp, #8]
 800968a:	463a      	mov	r2, r7
 800968c:	4640      	mov	r0, r8
 800968e:	4798      	blx	r3
 8009690:	6923      	ldr	r3, [r4, #16]
 8009692:	3b01      	subs	r3, #1
 8009694:	6123      	str	r3, [r4, #16]
 8009696:	f10a 3aff 	add.w	sl, sl, #4294967295
 800969a:	fa5f fa8a 	uxtb.w	sl, sl
 800969e:	f1ba 0f02 	cmp.w	sl, #2
 80096a2:	d1ec      	bne.n	800967e <_scanf_float+0x2c6>
 80096a4:	3d03      	subs	r5, #3
 80096a6:	b2ed      	uxtb	r5, r5
 80096a8:	1b76      	subs	r6, r6, r5
 80096aa:	6823      	ldr	r3, [r4, #0]
 80096ac:	05da      	lsls	r2, r3, #23
 80096ae:	d52f      	bpl.n	8009710 <_scanf_float+0x358>
 80096b0:	055b      	lsls	r3, r3, #21
 80096b2:	d510      	bpl.n	80096d6 <_scanf_float+0x31e>
 80096b4:	455e      	cmp	r6, fp
 80096b6:	f67f aebf 	bls.w	8009438 <_scanf_float+0x80>
 80096ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80096be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80096c2:	463a      	mov	r2, r7
 80096c4:	4640      	mov	r0, r8
 80096c6:	4798      	blx	r3
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	3b01      	subs	r3, #1
 80096cc:	6123      	str	r3, [r4, #16]
 80096ce:	e7f1      	b.n	80096b4 <_scanf_float+0x2fc>
 80096d0:	46aa      	mov	sl, r5
 80096d2:	9602      	str	r6, [sp, #8]
 80096d4:	e7df      	b.n	8009696 <_scanf_float+0x2de>
 80096d6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80096da:	6923      	ldr	r3, [r4, #16]
 80096dc:	2965      	cmp	r1, #101	; 0x65
 80096de:	f103 33ff 	add.w	r3, r3, #4294967295
 80096e2:	f106 35ff 	add.w	r5, r6, #4294967295
 80096e6:	6123      	str	r3, [r4, #16]
 80096e8:	d00c      	beq.n	8009704 <_scanf_float+0x34c>
 80096ea:	2945      	cmp	r1, #69	; 0x45
 80096ec:	d00a      	beq.n	8009704 <_scanf_float+0x34c>
 80096ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80096f2:	463a      	mov	r2, r7
 80096f4:	4640      	mov	r0, r8
 80096f6:	4798      	blx	r3
 80096f8:	6923      	ldr	r3, [r4, #16]
 80096fa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80096fe:	3b01      	subs	r3, #1
 8009700:	1eb5      	subs	r5, r6, #2
 8009702:	6123      	str	r3, [r4, #16]
 8009704:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009708:	463a      	mov	r2, r7
 800970a:	4640      	mov	r0, r8
 800970c:	4798      	blx	r3
 800970e:	462e      	mov	r6, r5
 8009710:	6825      	ldr	r5, [r4, #0]
 8009712:	f015 0510 	ands.w	r5, r5, #16
 8009716:	d155      	bne.n	80097c4 <_scanf_float+0x40c>
 8009718:	7035      	strb	r5, [r6, #0]
 800971a:	6823      	ldr	r3, [r4, #0]
 800971c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009720:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009724:	d11b      	bne.n	800975e <_scanf_float+0x3a6>
 8009726:	9b01      	ldr	r3, [sp, #4]
 8009728:	454b      	cmp	r3, r9
 800972a:	eba3 0209 	sub.w	r2, r3, r9
 800972e:	d123      	bne.n	8009778 <_scanf_float+0x3c0>
 8009730:	2200      	movs	r2, #0
 8009732:	4659      	mov	r1, fp
 8009734:	4640      	mov	r0, r8
 8009736:	f000 fe8b 	bl	800a450 <_strtod_r>
 800973a:	6822      	ldr	r2, [r4, #0]
 800973c:	9b03      	ldr	r3, [sp, #12]
 800973e:	f012 0f02 	tst.w	r2, #2
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4606      	mov	r6, r0
 8009746:	460f      	mov	r7, r1
 8009748:	d021      	beq.n	800978e <_scanf_float+0x3d6>
 800974a:	1d1a      	adds	r2, r3, #4
 800974c:	9903      	ldr	r1, [sp, #12]
 800974e:	600a      	str	r2, [r1, #0]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	e9c3 6700 	strd	r6, r7, [r3]
 8009756:	68e3      	ldr	r3, [r4, #12]
 8009758:	3301      	adds	r3, #1
 800975a:	60e3      	str	r3, [r4, #12]
 800975c:	e66d      	b.n	800943a <_scanf_float+0x82>
 800975e:	9b04      	ldr	r3, [sp, #16]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d0e5      	beq.n	8009730 <_scanf_float+0x378>
 8009764:	9905      	ldr	r1, [sp, #20]
 8009766:	230a      	movs	r3, #10
 8009768:	462a      	mov	r2, r5
 800976a:	3101      	adds	r1, #1
 800976c:	4640      	mov	r0, r8
 800976e:	f000 fef1 	bl	800a554 <_strtol_r>
 8009772:	9b04      	ldr	r3, [sp, #16]
 8009774:	9e05      	ldr	r6, [sp, #20]
 8009776:	1ac2      	subs	r2, r0, r3
 8009778:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800977c:	429e      	cmp	r6, r3
 800977e:	bf28      	it	cs
 8009780:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009784:	4910      	ldr	r1, [pc, #64]	; (80097c8 <_scanf_float+0x410>)
 8009786:	4630      	mov	r0, r6
 8009788:	f000 f836 	bl	80097f8 <siprintf>
 800978c:	e7d0      	b.n	8009730 <_scanf_float+0x378>
 800978e:	f012 0f04 	tst.w	r2, #4
 8009792:	f103 0204 	add.w	r2, r3, #4
 8009796:	d1d9      	bne.n	800974c <_scanf_float+0x394>
 8009798:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800979c:	f8cc 2000 	str.w	r2, [ip]
 80097a0:	f8d3 8000 	ldr.w	r8, [r3]
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	f7f7 f998 	bl	8000adc <__aeabi_dcmpun>
 80097ac:	b128      	cbz	r0, 80097ba <_scanf_float+0x402>
 80097ae:	4807      	ldr	r0, [pc, #28]	; (80097cc <_scanf_float+0x414>)
 80097b0:	f000 f81e 	bl	80097f0 <nanf>
 80097b4:	f8c8 0000 	str.w	r0, [r8]
 80097b8:	e7cd      	b.n	8009756 <_scanf_float+0x39e>
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	f7f7 f9eb 	bl	8000b98 <__aeabi_d2f>
 80097c2:	e7f7      	b.n	80097b4 <_scanf_float+0x3fc>
 80097c4:	2500      	movs	r5, #0
 80097c6:	e638      	b.n	800943a <_scanf_float+0x82>
 80097c8:	0800d550 	.word	0x0800d550
 80097cc:	0800d958 	.word	0x0800d958

080097d0 <_sbrk_r>:
 80097d0:	b538      	push	{r3, r4, r5, lr}
 80097d2:	4d06      	ldr	r5, [pc, #24]	; (80097ec <_sbrk_r+0x1c>)
 80097d4:	2300      	movs	r3, #0
 80097d6:	4604      	mov	r4, r0
 80097d8:	4608      	mov	r0, r1
 80097da:	602b      	str	r3, [r5, #0]
 80097dc:	f7fa fa2a 	bl	8003c34 <_sbrk>
 80097e0:	1c43      	adds	r3, r0, #1
 80097e2:	d102      	bne.n	80097ea <_sbrk_r+0x1a>
 80097e4:	682b      	ldr	r3, [r5, #0]
 80097e6:	b103      	cbz	r3, 80097ea <_sbrk_r+0x1a>
 80097e8:	6023      	str	r3, [r4, #0]
 80097ea:	bd38      	pop	{r3, r4, r5, pc}
 80097ec:	200005ec 	.word	0x200005ec

080097f0 <nanf>:
 80097f0:	4800      	ldr	r0, [pc, #0]	; (80097f4 <nanf+0x4>)
 80097f2:	4770      	bx	lr
 80097f4:	7fc00000 	.word	0x7fc00000

080097f8 <siprintf>:
 80097f8:	b40e      	push	{r1, r2, r3}
 80097fa:	b500      	push	{lr}
 80097fc:	b09c      	sub	sp, #112	; 0x70
 80097fe:	ab1d      	add	r3, sp, #116	; 0x74
 8009800:	9002      	str	r0, [sp, #8]
 8009802:	9006      	str	r0, [sp, #24]
 8009804:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009808:	4809      	ldr	r0, [pc, #36]	; (8009830 <siprintf+0x38>)
 800980a:	9107      	str	r1, [sp, #28]
 800980c:	9104      	str	r1, [sp, #16]
 800980e:	4909      	ldr	r1, [pc, #36]	; (8009834 <siprintf+0x3c>)
 8009810:	f853 2b04 	ldr.w	r2, [r3], #4
 8009814:	9105      	str	r1, [sp, #20]
 8009816:	6800      	ldr	r0, [r0, #0]
 8009818:	9301      	str	r3, [sp, #4]
 800981a:	a902      	add	r1, sp, #8
 800981c:	f002 fdbe 	bl	800c39c <_svfiprintf_r>
 8009820:	9b02      	ldr	r3, [sp, #8]
 8009822:	2200      	movs	r2, #0
 8009824:	701a      	strb	r2, [r3, #0]
 8009826:	b01c      	add	sp, #112	; 0x70
 8009828:	f85d eb04 	ldr.w	lr, [sp], #4
 800982c:	b003      	add	sp, #12
 800982e:	4770      	bx	lr
 8009830:	20000010 	.word	0x20000010
 8009834:	ffff0208 	.word	0xffff0208

08009838 <sulp>:
 8009838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800983c:	460f      	mov	r7, r1
 800983e:	4690      	mov	r8, r2
 8009840:	f002 fbf4 	bl	800c02c <__ulp>
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	f1b8 0f00 	cmp.w	r8, #0
 800984c:	d011      	beq.n	8009872 <sulp+0x3a>
 800984e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8009852:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009856:	2b00      	cmp	r3, #0
 8009858:	dd0b      	ble.n	8009872 <sulp+0x3a>
 800985a:	051b      	lsls	r3, r3, #20
 800985c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009860:	2400      	movs	r4, #0
 8009862:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009866:	4622      	mov	r2, r4
 8009868:	462b      	mov	r3, r5
 800986a:	f7f6 fe9d 	bl	80005a8 <__aeabi_dmul>
 800986e:	4604      	mov	r4, r0
 8009870:	460d      	mov	r5, r1
 8009872:	4620      	mov	r0, r4
 8009874:	4629      	mov	r1, r5
 8009876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800987a:	0000      	movs	r0, r0
 800987c:	0000      	movs	r0, r0
	...

08009880 <_strtod_l>:
 8009880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009884:	b09f      	sub	sp, #124	; 0x7c
 8009886:	469b      	mov	fp, r3
 8009888:	2300      	movs	r3, #0
 800988a:	931a      	str	r3, [sp, #104]	; 0x68
 800988c:	4b9e      	ldr	r3, [pc, #632]	; (8009b08 <_strtod_l+0x288>)
 800988e:	9215      	str	r2, [sp, #84]	; 0x54
 8009890:	681f      	ldr	r7, [r3, #0]
 8009892:	4682      	mov	sl, r0
 8009894:	4638      	mov	r0, r7
 8009896:	460e      	mov	r6, r1
 8009898:	f7f6 fc72 	bl	8000180 <strlen>
 800989c:	f04f 0800 	mov.w	r8, #0
 80098a0:	4604      	mov	r4, r0
 80098a2:	f04f 0900 	mov.w	r9, #0
 80098a6:	9619      	str	r6, [sp, #100]	; 0x64
 80098a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80098aa:	781a      	ldrb	r2, [r3, #0]
 80098ac:	2a2b      	cmp	r2, #43	; 0x2b
 80098ae:	d04c      	beq.n	800994a <_strtod_l+0xca>
 80098b0:	d83a      	bhi.n	8009928 <_strtod_l+0xa8>
 80098b2:	2a0d      	cmp	r2, #13
 80098b4:	d833      	bhi.n	800991e <_strtod_l+0x9e>
 80098b6:	2a08      	cmp	r2, #8
 80098b8:	d833      	bhi.n	8009922 <_strtod_l+0xa2>
 80098ba:	2a00      	cmp	r2, #0
 80098bc:	d03d      	beq.n	800993a <_strtod_l+0xba>
 80098be:	2300      	movs	r3, #0
 80098c0:	930a      	str	r3, [sp, #40]	; 0x28
 80098c2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80098c4:	782b      	ldrb	r3, [r5, #0]
 80098c6:	2b30      	cmp	r3, #48	; 0x30
 80098c8:	f040 80aa 	bne.w	8009a20 <_strtod_l+0x1a0>
 80098cc:	786b      	ldrb	r3, [r5, #1]
 80098ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80098d2:	2b58      	cmp	r3, #88	; 0x58
 80098d4:	d166      	bne.n	80099a4 <_strtod_l+0x124>
 80098d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098d8:	9301      	str	r3, [sp, #4]
 80098da:	ab1a      	add	r3, sp, #104	; 0x68
 80098dc:	9300      	str	r3, [sp, #0]
 80098de:	4a8b      	ldr	r2, [pc, #556]	; (8009b0c <_strtod_l+0x28c>)
 80098e0:	f8cd b008 	str.w	fp, [sp, #8]
 80098e4:	ab1b      	add	r3, sp, #108	; 0x6c
 80098e6:	a919      	add	r1, sp, #100	; 0x64
 80098e8:	4650      	mov	r0, sl
 80098ea:	f001 fd13 	bl	800b314 <__gethex>
 80098ee:	f010 0607 	ands.w	r6, r0, #7
 80098f2:	4604      	mov	r4, r0
 80098f4:	d005      	beq.n	8009902 <_strtod_l+0x82>
 80098f6:	2e06      	cmp	r6, #6
 80098f8:	d129      	bne.n	800994e <_strtod_l+0xce>
 80098fa:	3501      	adds	r5, #1
 80098fc:	2300      	movs	r3, #0
 80098fe:	9519      	str	r5, [sp, #100]	; 0x64
 8009900:	930a      	str	r3, [sp, #40]	; 0x28
 8009902:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009904:	2b00      	cmp	r3, #0
 8009906:	f040 858a 	bne.w	800a41e <_strtod_l+0xb9e>
 800990a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800990c:	b1d3      	cbz	r3, 8009944 <_strtod_l+0xc4>
 800990e:	4642      	mov	r2, r8
 8009910:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009914:	4610      	mov	r0, r2
 8009916:	4619      	mov	r1, r3
 8009918:	b01f      	add	sp, #124	; 0x7c
 800991a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991e:	2a20      	cmp	r2, #32
 8009920:	d1cd      	bne.n	80098be <_strtod_l+0x3e>
 8009922:	3301      	adds	r3, #1
 8009924:	9319      	str	r3, [sp, #100]	; 0x64
 8009926:	e7bf      	b.n	80098a8 <_strtod_l+0x28>
 8009928:	2a2d      	cmp	r2, #45	; 0x2d
 800992a:	d1c8      	bne.n	80098be <_strtod_l+0x3e>
 800992c:	2201      	movs	r2, #1
 800992e:	920a      	str	r2, [sp, #40]	; 0x28
 8009930:	1c5a      	adds	r2, r3, #1
 8009932:	9219      	str	r2, [sp, #100]	; 0x64
 8009934:	785b      	ldrb	r3, [r3, #1]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1c3      	bne.n	80098c2 <_strtod_l+0x42>
 800993a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800993c:	9619      	str	r6, [sp, #100]	; 0x64
 800993e:	2b00      	cmp	r3, #0
 8009940:	f040 856b 	bne.w	800a41a <_strtod_l+0xb9a>
 8009944:	4642      	mov	r2, r8
 8009946:	464b      	mov	r3, r9
 8009948:	e7e4      	b.n	8009914 <_strtod_l+0x94>
 800994a:	2200      	movs	r2, #0
 800994c:	e7ef      	b.n	800992e <_strtod_l+0xae>
 800994e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009950:	b13a      	cbz	r2, 8009962 <_strtod_l+0xe2>
 8009952:	2135      	movs	r1, #53	; 0x35
 8009954:	a81c      	add	r0, sp, #112	; 0x70
 8009956:	f002 fc6d 	bl	800c234 <__copybits>
 800995a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800995c:	4650      	mov	r0, sl
 800995e:	f002 f839 	bl	800b9d4 <_Bfree>
 8009962:	3e01      	subs	r6, #1
 8009964:	2e04      	cmp	r6, #4
 8009966:	d806      	bhi.n	8009976 <_strtod_l+0xf6>
 8009968:	e8df f006 	tbb	[pc, r6]
 800996c:	1714030a 	.word	0x1714030a
 8009970:	0a          	.byte	0x0a
 8009971:	00          	.byte	0x00
 8009972:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8009976:	0721      	lsls	r1, r4, #28
 8009978:	d5c3      	bpl.n	8009902 <_strtod_l+0x82>
 800997a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800997e:	e7c0      	b.n	8009902 <_strtod_l+0x82>
 8009980:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8009984:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009986:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800998a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800998e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8009992:	e7f0      	b.n	8009976 <_strtod_l+0xf6>
 8009994:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009b10 <_strtod_l+0x290>
 8009998:	e7ed      	b.n	8009976 <_strtod_l+0xf6>
 800999a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800999e:	f04f 38ff 	mov.w	r8, #4294967295
 80099a2:	e7e8      	b.n	8009976 <_strtod_l+0xf6>
 80099a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	9219      	str	r2, [sp, #100]	; 0x64
 80099aa:	785b      	ldrb	r3, [r3, #1]
 80099ac:	2b30      	cmp	r3, #48	; 0x30
 80099ae:	d0f9      	beq.n	80099a4 <_strtod_l+0x124>
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d0a6      	beq.n	8009902 <_strtod_l+0x82>
 80099b4:	2301      	movs	r3, #1
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80099ba:	9308      	str	r3, [sp, #32]
 80099bc:	2300      	movs	r3, #0
 80099be:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80099c2:	469b      	mov	fp, r3
 80099c4:	220a      	movs	r2, #10
 80099c6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80099c8:	7805      	ldrb	r5, [r0, #0]
 80099ca:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80099ce:	b2d9      	uxtb	r1, r3
 80099d0:	2909      	cmp	r1, #9
 80099d2:	d927      	bls.n	8009a24 <_strtod_l+0x1a4>
 80099d4:	4622      	mov	r2, r4
 80099d6:	4639      	mov	r1, r7
 80099d8:	f002 fde6 	bl	800c5a8 <strncmp>
 80099dc:	2800      	cmp	r0, #0
 80099de:	d033      	beq.n	8009a48 <_strtod_l+0x1c8>
 80099e0:	2000      	movs	r0, #0
 80099e2:	462a      	mov	r2, r5
 80099e4:	465c      	mov	r4, fp
 80099e6:	9004      	str	r0, [sp, #16]
 80099e8:	4603      	mov	r3, r0
 80099ea:	2a65      	cmp	r2, #101	; 0x65
 80099ec:	d001      	beq.n	80099f2 <_strtod_l+0x172>
 80099ee:	2a45      	cmp	r2, #69	; 0x45
 80099f0:	d114      	bne.n	8009a1c <_strtod_l+0x19c>
 80099f2:	b91c      	cbnz	r4, 80099fc <_strtod_l+0x17c>
 80099f4:	9a07      	ldr	r2, [sp, #28]
 80099f6:	4302      	orrs	r2, r0
 80099f8:	d09f      	beq.n	800993a <_strtod_l+0xba>
 80099fa:	2400      	movs	r4, #0
 80099fc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80099fe:	1c72      	adds	r2, r6, #1
 8009a00:	9219      	str	r2, [sp, #100]	; 0x64
 8009a02:	7872      	ldrb	r2, [r6, #1]
 8009a04:	2a2b      	cmp	r2, #43	; 0x2b
 8009a06:	d079      	beq.n	8009afc <_strtod_l+0x27c>
 8009a08:	2a2d      	cmp	r2, #45	; 0x2d
 8009a0a:	f000 8083 	beq.w	8009b14 <_strtod_l+0x294>
 8009a0e:	2700      	movs	r7, #0
 8009a10:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009a14:	2909      	cmp	r1, #9
 8009a16:	f240 8083 	bls.w	8009b20 <_strtod_l+0x2a0>
 8009a1a:	9619      	str	r6, [sp, #100]	; 0x64
 8009a1c:	2500      	movs	r5, #0
 8009a1e:	e09f      	b.n	8009b60 <_strtod_l+0x2e0>
 8009a20:	2300      	movs	r3, #0
 8009a22:	e7c8      	b.n	80099b6 <_strtod_l+0x136>
 8009a24:	f1bb 0f08 	cmp.w	fp, #8
 8009a28:	bfd5      	itete	le
 8009a2a:	9906      	ldrle	r1, [sp, #24]
 8009a2c:	9905      	ldrgt	r1, [sp, #20]
 8009a2e:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a32:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009a36:	f100 0001 	add.w	r0, r0, #1
 8009a3a:	bfd4      	ite	le
 8009a3c:	9306      	strle	r3, [sp, #24]
 8009a3e:	9305      	strgt	r3, [sp, #20]
 8009a40:	f10b 0b01 	add.w	fp, fp, #1
 8009a44:	9019      	str	r0, [sp, #100]	; 0x64
 8009a46:	e7be      	b.n	80099c6 <_strtod_l+0x146>
 8009a48:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a4a:	191a      	adds	r2, r3, r4
 8009a4c:	9219      	str	r2, [sp, #100]	; 0x64
 8009a4e:	5d1a      	ldrb	r2, [r3, r4]
 8009a50:	f1bb 0f00 	cmp.w	fp, #0
 8009a54:	d036      	beq.n	8009ac4 <_strtod_l+0x244>
 8009a56:	9004      	str	r0, [sp, #16]
 8009a58:	465c      	mov	r4, fp
 8009a5a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009a5e:	2b09      	cmp	r3, #9
 8009a60:	d912      	bls.n	8009a88 <_strtod_l+0x208>
 8009a62:	2301      	movs	r3, #1
 8009a64:	e7c1      	b.n	80099ea <_strtod_l+0x16a>
 8009a66:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	9219      	str	r2, [sp, #100]	; 0x64
 8009a6c:	785a      	ldrb	r2, [r3, #1]
 8009a6e:	3001      	adds	r0, #1
 8009a70:	2a30      	cmp	r2, #48	; 0x30
 8009a72:	d0f8      	beq.n	8009a66 <_strtod_l+0x1e6>
 8009a74:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009a78:	2b08      	cmp	r3, #8
 8009a7a:	f200 84d5 	bhi.w	800a428 <_strtod_l+0xba8>
 8009a7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a80:	9004      	str	r0, [sp, #16]
 8009a82:	2000      	movs	r0, #0
 8009a84:	9308      	str	r3, [sp, #32]
 8009a86:	4604      	mov	r4, r0
 8009a88:	3a30      	subs	r2, #48	; 0x30
 8009a8a:	f100 0301 	add.w	r3, r0, #1
 8009a8e:	d013      	beq.n	8009ab8 <_strtod_l+0x238>
 8009a90:	9904      	ldr	r1, [sp, #16]
 8009a92:	4419      	add	r1, r3
 8009a94:	9104      	str	r1, [sp, #16]
 8009a96:	4623      	mov	r3, r4
 8009a98:	1905      	adds	r5, r0, r4
 8009a9a:	210a      	movs	r1, #10
 8009a9c:	42ab      	cmp	r3, r5
 8009a9e:	d113      	bne.n	8009ac8 <_strtod_l+0x248>
 8009aa0:	1823      	adds	r3, r4, r0
 8009aa2:	2b08      	cmp	r3, #8
 8009aa4:	f104 0401 	add.w	r4, r4, #1
 8009aa8:	4404      	add	r4, r0
 8009aaa:	dc1b      	bgt.n	8009ae4 <_strtod_l+0x264>
 8009aac:	9906      	ldr	r1, [sp, #24]
 8009aae:	230a      	movs	r3, #10
 8009ab0:	fb03 2301 	mla	r3, r3, r1, r2
 8009ab4:	9306      	str	r3, [sp, #24]
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009aba:	1c51      	adds	r1, r2, #1
 8009abc:	9119      	str	r1, [sp, #100]	; 0x64
 8009abe:	7852      	ldrb	r2, [r2, #1]
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	e7ca      	b.n	8009a5a <_strtod_l+0x1da>
 8009ac4:	4658      	mov	r0, fp
 8009ac6:	e7d3      	b.n	8009a70 <_strtod_l+0x1f0>
 8009ac8:	2b08      	cmp	r3, #8
 8009aca:	dc04      	bgt.n	8009ad6 <_strtod_l+0x256>
 8009acc:	9f06      	ldr	r7, [sp, #24]
 8009ace:	434f      	muls	r7, r1
 8009ad0:	9706      	str	r7, [sp, #24]
 8009ad2:	3301      	adds	r3, #1
 8009ad4:	e7e2      	b.n	8009a9c <_strtod_l+0x21c>
 8009ad6:	1c5f      	adds	r7, r3, #1
 8009ad8:	2f10      	cmp	r7, #16
 8009ada:	bfde      	ittt	le
 8009adc:	9f05      	ldrle	r7, [sp, #20]
 8009ade:	434f      	mulle	r7, r1
 8009ae0:	9705      	strle	r7, [sp, #20]
 8009ae2:	e7f6      	b.n	8009ad2 <_strtod_l+0x252>
 8009ae4:	2c10      	cmp	r4, #16
 8009ae6:	bfdf      	itttt	le
 8009ae8:	9905      	ldrle	r1, [sp, #20]
 8009aea:	230a      	movle	r3, #10
 8009aec:	fb03 2301 	mlale	r3, r3, r1, r2
 8009af0:	9305      	strle	r3, [sp, #20]
 8009af2:	e7e0      	b.n	8009ab6 <_strtod_l+0x236>
 8009af4:	2300      	movs	r3, #0
 8009af6:	9304      	str	r3, [sp, #16]
 8009af8:	2301      	movs	r3, #1
 8009afa:	e77b      	b.n	80099f4 <_strtod_l+0x174>
 8009afc:	2700      	movs	r7, #0
 8009afe:	1cb2      	adds	r2, r6, #2
 8009b00:	9219      	str	r2, [sp, #100]	; 0x64
 8009b02:	78b2      	ldrb	r2, [r6, #2]
 8009b04:	e784      	b.n	8009a10 <_strtod_l+0x190>
 8009b06:	bf00      	nop
 8009b08:	0800d7a0 	.word	0x0800d7a0
 8009b0c:	0800d558 	.word	0x0800d558
 8009b10:	7ff00000 	.word	0x7ff00000
 8009b14:	2701      	movs	r7, #1
 8009b16:	e7f2      	b.n	8009afe <_strtod_l+0x27e>
 8009b18:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b1a:	1c51      	adds	r1, r2, #1
 8009b1c:	9119      	str	r1, [sp, #100]	; 0x64
 8009b1e:	7852      	ldrb	r2, [r2, #1]
 8009b20:	2a30      	cmp	r2, #48	; 0x30
 8009b22:	d0f9      	beq.n	8009b18 <_strtod_l+0x298>
 8009b24:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009b28:	2908      	cmp	r1, #8
 8009b2a:	f63f af77 	bhi.w	8009a1c <_strtod_l+0x19c>
 8009b2e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8009b32:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b34:	9209      	str	r2, [sp, #36]	; 0x24
 8009b36:	f04f 0e0a 	mov.w	lr, #10
 8009b3a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009b3c:	1c51      	adds	r1, r2, #1
 8009b3e:	9119      	str	r1, [sp, #100]	; 0x64
 8009b40:	7852      	ldrb	r2, [r2, #1]
 8009b42:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009b46:	2d09      	cmp	r5, #9
 8009b48:	d935      	bls.n	8009bb6 <_strtod_l+0x336>
 8009b4a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009b4c:	1b49      	subs	r1, r1, r5
 8009b4e:	2908      	cmp	r1, #8
 8009b50:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8009b54:	dc02      	bgt.n	8009b5c <_strtod_l+0x2dc>
 8009b56:	4565      	cmp	r5, ip
 8009b58:	bfa8      	it	ge
 8009b5a:	4665      	movge	r5, ip
 8009b5c:	b107      	cbz	r7, 8009b60 <_strtod_l+0x2e0>
 8009b5e:	426d      	negs	r5, r5
 8009b60:	2c00      	cmp	r4, #0
 8009b62:	d14c      	bne.n	8009bfe <_strtod_l+0x37e>
 8009b64:	9907      	ldr	r1, [sp, #28]
 8009b66:	4301      	orrs	r1, r0
 8009b68:	f47f aecb 	bne.w	8009902 <_strtod_l+0x82>
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	f47f aee4 	bne.w	800993a <_strtod_l+0xba>
 8009b72:	2a69      	cmp	r2, #105	; 0x69
 8009b74:	d026      	beq.n	8009bc4 <_strtod_l+0x344>
 8009b76:	dc23      	bgt.n	8009bc0 <_strtod_l+0x340>
 8009b78:	2a49      	cmp	r2, #73	; 0x49
 8009b7a:	d023      	beq.n	8009bc4 <_strtod_l+0x344>
 8009b7c:	2a4e      	cmp	r2, #78	; 0x4e
 8009b7e:	f47f aedc 	bne.w	800993a <_strtod_l+0xba>
 8009b82:	499d      	ldr	r1, [pc, #628]	; (8009df8 <_strtod_l+0x578>)
 8009b84:	a819      	add	r0, sp, #100	; 0x64
 8009b86:	f001 fe13 	bl	800b7b0 <__match>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	f43f aed5 	beq.w	800993a <_strtod_l+0xba>
 8009b90:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	2b28      	cmp	r3, #40	; 0x28
 8009b96:	d12c      	bne.n	8009bf2 <_strtod_l+0x372>
 8009b98:	4998      	ldr	r1, [pc, #608]	; (8009dfc <_strtod_l+0x57c>)
 8009b9a:	aa1c      	add	r2, sp, #112	; 0x70
 8009b9c:	a819      	add	r0, sp, #100	; 0x64
 8009b9e:	f001 fe1b 	bl	800b7d8 <__hexnan>
 8009ba2:	2805      	cmp	r0, #5
 8009ba4:	d125      	bne.n	8009bf2 <_strtod_l+0x372>
 8009ba6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009ba8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8009bac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009bb0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8009bb4:	e6a5      	b.n	8009902 <_strtod_l+0x82>
 8009bb6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8009bba:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8009bbe:	e7bc      	b.n	8009b3a <_strtod_l+0x2ba>
 8009bc0:	2a6e      	cmp	r2, #110	; 0x6e
 8009bc2:	e7dc      	b.n	8009b7e <_strtod_l+0x2fe>
 8009bc4:	498e      	ldr	r1, [pc, #568]	; (8009e00 <_strtod_l+0x580>)
 8009bc6:	a819      	add	r0, sp, #100	; 0x64
 8009bc8:	f001 fdf2 	bl	800b7b0 <__match>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	f43f aeb4 	beq.w	800993a <_strtod_l+0xba>
 8009bd2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009bd4:	498b      	ldr	r1, [pc, #556]	; (8009e04 <_strtod_l+0x584>)
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	a819      	add	r0, sp, #100	; 0x64
 8009bda:	9319      	str	r3, [sp, #100]	; 0x64
 8009bdc:	f001 fde8 	bl	800b7b0 <__match>
 8009be0:	b910      	cbnz	r0, 8009be8 <_strtod_l+0x368>
 8009be2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009be4:	3301      	adds	r3, #1
 8009be6:	9319      	str	r3, [sp, #100]	; 0x64
 8009be8:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009e08 <_strtod_l+0x588>
 8009bec:	f04f 0800 	mov.w	r8, #0
 8009bf0:	e687      	b.n	8009902 <_strtod_l+0x82>
 8009bf2:	4886      	ldr	r0, [pc, #536]	; (8009e0c <_strtod_l+0x58c>)
 8009bf4:	f002 fcd2 	bl	800c59c <nan>
 8009bf8:	4680      	mov	r8, r0
 8009bfa:	4689      	mov	r9, r1
 8009bfc:	e681      	b.n	8009902 <_strtod_l+0x82>
 8009bfe:	9b04      	ldr	r3, [sp, #16]
 8009c00:	9806      	ldr	r0, [sp, #24]
 8009c02:	1aeb      	subs	r3, r5, r3
 8009c04:	f1bb 0f00 	cmp.w	fp, #0
 8009c08:	bf08      	it	eq
 8009c0a:	46a3      	moveq	fp, r4
 8009c0c:	2c10      	cmp	r4, #16
 8009c0e:	9307      	str	r3, [sp, #28]
 8009c10:	4626      	mov	r6, r4
 8009c12:	bfa8      	it	ge
 8009c14:	2610      	movge	r6, #16
 8009c16:	f7f6 fc4d 	bl	80004b4 <__aeabi_ui2d>
 8009c1a:	2c09      	cmp	r4, #9
 8009c1c:	4680      	mov	r8, r0
 8009c1e:	4689      	mov	r9, r1
 8009c20:	dd13      	ble.n	8009c4a <_strtod_l+0x3ca>
 8009c22:	4b7b      	ldr	r3, [pc, #492]	; (8009e10 <_strtod_l+0x590>)
 8009c24:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009c28:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009c2c:	f7f6 fcbc 	bl	80005a8 <__aeabi_dmul>
 8009c30:	4680      	mov	r8, r0
 8009c32:	9805      	ldr	r0, [sp, #20]
 8009c34:	4689      	mov	r9, r1
 8009c36:	f7f6 fc3d 	bl	80004b4 <__aeabi_ui2d>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	4640      	mov	r0, r8
 8009c40:	4649      	mov	r1, r9
 8009c42:	f7f6 fafb 	bl	800023c <__adddf3>
 8009c46:	4680      	mov	r8, r0
 8009c48:	4689      	mov	r9, r1
 8009c4a:	2c0f      	cmp	r4, #15
 8009c4c:	dc36      	bgt.n	8009cbc <_strtod_l+0x43c>
 8009c4e:	9b07      	ldr	r3, [sp, #28]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	f43f ae56 	beq.w	8009902 <_strtod_l+0x82>
 8009c56:	dd22      	ble.n	8009c9e <_strtod_l+0x41e>
 8009c58:	2b16      	cmp	r3, #22
 8009c5a:	dc09      	bgt.n	8009c70 <_strtod_l+0x3f0>
 8009c5c:	496c      	ldr	r1, [pc, #432]	; (8009e10 <_strtod_l+0x590>)
 8009c5e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c66:	4642      	mov	r2, r8
 8009c68:	464b      	mov	r3, r9
 8009c6a:	f7f6 fc9d 	bl	80005a8 <__aeabi_dmul>
 8009c6e:	e7c3      	b.n	8009bf8 <_strtod_l+0x378>
 8009c70:	9a07      	ldr	r2, [sp, #28]
 8009c72:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8009c76:	4293      	cmp	r3, r2
 8009c78:	db20      	blt.n	8009cbc <_strtod_l+0x43c>
 8009c7a:	4d65      	ldr	r5, [pc, #404]	; (8009e10 <_strtod_l+0x590>)
 8009c7c:	f1c4 040f 	rsb	r4, r4, #15
 8009c80:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8009c84:	4642      	mov	r2, r8
 8009c86:	464b      	mov	r3, r9
 8009c88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c8c:	f7f6 fc8c 	bl	80005a8 <__aeabi_dmul>
 8009c90:	9b07      	ldr	r3, [sp, #28]
 8009c92:	1b1c      	subs	r4, r3, r4
 8009c94:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8009c98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c9c:	e7e5      	b.n	8009c6a <_strtod_l+0x3ea>
 8009c9e:	9b07      	ldr	r3, [sp, #28]
 8009ca0:	3316      	adds	r3, #22
 8009ca2:	db0b      	blt.n	8009cbc <_strtod_l+0x43c>
 8009ca4:	9b04      	ldr	r3, [sp, #16]
 8009ca6:	1b5d      	subs	r5, r3, r5
 8009ca8:	4b59      	ldr	r3, [pc, #356]	; (8009e10 <_strtod_l+0x590>)
 8009caa:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009cae:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009cb2:	4640      	mov	r0, r8
 8009cb4:	4649      	mov	r1, r9
 8009cb6:	f7f6 fda1 	bl	80007fc <__aeabi_ddiv>
 8009cba:	e79d      	b.n	8009bf8 <_strtod_l+0x378>
 8009cbc:	9b07      	ldr	r3, [sp, #28]
 8009cbe:	1ba6      	subs	r6, r4, r6
 8009cc0:	441e      	add	r6, r3
 8009cc2:	2e00      	cmp	r6, #0
 8009cc4:	dd74      	ble.n	8009db0 <_strtod_l+0x530>
 8009cc6:	f016 030f 	ands.w	r3, r6, #15
 8009cca:	d00a      	beq.n	8009ce2 <_strtod_l+0x462>
 8009ccc:	4950      	ldr	r1, [pc, #320]	; (8009e10 <_strtod_l+0x590>)
 8009cce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009cd2:	4642      	mov	r2, r8
 8009cd4:	464b      	mov	r3, r9
 8009cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cda:	f7f6 fc65 	bl	80005a8 <__aeabi_dmul>
 8009cde:	4680      	mov	r8, r0
 8009ce0:	4689      	mov	r9, r1
 8009ce2:	f036 060f 	bics.w	r6, r6, #15
 8009ce6:	d052      	beq.n	8009d8e <_strtod_l+0x50e>
 8009ce8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8009cec:	dd27      	ble.n	8009d3e <_strtod_l+0x4be>
 8009cee:	f04f 0b00 	mov.w	fp, #0
 8009cf2:	f8cd b010 	str.w	fp, [sp, #16]
 8009cf6:	f8cd b020 	str.w	fp, [sp, #32]
 8009cfa:	f8cd b018 	str.w	fp, [sp, #24]
 8009cfe:	2322      	movs	r3, #34	; 0x22
 8009d00:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8009e08 <_strtod_l+0x588>
 8009d04:	f8ca 3000 	str.w	r3, [sl]
 8009d08:	f04f 0800 	mov.w	r8, #0
 8009d0c:	9b08      	ldr	r3, [sp, #32]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f43f adf7 	beq.w	8009902 <_strtod_l+0x82>
 8009d14:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009d16:	4650      	mov	r0, sl
 8009d18:	f001 fe5c 	bl	800b9d4 <_Bfree>
 8009d1c:	9906      	ldr	r1, [sp, #24]
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f001 fe58 	bl	800b9d4 <_Bfree>
 8009d24:	9904      	ldr	r1, [sp, #16]
 8009d26:	4650      	mov	r0, sl
 8009d28:	f001 fe54 	bl	800b9d4 <_Bfree>
 8009d2c:	9908      	ldr	r1, [sp, #32]
 8009d2e:	4650      	mov	r0, sl
 8009d30:	f001 fe50 	bl	800b9d4 <_Bfree>
 8009d34:	4659      	mov	r1, fp
 8009d36:	4650      	mov	r0, sl
 8009d38:	f001 fe4c 	bl	800b9d4 <_Bfree>
 8009d3c:	e5e1      	b.n	8009902 <_strtod_l+0x82>
 8009d3e:	4b35      	ldr	r3, [pc, #212]	; (8009e14 <_strtod_l+0x594>)
 8009d40:	9305      	str	r3, [sp, #20]
 8009d42:	2300      	movs	r3, #0
 8009d44:	1136      	asrs	r6, r6, #4
 8009d46:	4640      	mov	r0, r8
 8009d48:	4649      	mov	r1, r9
 8009d4a:	461f      	mov	r7, r3
 8009d4c:	2e01      	cmp	r6, #1
 8009d4e:	dc21      	bgt.n	8009d94 <_strtod_l+0x514>
 8009d50:	b10b      	cbz	r3, 8009d56 <_strtod_l+0x4d6>
 8009d52:	4680      	mov	r8, r0
 8009d54:	4689      	mov	r9, r1
 8009d56:	4b2f      	ldr	r3, [pc, #188]	; (8009e14 <_strtod_l+0x594>)
 8009d58:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009d5c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8009d60:	4642      	mov	r2, r8
 8009d62:	464b      	mov	r3, r9
 8009d64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d68:	f7f6 fc1e 	bl	80005a8 <__aeabi_dmul>
 8009d6c:	4b26      	ldr	r3, [pc, #152]	; (8009e08 <_strtod_l+0x588>)
 8009d6e:	460a      	mov	r2, r1
 8009d70:	400b      	ands	r3, r1
 8009d72:	4929      	ldr	r1, [pc, #164]	; (8009e18 <_strtod_l+0x598>)
 8009d74:	428b      	cmp	r3, r1
 8009d76:	4680      	mov	r8, r0
 8009d78:	d8b9      	bhi.n	8009cee <_strtod_l+0x46e>
 8009d7a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009d7e:	428b      	cmp	r3, r1
 8009d80:	bf86      	itte	hi
 8009d82:	f8df 9098 	ldrhi.w	r9, [pc, #152]	; 8009e1c <_strtod_l+0x59c>
 8009d86:	f04f 38ff 	movhi.w	r8, #4294967295
 8009d8a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8009d8e:	2300      	movs	r3, #0
 8009d90:	9305      	str	r3, [sp, #20]
 8009d92:	e07f      	b.n	8009e94 <_strtod_l+0x614>
 8009d94:	07f2      	lsls	r2, r6, #31
 8009d96:	d505      	bpl.n	8009da4 <_strtod_l+0x524>
 8009d98:	9b05      	ldr	r3, [sp, #20]
 8009d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d9e:	f7f6 fc03 	bl	80005a8 <__aeabi_dmul>
 8009da2:	2301      	movs	r3, #1
 8009da4:	9a05      	ldr	r2, [sp, #20]
 8009da6:	3208      	adds	r2, #8
 8009da8:	3701      	adds	r7, #1
 8009daa:	1076      	asrs	r6, r6, #1
 8009dac:	9205      	str	r2, [sp, #20]
 8009dae:	e7cd      	b.n	8009d4c <_strtod_l+0x4cc>
 8009db0:	d0ed      	beq.n	8009d8e <_strtod_l+0x50e>
 8009db2:	4276      	negs	r6, r6
 8009db4:	f016 020f 	ands.w	r2, r6, #15
 8009db8:	d00a      	beq.n	8009dd0 <_strtod_l+0x550>
 8009dba:	4b15      	ldr	r3, [pc, #84]	; (8009e10 <_strtod_l+0x590>)
 8009dbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dc0:	4640      	mov	r0, r8
 8009dc2:	4649      	mov	r1, r9
 8009dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dc8:	f7f6 fd18 	bl	80007fc <__aeabi_ddiv>
 8009dcc:	4680      	mov	r8, r0
 8009dce:	4689      	mov	r9, r1
 8009dd0:	1136      	asrs	r6, r6, #4
 8009dd2:	d0dc      	beq.n	8009d8e <_strtod_l+0x50e>
 8009dd4:	2e1f      	cmp	r6, #31
 8009dd6:	dd23      	ble.n	8009e20 <_strtod_l+0x5a0>
 8009dd8:	f04f 0b00 	mov.w	fp, #0
 8009ddc:	f8cd b010 	str.w	fp, [sp, #16]
 8009de0:	f8cd b020 	str.w	fp, [sp, #32]
 8009de4:	f8cd b018 	str.w	fp, [sp, #24]
 8009de8:	2322      	movs	r3, #34	; 0x22
 8009dea:	f04f 0800 	mov.w	r8, #0
 8009dee:	f04f 0900 	mov.w	r9, #0
 8009df2:	f8ca 3000 	str.w	r3, [sl]
 8009df6:	e789      	b.n	8009d0c <_strtod_l+0x48c>
 8009df8:	0800d529 	.word	0x0800d529
 8009dfc:	0800d56c 	.word	0x0800d56c
 8009e00:	0800d521 	.word	0x0800d521
 8009e04:	0800d6ac 	.word	0x0800d6ac
 8009e08:	7ff00000 	.word	0x7ff00000
 8009e0c:	0800d958 	.word	0x0800d958
 8009e10:	0800d838 	.word	0x0800d838
 8009e14:	0800d810 	.word	0x0800d810
 8009e18:	7ca00000 	.word	0x7ca00000
 8009e1c:	7fefffff 	.word	0x7fefffff
 8009e20:	f016 0310 	ands.w	r3, r6, #16
 8009e24:	bf18      	it	ne
 8009e26:	236a      	movne	r3, #106	; 0x6a
 8009e28:	4fb1      	ldr	r7, [pc, #708]	; (800a0f0 <_strtod_l+0x870>)
 8009e2a:	9305      	str	r3, [sp, #20]
 8009e2c:	4640      	mov	r0, r8
 8009e2e:	4649      	mov	r1, r9
 8009e30:	2300      	movs	r3, #0
 8009e32:	07f2      	lsls	r2, r6, #31
 8009e34:	d504      	bpl.n	8009e40 <_strtod_l+0x5c0>
 8009e36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e3a:	f7f6 fbb5 	bl	80005a8 <__aeabi_dmul>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	1076      	asrs	r6, r6, #1
 8009e42:	f107 0708 	add.w	r7, r7, #8
 8009e46:	d1f4      	bne.n	8009e32 <_strtod_l+0x5b2>
 8009e48:	b10b      	cbz	r3, 8009e4e <_strtod_l+0x5ce>
 8009e4a:	4680      	mov	r8, r0
 8009e4c:	4689      	mov	r9, r1
 8009e4e:	9b05      	ldr	r3, [sp, #20]
 8009e50:	b1c3      	cbz	r3, 8009e84 <_strtod_l+0x604>
 8009e52:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009e56:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	4649      	mov	r1, r9
 8009e5e:	dd11      	ble.n	8009e84 <_strtod_l+0x604>
 8009e60:	2b1f      	cmp	r3, #31
 8009e62:	f340 8124 	ble.w	800a0ae <_strtod_l+0x82e>
 8009e66:	2b34      	cmp	r3, #52	; 0x34
 8009e68:	bfde      	ittt	le
 8009e6a:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009e6e:	f04f 33ff 	movle.w	r3, #4294967295
 8009e72:	fa03 f202 	lslle.w	r2, r3, r2
 8009e76:	f04f 0800 	mov.w	r8, #0
 8009e7a:	bfcc      	ite	gt
 8009e7c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009e80:	ea02 0901 	andle.w	r9, r2, r1
 8009e84:	2200      	movs	r2, #0
 8009e86:	2300      	movs	r3, #0
 8009e88:	4640      	mov	r0, r8
 8009e8a:	4649      	mov	r1, r9
 8009e8c:	f7f6 fdf4 	bl	8000a78 <__aeabi_dcmpeq>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	d1a1      	bne.n	8009dd8 <_strtod_l+0x558>
 8009e94:	9b06      	ldr	r3, [sp, #24]
 8009e96:	9300      	str	r3, [sp, #0]
 8009e98:	9908      	ldr	r1, [sp, #32]
 8009e9a:	4623      	mov	r3, r4
 8009e9c:	465a      	mov	r2, fp
 8009e9e:	4650      	mov	r0, sl
 8009ea0:	f001 fe00 	bl	800baa4 <__s2b>
 8009ea4:	9008      	str	r0, [sp, #32]
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	f43f af21 	beq.w	8009cee <_strtod_l+0x46e>
 8009eac:	9b04      	ldr	r3, [sp, #16]
 8009eae:	1b5d      	subs	r5, r3, r5
 8009eb0:	9b07      	ldr	r3, [sp, #28]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	bfb4      	ite	lt
 8009eb6:	462b      	movlt	r3, r5
 8009eb8:	2300      	movge	r3, #0
 8009eba:	930e      	str	r3, [sp, #56]	; 0x38
 8009ebc:	9b07      	ldr	r3, [sp, #28]
 8009ebe:	f04f 0b00 	mov.w	fp, #0
 8009ec2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009ec6:	9314      	str	r3, [sp, #80]	; 0x50
 8009ec8:	f8cd b010 	str.w	fp, [sp, #16]
 8009ecc:	9b08      	ldr	r3, [sp, #32]
 8009ece:	4650      	mov	r0, sl
 8009ed0:	6859      	ldr	r1, [r3, #4]
 8009ed2:	f001 fd3f 	bl	800b954 <_Balloc>
 8009ed6:	9006      	str	r0, [sp, #24]
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	f43f af10 	beq.w	8009cfe <_strtod_l+0x47e>
 8009ede:	9b08      	ldr	r3, [sp, #32]
 8009ee0:	691a      	ldr	r2, [r3, #16]
 8009ee2:	3202      	adds	r2, #2
 8009ee4:	f103 010c 	add.w	r1, r3, #12
 8009ee8:	0092      	lsls	r2, r2, #2
 8009eea:	300c      	adds	r0, #12
 8009eec:	f7fe fd14 	bl	8008918 <memcpy>
 8009ef0:	ab1c      	add	r3, sp, #112	; 0x70
 8009ef2:	9301      	str	r3, [sp, #4]
 8009ef4:	ab1b      	add	r3, sp, #108	; 0x6c
 8009ef6:	9300      	str	r3, [sp, #0]
 8009ef8:	4642      	mov	r2, r8
 8009efa:	464b      	mov	r3, r9
 8009efc:	4650      	mov	r0, sl
 8009efe:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8009f02:	f002 f90d 	bl	800c120 <__d2b>
 8009f06:	901a      	str	r0, [sp, #104]	; 0x68
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	f43f aef8 	beq.w	8009cfe <_strtod_l+0x47e>
 8009f0e:	2101      	movs	r1, #1
 8009f10:	4650      	mov	r0, sl
 8009f12:	f001 fe5f 	bl	800bbd4 <__i2b>
 8009f16:	9004      	str	r0, [sp, #16]
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2800      	cmp	r0, #0
 8009f1c:	f43f aeef 	beq.w	8009cfe <_strtod_l+0x47e>
 8009f20:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009f22:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009f24:	2d00      	cmp	r5, #0
 8009f26:	bfab      	itete	ge
 8009f28:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009f2a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8009f2c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8009f2e:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009f30:	bfac      	ite	ge
 8009f32:	18ee      	addge	r6, r5, r3
 8009f34:	1b5c      	sublt	r4, r3, r5
 8009f36:	9b05      	ldr	r3, [sp, #20]
 8009f38:	1aed      	subs	r5, r5, r3
 8009f3a:	4415      	add	r5, r2
 8009f3c:	4b6d      	ldr	r3, [pc, #436]	; (800a0f4 <_strtod_l+0x874>)
 8009f3e:	3d01      	subs	r5, #1
 8009f40:	429d      	cmp	r5, r3
 8009f42:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009f46:	f280 80c4 	bge.w	800a0d2 <_strtod_l+0x852>
 8009f4a:	1b5b      	subs	r3, r3, r5
 8009f4c:	2b1f      	cmp	r3, #31
 8009f4e:	eba2 0203 	sub.w	r2, r2, r3
 8009f52:	f04f 0701 	mov.w	r7, #1
 8009f56:	f300 80b1 	bgt.w	800a0bc <_strtod_l+0x83c>
 8009f5a:	fa07 f303 	lsl.w	r3, r7, r3
 8009f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f60:	2500      	movs	r5, #0
 8009f62:	18b7      	adds	r7, r6, r2
 8009f64:	9b05      	ldr	r3, [sp, #20]
 8009f66:	42be      	cmp	r6, r7
 8009f68:	4414      	add	r4, r2
 8009f6a:	441c      	add	r4, r3
 8009f6c:	4633      	mov	r3, r6
 8009f6e:	bfa8      	it	ge
 8009f70:	463b      	movge	r3, r7
 8009f72:	42a3      	cmp	r3, r4
 8009f74:	bfa8      	it	ge
 8009f76:	4623      	movge	r3, r4
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	bfc2      	ittt	gt
 8009f7c:	1aff      	subgt	r7, r7, r3
 8009f7e:	1ae4      	subgt	r4, r4, r3
 8009f80:	1af6      	subgt	r6, r6, r3
 8009f82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	dd17      	ble.n	8009fb8 <_strtod_l+0x738>
 8009f88:	9904      	ldr	r1, [sp, #16]
 8009f8a:	461a      	mov	r2, r3
 8009f8c:	4650      	mov	r0, sl
 8009f8e:	f001 fedf 	bl	800bd50 <__pow5mult>
 8009f92:	9004      	str	r0, [sp, #16]
 8009f94:	2800      	cmp	r0, #0
 8009f96:	f43f aeb2 	beq.w	8009cfe <_strtod_l+0x47e>
 8009f9a:	4601      	mov	r1, r0
 8009f9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009f9e:	4650      	mov	r0, sl
 8009fa0:	f001 fe2e 	bl	800bc00 <__multiply>
 8009fa4:	9009      	str	r0, [sp, #36]	; 0x24
 8009fa6:	2800      	cmp	r0, #0
 8009fa8:	f43f aea9 	beq.w	8009cfe <_strtod_l+0x47e>
 8009fac:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009fae:	4650      	mov	r0, sl
 8009fb0:	f001 fd10 	bl	800b9d4 <_Bfree>
 8009fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fb6:	931a      	str	r3, [sp, #104]	; 0x68
 8009fb8:	2f00      	cmp	r7, #0
 8009fba:	f300 808e 	bgt.w	800a0da <_strtod_l+0x85a>
 8009fbe:	9b07      	ldr	r3, [sp, #28]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	dd08      	ble.n	8009fd6 <_strtod_l+0x756>
 8009fc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fc6:	9906      	ldr	r1, [sp, #24]
 8009fc8:	4650      	mov	r0, sl
 8009fca:	f001 fec1 	bl	800bd50 <__pow5mult>
 8009fce:	9006      	str	r0, [sp, #24]
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	f43f ae94 	beq.w	8009cfe <_strtod_l+0x47e>
 8009fd6:	2c00      	cmp	r4, #0
 8009fd8:	dd08      	ble.n	8009fec <_strtod_l+0x76c>
 8009fda:	9906      	ldr	r1, [sp, #24]
 8009fdc:	4622      	mov	r2, r4
 8009fde:	4650      	mov	r0, sl
 8009fe0:	f001 ff10 	bl	800be04 <__lshift>
 8009fe4:	9006      	str	r0, [sp, #24]
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	f43f ae89 	beq.w	8009cfe <_strtod_l+0x47e>
 8009fec:	2e00      	cmp	r6, #0
 8009fee:	dd08      	ble.n	800a002 <_strtod_l+0x782>
 8009ff0:	9904      	ldr	r1, [sp, #16]
 8009ff2:	4632      	mov	r2, r6
 8009ff4:	4650      	mov	r0, sl
 8009ff6:	f001 ff05 	bl	800be04 <__lshift>
 8009ffa:	9004      	str	r0, [sp, #16]
 8009ffc:	2800      	cmp	r0, #0
 8009ffe:	f43f ae7e 	beq.w	8009cfe <_strtod_l+0x47e>
 800a002:	9a06      	ldr	r2, [sp, #24]
 800a004:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a006:	4650      	mov	r0, sl
 800a008:	f001 ff88 	bl	800bf1c <__mdiff>
 800a00c:	4683      	mov	fp, r0
 800a00e:	2800      	cmp	r0, #0
 800a010:	f43f ae75 	beq.w	8009cfe <_strtod_l+0x47e>
 800a014:	2400      	movs	r4, #0
 800a016:	68c3      	ldr	r3, [r0, #12]
 800a018:	9904      	ldr	r1, [sp, #16]
 800a01a:	60c4      	str	r4, [r0, #12]
 800a01c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a01e:	f001 ff61 	bl	800bee4 <__mcmp>
 800a022:	42a0      	cmp	r0, r4
 800a024:	da6c      	bge.n	800a100 <_strtod_l+0x880>
 800a026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a028:	ea53 0308 	orrs.w	r3, r3, r8
 800a02c:	f040 8092 	bne.w	800a154 <_strtod_l+0x8d4>
 800a030:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a034:	2b00      	cmp	r3, #0
 800a036:	f040 808d 	bne.w	800a154 <_strtod_l+0x8d4>
 800a03a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a03e:	0d1b      	lsrs	r3, r3, #20
 800a040:	051b      	lsls	r3, r3, #20
 800a042:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a046:	f240 8085 	bls.w	800a154 <_strtod_l+0x8d4>
 800a04a:	f8db 3014 	ldr.w	r3, [fp, #20]
 800a04e:	b91b      	cbnz	r3, 800a058 <_strtod_l+0x7d8>
 800a050:	f8db 3010 	ldr.w	r3, [fp, #16]
 800a054:	2b01      	cmp	r3, #1
 800a056:	dd7d      	ble.n	800a154 <_strtod_l+0x8d4>
 800a058:	4659      	mov	r1, fp
 800a05a:	2201      	movs	r2, #1
 800a05c:	4650      	mov	r0, sl
 800a05e:	f001 fed1 	bl	800be04 <__lshift>
 800a062:	9904      	ldr	r1, [sp, #16]
 800a064:	4683      	mov	fp, r0
 800a066:	f001 ff3d 	bl	800bee4 <__mcmp>
 800a06a:	2800      	cmp	r0, #0
 800a06c:	dd72      	ble.n	800a154 <_strtod_l+0x8d4>
 800a06e:	9905      	ldr	r1, [sp, #20]
 800a070:	4a21      	ldr	r2, [pc, #132]	; (800a0f8 <_strtod_l+0x878>)
 800a072:	464b      	mov	r3, r9
 800a074:	2900      	cmp	r1, #0
 800a076:	f000 808d 	beq.w	800a194 <_strtod_l+0x914>
 800a07a:	ea02 0109 	and.w	r1, r2, r9
 800a07e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a082:	f300 8087 	bgt.w	800a194 <_strtod_l+0x914>
 800a086:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a08a:	f77f aead 	ble.w	8009de8 <_strtod_l+0x568>
 800a08e:	4b1b      	ldr	r3, [pc, #108]	; (800a0fc <_strtod_l+0x87c>)
 800a090:	4640      	mov	r0, r8
 800a092:	4649      	mov	r1, r9
 800a094:	2200      	movs	r2, #0
 800a096:	f7f6 fa87 	bl	80005a8 <__aeabi_dmul>
 800a09a:	460b      	mov	r3, r1
 800a09c:	4303      	orrs	r3, r0
 800a09e:	bf08      	it	eq
 800a0a0:	2322      	moveq	r3, #34	; 0x22
 800a0a2:	4680      	mov	r8, r0
 800a0a4:	4689      	mov	r9, r1
 800a0a6:	bf08      	it	eq
 800a0a8:	f8ca 3000 	streq.w	r3, [sl]
 800a0ac:	e632      	b.n	8009d14 <_strtod_l+0x494>
 800a0ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a0b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a0b6:	ea03 0808 	and.w	r8, r3, r8
 800a0ba:	e6e3      	b.n	8009e84 <_strtod_l+0x604>
 800a0bc:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800a0c0:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800a0c4:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800a0c8:	35e2      	adds	r5, #226	; 0xe2
 800a0ca:	fa07 f505 	lsl.w	r5, r7, r5
 800a0ce:	970f      	str	r7, [sp, #60]	; 0x3c
 800a0d0:	e747      	b.n	8009f62 <_strtod_l+0x6e2>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	2500      	movs	r5, #0
 800a0d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a0d8:	e743      	b.n	8009f62 <_strtod_l+0x6e2>
 800a0da:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a0dc:	463a      	mov	r2, r7
 800a0de:	4650      	mov	r0, sl
 800a0e0:	f001 fe90 	bl	800be04 <__lshift>
 800a0e4:	901a      	str	r0, [sp, #104]	; 0x68
 800a0e6:	2800      	cmp	r0, #0
 800a0e8:	f47f af69 	bne.w	8009fbe <_strtod_l+0x73e>
 800a0ec:	e607      	b.n	8009cfe <_strtod_l+0x47e>
 800a0ee:	bf00      	nop
 800a0f0:	0800d580 	.word	0x0800d580
 800a0f4:	fffffc02 	.word	0xfffffc02
 800a0f8:	7ff00000 	.word	0x7ff00000
 800a0fc:	39500000 	.word	0x39500000
 800a100:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800a104:	d165      	bne.n	800a1d2 <_strtod_l+0x952>
 800a106:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a108:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a10c:	b35a      	cbz	r2, 800a166 <_strtod_l+0x8e6>
 800a10e:	4a9a      	ldr	r2, [pc, #616]	; (800a378 <_strtod_l+0xaf8>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d12b      	bne.n	800a16c <_strtod_l+0x8ec>
 800a114:	9b05      	ldr	r3, [sp, #20]
 800a116:	4641      	mov	r1, r8
 800a118:	b303      	cbz	r3, 800a15c <_strtod_l+0x8dc>
 800a11a:	4b98      	ldr	r3, [pc, #608]	; (800a37c <_strtod_l+0xafc>)
 800a11c:	464a      	mov	r2, r9
 800a11e:	4013      	ands	r3, r2
 800a120:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a124:	f04f 32ff 	mov.w	r2, #4294967295
 800a128:	d81b      	bhi.n	800a162 <_strtod_l+0x8e2>
 800a12a:	0d1b      	lsrs	r3, r3, #20
 800a12c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a130:	fa02 f303 	lsl.w	r3, r2, r3
 800a134:	4299      	cmp	r1, r3
 800a136:	d119      	bne.n	800a16c <_strtod_l+0x8ec>
 800a138:	4b91      	ldr	r3, [pc, #580]	; (800a380 <_strtod_l+0xb00>)
 800a13a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a13c:	429a      	cmp	r2, r3
 800a13e:	d102      	bne.n	800a146 <_strtod_l+0x8c6>
 800a140:	3101      	adds	r1, #1
 800a142:	f43f addc 	beq.w	8009cfe <_strtod_l+0x47e>
 800a146:	4b8d      	ldr	r3, [pc, #564]	; (800a37c <_strtod_l+0xafc>)
 800a148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a14a:	401a      	ands	r2, r3
 800a14c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800a150:	f04f 0800 	mov.w	r8, #0
 800a154:	9b05      	ldr	r3, [sp, #20]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d199      	bne.n	800a08e <_strtod_l+0x80e>
 800a15a:	e5db      	b.n	8009d14 <_strtod_l+0x494>
 800a15c:	f04f 33ff 	mov.w	r3, #4294967295
 800a160:	e7e8      	b.n	800a134 <_strtod_l+0x8b4>
 800a162:	4613      	mov	r3, r2
 800a164:	e7e6      	b.n	800a134 <_strtod_l+0x8b4>
 800a166:	ea53 0308 	orrs.w	r3, r3, r8
 800a16a:	d080      	beq.n	800a06e <_strtod_l+0x7ee>
 800a16c:	b1e5      	cbz	r5, 800a1a8 <_strtod_l+0x928>
 800a16e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a170:	421d      	tst	r5, r3
 800a172:	d0ef      	beq.n	800a154 <_strtod_l+0x8d4>
 800a174:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a176:	9a05      	ldr	r2, [sp, #20]
 800a178:	4640      	mov	r0, r8
 800a17a:	4649      	mov	r1, r9
 800a17c:	b1c3      	cbz	r3, 800a1b0 <_strtod_l+0x930>
 800a17e:	f7ff fb5b 	bl	8009838 <sulp>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a18a:	f7f6 f857 	bl	800023c <__adddf3>
 800a18e:	4680      	mov	r8, r0
 800a190:	4689      	mov	r9, r1
 800a192:	e7df      	b.n	800a154 <_strtod_l+0x8d4>
 800a194:	4013      	ands	r3, r2
 800a196:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a19a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800a19e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800a1a2:	f04f 38ff 	mov.w	r8, #4294967295
 800a1a6:	e7d5      	b.n	800a154 <_strtod_l+0x8d4>
 800a1a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1aa:	ea13 0f08 	tst.w	r3, r8
 800a1ae:	e7e0      	b.n	800a172 <_strtod_l+0x8f2>
 800a1b0:	f7ff fb42 	bl	8009838 <sulp>
 800a1b4:	4602      	mov	r2, r0
 800a1b6:	460b      	mov	r3, r1
 800a1b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a1bc:	f7f6 f83c 	bl	8000238 <__aeabi_dsub>
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	4680      	mov	r8, r0
 800a1c6:	4689      	mov	r9, r1
 800a1c8:	f7f6 fc56 	bl	8000a78 <__aeabi_dcmpeq>
 800a1cc:	2800      	cmp	r0, #0
 800a1ce:	d0c1      	beq.n	800a154 <_strtod_l+0x8d4>
 800a1d0:	e60a      	b.n	8009de8 <_strtod_l+0x568>
 800a1d2:	9904      	ldr	r1, [sp, #16]
 800a1d4:	4658      	mov	r0, fp
 800a1d6:	f001 ffff 	bl	800c1d8 <__ratio>
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a1e0:	4606      	mov	r6, r0
 800a1e2:	460f      	mov	r7, r1
 800a1e4:	f7f6 fc5c 	bl	8000aa0 <__aeabi_dcmple>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	d070      	beq.n	800a2ce <_strtod_l+0xa4e>
 800a1ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d042      	beq.n	800a278 <_strtod_l+0x9f8>
 800a1f2:	4f64      	ldr	r7, [pc, #400]	; (800a384 <_strtod_l+0xb04>)
 800a1f4:	2600      	movs	r6, #0
 800a1f6:	4d63      	ldr	r5, [pc, #396]	; (800a384 <_strtod_l+0xb04>)
 800a1f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a1fe:	0d1b      	lsrs	r3, r3, #20
 800a200:	051b      	lsls	r3, r3, #20
 800a202:	930f      	str	r3, [sp, #60]	; 0x3c
 800a204:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a206:	4b60      	ldr	r3, [pc, #384]	; (800a388 <_strtod_l+0xb08>)
 800a208:	429a      	cmp	r2, r3
 800a20a:	f040 80c5 	bne.w	800a398 <_strtod_l+0xb18>
 800a20e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a210:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800a214:	4640      	mov	r0, r8
 800a216:	4649      	mov	r1, r9
 800a218:	f001 ff08 	bl	800c02c <__ulp>
 800a21c:	4602      	mov	r2, r0
 800a21e:	460b      	mov	r3, r1
 800a220:	4630      	mov	r0, r6
 800a222:	4639      	mov	r1, r7
 800a224:	f7f6 f9c0 	bl	80005a8 <__aeabi_dmul>
 800a228:	4642      	mov	r2, r8
 800a22a:	464b      	mov	r3, r9
 800a22c:	f7f6 f806 	bl	800023c <__adddf3>
 800a230:	460b      	mov	r3, r1
 800a232:	4952      	ldr	r1, [pc, #328]	; (800a37c <_strtod_l+0xafc>)
 800a234:	4a55      	ldr	r2, [pc, #340]	; (800a38c <_strtod_l+0xb0c>)
 800a236:	4019      	ands	r1, r3
 800a238:	4291      	cmp	r1, r2
 800a23a:	4680      	mov	r8, r0
 800a23c:	d95d      	bls.n	800a2fa <_strtod_l+0xa7a>
 800a23e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a240:	4b4f      	ldr	r3, [pc, #316]	; (800a380 <_strtod_l+0xb00>)
 800a242:	429a      	cmp	r2, r3
 800a244:	d103      	bne.n	800a24e <_strtod_l+0x9ce>
 800a246:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a248:	3301      	adds	r3, #1
 800a24a:	f43f ad58 	beq.w	8009cfe <_strtod_l+0x47e>
 800a24e:	f8df 9130 	ldr.w	r9, [pc, #304]	; 800a380 <_strtod_l+0xb00>
 800a252:	f04f 38ff 	mov.w	r8, #4294967295
 800a256:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a258:	4650      	mov	r0, sl
 800a25a:	f001 fbbb 	bl	800b9d4 <_Bfree>
 800a25e:	9906      	ldr	r1, [sp, #24]
 800a260:	4650      	mov	r0, sl
 800a262:	f001 fbb7 	bl	800b9d4 <_Bfree>
 800a266:	9904      	ldr	r1, [sp, #16]
 800a268:	4650      	mov	r0, sl
 800a26a:	f001 fbb3 	bl	800b9d4 <_Bfree>
 800a26e:	4659      	mov	r1, fp
 800a270:	4650      	mov	r0, sl
 800a272:	f001 fbaf 	bl	800b9d4 <_Bfree>
 800a276:	e629      	b.n	8009ecc <_strtod_l+0x64c>
 800a278:	f1b8 0f00 	cmp.w	r8, #0
 800a27c:	d119      	bne.n	800a2b2 <_strtod_l+0xa32>
 800a27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a280:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a284:	b9e3      	cbnz	r3, 800a2c0 <_strtod_l+0xa40>
 800a286:	4b3f      	ldr	r3, [pc, #252]	; (800a384 <_strtod_l+0xb04>)
 800a288:	2200      	movs	r2, #0
 800a28a:	4630      	mov	r0, r6
 800a28c:	4639      	mov	r1, r7
 800a28e:	f7f6 fbfd 	bl	8000a8c <__aeabi_dcmplt>
 800a292:	b9c8      	cbnz	r0, 800a2c8 <_strtod_l+0xa48>
 800a294:	4b3e      	ldr	r3, [pc, #248]	; (800a390 <_strtod_l+0xb10>)
 800a296:	2200      	movs	r2, #0
 800a298:	4630      	mov	r0, r6
 800a29a:	4639      	mov	r1, r7
 800a29c:	f7f6 f984 	bl	80005a8 <__aeabi_dmul>
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	460d      	mov	r5, r1
 800a2a4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800a2a8:	9416      	str	r4, [sp, #88]	; 0x58
 800a2aa:	9317      	str	r3, [sp, #92]	; 0x5c
 800a2ac:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800a2b0:	e7a2      	b.n	800a1f8 <_strtod_l+0x978>
 800a2b2:	f1b8 0f01 	cmp.w	r8, #1
 800a2b6:	d103      	bne.n	800a2c0 <_strtod_l+0xa40>
 800a2b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f43f ad94 	beq.w	8009de8 <_strtod_l+0x568>
 800a2c0:	4f34      	ldr	r7, [pc, #208]	; (800a394 <_strtod_l+0xb14>)
 800a2c2:	2600      	movs	r6, #0
 800a2c4:	2400      	movs	r4, #0
 800a2c6:	e796      	b.n	800a1f6 <_strtod_l+0x976>
 800a2c8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a2ca:	4d31      	ldr	r5, [pc, #196]	; (800a390 <_strtod_l+0xb10>)
 800a2cc:	e7ea      	b.n	800a2a4 <_strtod_l+0xa24>
 800a2ce:	4b30      	ldr	r3, [pc, #192]	; (800a390 <_strtod_l+0xb10>)
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	4630      	mov	r0, r6
 800a2d4:	4639      	mov	r1, r7
 800a2d6:	f7f6 f967 	bl	80005a8 <__aeabi_dmul>
 800a2da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2dc:	4604      	mov	r4, r0
 800a2de:	460d      	mov	r5, r1
 800a2e0:	b933      	cbnz	r3, 800a2f0 <_strtod_l+0xa70>
 800a2e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a2e6:	9010      	str	r0, [sp, #64]	; 0x40
 800a2e8:	9311      	str	r3, [sp, #68]	; 0x44
 800a2ea:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800a2ee:	e783      	b.n	800a1f8 <_strtod_l+0x978>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a2f8:	e7f7      	b.n	800a2ea <_strtod_l+0xa6a>
 800a2fa:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a2fe:	9b05      	ldr	r3, [sp, #20]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d1a8      	bne.n	800a256 <_strtod_l+0x9d6>
 800a304:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a308:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a30a:	0d1b      	lsrs	r3, r3, #20
 800a30c:	051b      	lsls	r3, r3, #20
 800a30e:	429a      	cmp	r2, r3
 800a310:	d1a1      	bne.n	800a256 <_strtod_l+0x9d6>
 800a312:	4620      	mov	r0, r4
 800a314:	4629      	mov	r1, r5
 800a316:	f7f6 ff55 	bl	80011c4 <__aeabi_d2lz>
 800a31a:	f7f6 f917 	bl	800054c <__aeabi_l2d>
 800a31e:	4602      	mov	r2, r0
 800a320:	460b      	mov	r3, r1
 800a322:	4620      	mov	r0, r4
 800a324:	4629      	mov	r1, r5
 800a326:	f7f5 ff87 	bl	8000238 <__aeabi_dsub>
 800a32a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a32c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a330:	ea43 0308 	orr.w	r3, r3, r8
 800a334:	4313      	orrs	r3, r2
 800a336:	4604      	mov	r4, r0
 800a338:	460d      	mov	r5, r1
 800a33a:	d068      	beq.n	800a40e <_strtod_l+0xb8e>
 800a33c:	a30a      	add	r3, pc, #40	; (adr r3, 800a368 <_strtod_l+0xae8>)
 800a33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a342:	f7f6 fba3 	bl	8000a8c <__aeabi_dcmplt>
 800a346:	2800      	cmp	r0, #0
 800a348:	f47f ace4 	bne.w	8009d14 <_strtod_l+0x494>
 800a34c:	a308      	add	r3, pc, #32	; (adr r3, 800a370 <_strtod_l+0xaf0>)
 800a34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a352:	4620      	mov	r0, r4
 800a354:	4629      	mov	r1, r5
 800a356:	f7f6 fbb7 	bl	8000ac8 <__aeabi_dcmpgt>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	f43f af7b 	beq.w	800a256 <_strtod_l+0x9d6>
 800a360:	e4d8      	b.n	8009d14 <_strtod_l+0x494>
 800a362:	bf00      	nop
 800a364:	f3af 8000 	nop.w
 800a368:	94a03595 	.word	0x94a03595
 800a36c:	3fdfffff 	.word	0x3fdfffff
 800a370:	35afe535 	.word	0x35afe535
 800a374:	3fe00000 	.word	0x3fe00000
 800a378:	000fffff 	.word	0x000fffff
 800a37c:	7ff00000 	.word	0x7ff00000
 800a380:	7fefffff 	.word	0x7fefffff
 800a384:	3ff00000 	.word	0x3ff00000
 800a388:	7fe00000 	.word	0x7fe00000
 800a38c:	7c9fffff 	.word	0x7c9fffff
 800a390:	3fe00000 	.word	0x3fe00000
 800a394:	bff00000 	.word	0xbff00000
 800a398:	9b05      	ldr	r3, [sp, #20]
 800a39a:	b313      	cbz	r3, 800a3e2 <_strtod_l+0xb62>
 800a39c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a39e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a3a2:	d81e      	bhi.n	800a3e2 <_strtod_l+0xb62>
 800a3a4:	a326      	add	r3, pc, #152	; (adr r3, 800a440 <_strtod_l+0xbc0>)
 800a3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3aa:	4620      	mov	r0, r4
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	f7f6 fb77 	bl	8000aa0 <__aeabi_dcmple>
 800a3b2:	b190      	cbz	r0, 800a3da <_strtod_l+0xb5a>
 800a3b4:	4629      	mov	r1, r5
 800a3b6:	4620      	mov	r0, r4
 800a3b8:	f7f6 fbce 	bl	8000b58 <__aeabi_d2uiz>
 800a3bc:	2801      	cmp	r0, #1
 800a3be:	bf38      	it	cc
 800a3c0:	2001      	movcc	r0, #1
 800a3c2:	f7f6 f877 	bl	80004b4 <__aeabi_ui2d>
 800a3c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	460d      	mov	r5, r1
 800a3cc:	b9d3      	cbnz	r3, 800a404 <_strtod_l+0xb84>
 800a3ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a3d2:	9012      	str	r0, [sp, #72]	; 0x48
 800a3d4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3d6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800a3da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a3dc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800a3e0:	1a9f      	subs	r7, r3, r2
 800a3e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3e6:	f001 fe21 	bl	800c02c <__ulp>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	4630      	mov	r0, r6
 800a3f0:	4639      	mov	r1, r7
 800a3f2:	f7f6 f8d9 	bl	80005a8 <__aeabi_dmul>
 800a3f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3fa:	f7f5 ff1f 	bl	800023c <__adddf3>
 800a3fe:	4680      	mov	r8, r0
 800a400:	4689      	mov	r9, r1
 800a402:	e77c      	b.n	800a2fe <_strtod_l+0xa7e>
 800a404:	4602      	mov	r2, r0
 800a406:	460b      	mov	r3, r1
 800a408:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800a40c:	e7e3      	b.n	800a3d6 <_strtod_l+0xb56>
 800a40e:	a30e      	add	r3, pc, #56	; (adr r3, 800a448 <_strtod_l+0xbc8>)
 800a410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a414:	f7f6 fb3a 	bl	8000a8c <__aeabi_dcmplt>
 800a418:	e79f      	b.n	800a35a <_strtod_l+0xada>
 800a41a:	2300      	movs	r3, #0
 800a41c:	930a      	str	r3, [sp, #40]	; 0x28
 800a41e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a420:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a422:	6013      	str	r3, [r2, #0]
 800a424:	f7ff ba71 	b.w	800990a <_strtod_l+0x8a>
 800a428:	2a65      	cmp	r2, #101	; 0x65
 800a42a:	f43f ab63 	beq.w	8009af4 <_strtod_l+0x274>
 800a42e:	2a45      	cmp	r2, #69	; 0x45
 800a430:	f43f ab60 	beq.w	8009af4 <_strtod_l+0x274>
 800a434:	2301      	movs	r3, #1
 800a436:	f7ff bb95 	b.w	8009b64 <_strtod_l+0x2e4>
 800a43a:	bf00      	nop
 800a43c:	f3af 8000 	nop.w
 800a440:	ffc00000 	.word	0xffc00000
 800a444:	41dfffff 	.word	0x41dfffff
 800a448:	94a03595 	.word	0x94a03595
 800a44c:	3fcfffff 	.word	0x3fcfffff

0800a450 <_strtod_r>:
 800a450:	4b01      	ldr	r3, [pc, #4]	; (800a458 <_strtod_r+0x8>)
 800a452:	f7ff ba15 	b.w	8009880 <_strtod_l>
 800a456:	bf00      	nop
 800a458:	20000078 	.word	0x20000078

0800a45c <_strtol_l.constprop.0>:
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a462:	4680      	mov	r8, r0
 800a464:	d001      	beq.n	800a46a <_strtol_l.constprop.0+0xe>
 800a466:	2b24      	cmp	r3, #36	; 0x24
 800a468:	d906      	bls.n	800a478 <_strtol_l.constprop.0+0x1c>
 800a46a:	f7fe fa1b 	bl	80088a4 <__errno>
 800a46e:	2316      	movs	r3, #22
 800a470:	6003      	str	r3, [r0, #0]
 800a472:	2000      	movs	r0, #0
 800a474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a478:	4f35      	ldr	r7, [pc, #212]	; (800a550 <_strtol_l.constprop.0+0xf4>)
 800a47a:	460d      	mov	r5, r1
 800a47c:	4628      	mov	r0, r5
 800a47e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a482:	5de6      	ldrb	r6, [r4, r7]
 800a484:	f016 0608 	ands.w	r6, r6, #8
 800a488:	d1f8      	bne.n	800a47c <_strtol_l.constprop.0+0x20>
 800a48a:	2c2d      	cmp	r4, #45	; 0x2d
 800a48c:	d12f      	bne.n	800a4ee <_strtol_l.constprop.0+0x92>
 800a48e:	782c      	ldrb	r4, [r5, #0]
 800a490:	2601      	movs	r6, #1
 800a492:	1c85      	adds	r5, r0, #2
 800a494:	2b00      	cmp	r3, #0
 800a496:	d057      	beq.n	800a548 <_strtol_l.constprop.0+0xec>
 800a498:	2b10      	cmp	r3, #16
 800a49a:	d109      	bne.n	800a4b0 <_strtol_l.constprop.0+0x54>
 800a49c:	2c30      	cmp	r4, #48	; 0x30
 800a49e:	d107      	bne.n	800a4b0 <_strtol_l.constprop.0+0x54>
 800a4a0:	7828      	ldrb	r0, [r5, #0]
 800a4a2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a4a6:	2858      	cmp	r0, #88	; 0x58
 800a4a8:	d149      	bne.n	800a53e <_strtol_l.constprop.0+0xe2>
 800a4aa:	786c      	ldrb	r4, [r5, #1]
 800a4ac:	2310      	movs	r3, #16
 800a4ae:	3502      	adds	r5, #2
 800a4b0:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800a4b4:	f10e 3eff 	add.w	lr, lr, #4294967295
 800a4b8:	2700      	movs	r7, #0
 800a4ba:	fbbe f9f3 	udiv	r9, lr, r3
 800a4be:	4638      	mov	r0, r7
 800a4c0:	fb03 ea19 	mls	sl, r3, r9, lr
 800a4c4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a4c8:	f1bc 0f09 	cmp.w	ip, #9
 800a4cc:	d814      	bhi.n	800a4f8 <_strtol_l.constprop.0+0x9c>
 800a4ce:	4664      	mov	r4, ip
 800a4d0:	42a3      	cmp	r3, r4
 800a4d2:	dd22      	ble.n	800a51a <_strtol_l.constprop.0+0xbe>
 800a4d4:	2f00      	cmp	r7, #0
 800a4d6:	db1d      	blt.n	800a514 <_strtol_l.constprop.0+0xb8>
 800a4d8:	4581      	cmp	r9, r0
 800a4da:	d31b      	bcc.n	800a514 <_strtol_l.constprop.0+0xb8>
 800a4dc:	d101      	bne.n	800a4e2 <_strtol_l.constprop.0+0x86>
 800a4de:	45a2      	cmp	sl, r4
 800a4e0:	db18      	blt.n	800a514 <_strtol_l.constprop.0+0xb8>
 800a4e2:	fb00 4003 	mla	r0, r0, r3, r4
 800a4e6:	2701      	movs	r7, #1
 800a4e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4ec:	e7ea      	b.n	800a4c4 <_strtol_l.constprop.0+0x68>
 800a4ee:	2c2b      	cmp	r4, #43	; 0x2b
 800a4f0:	bf04      	itt	eq
 800a4f2:	782c      	ldrbeq	r4, [r5, #0]
 800a4f4:	1c85      	addeq	r5, r0, #2
 800a4f6:	e7cd      	b.n	800a494 <_strtol_l.constprop.0+0x38>
 800a4f8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a4fc:	f1bc 0f19 	cmp.w	ip, #25
 800a500:	d801      	bhi.n	800a506 <_strtol_l.constprop.0+0xaa>
 800a502:	3c37      	subs	r4, #55	; 0x37
 800a504:	e7e4      	b.n	800a4d0 <_strtol_l.constprop.0+0x74>
 800a506:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a50a:	f1bc 0f19 	cmp.w	ip, #25
 800a50e:	d804      	bhi.n	800a51a <_strtol_l.constprop.0+0xbe>
 800a510:	3c57      	subs	r4, #87	; 0x57
 800a512:	e7dd      	b.n	800a4d0 <_strtol_l.constprop.0+0x74>
 800a514:	f04f 37ff 	mov.w	r7, #4294967295
 800a518:	e7e6      	b.n	800a4e8 <_strtol_l.constprop.0+0x8c>
 800a51a:	2f00      	cmp	r7, #0
 800a51c:	da07      	bge.n	800a52e <_strtol_l.constprop.0+0xd2>
 800a51e:	2322      	movs	r3, #34	; 0x22
 800a520:	f8c8 3000 	str.w	r3, [r8]
 800a524:	4670      	mov	r0, lr
 800a526:	2a00      	cmp	r2, #0
 800a528:	d0a4      	beq.n	800a474 <_strtol_l.constprop.0+0x18>
 800a52a:	1e69      	subs	r1, r5, #1
 800a52c:	e005      	b.n	800a53a <_strtol_l.constprop.0+0xde>
 800a52e:	b106      	cbz	r6, 800a532 <_strtol_l.constprop.0+0xd6>
 800a530:	4240      	negs	r0, r0
 800a532:	2a00      	cmp	r2, #0
 800a534:	d09e      	beq.n	800a474 <_strtol_l.constprop.0+0x18>
 800a536:	2f00      	cmp	r7, #0
 800a538:	d1f7      	bne.n	800a52a <_strtol_l.constprop.0+0xce>
 800a53a:	6011      	str	r1, [r2, #0]
 800a53c:	e79a      	b.n	800a474 <_strtol_l.constprop.0+0x18>
 800a53e:	2430      	movs	r4, #48	; 0x30
 800a540:	2b00      	cmp	r3, #0
 800a542:	d1b5      	bne.n	800a4b0 <_strtol_l.constprop.0+0x54>
 800a544:	2308      	movs	r3, #8
 800a546:	e7b3      	b.n	800a4b0 <_strtol_l.constprop.0+0x54>
 800a548:	2c30      	cmp	r4, #48	; 0x30
 800a54a:	d0a9      	beq.n	800a4a0 <_strtol_l.constprop.0+0x44>
 800a54c:	230a      	movs	r3, #10
 800a54e:	e7af      	b.n	800a4b0 <_strtol_l.constprop.0+0x54>
 800a550:	0800d5a9 	.word	0x0800d5a9

0800a554 <_strtol_r>:
 800a554:	f7ff bf82 	b.w	800a45c <_strtol_l.constprop.0>

0800a558 <quorem>:
 800a558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	6903      	ldr	r3, [r0, #16]
 800a55e:	690c      	ldr	r4, [r1, #16]
 800a560:	42a3      	cmp	r3, r4
 800a562:	4607      	mov	r7, r0
 800a564:	db7d      	blt.n	800a662 <quorem+0x10a>
 800a566:	3c01      	subs	r4, #1
 800a568:	f101 0814 	add.w	r8, r1, #20
 800a56c:	f100 0514 	add.w	r5, r0, #20
 800a570:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a574:	9301      	str	r3, [sp, #4]
 800a576:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a57a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a57e:	3301      	adds	r3, #1
 800a580:	429a      	cmp	r2, r3
 800a582:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a586:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a58a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a58e:	d32e      	bcc.n	800a5ee <quorem+0x96>
 800a590:	f04f 0e00 	mov.w	lr, #0
 800a594:	4640      	mov	r0, r8
 800a596:	46ac      	mov	ip, r5
 800a598:	46f2      	mov	sl, lr
 800a59a:	f850 2b04 	ldr.w	r2, [r0], #4
 800a59e:	b293      	uxth	r3, r2
 800a5a0:	fb06 e303 	mla	r3, r6, r3, lr
 800a5a4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a5a8:	0c12      	lsrs	r2, r2, #16
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	fb06 e202 	mla	r2, r6, r2, lr
 800a5b0:	ebaa 0303 	sub.w	r3, sl, r3
 800a5b4:	f8dc a000 	ldr.w	sl, [ip]
 800a5b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a5bc:	b292      	uxth	r2, r2
 800a5be:	fa13 f38a 	uxtah	r3, r3, sl
 800a5c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a5c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a5d0:	4581      	cmp	r9, r0
 800a5d2:	f84c 3b04 	str.w	r3, [ip], #4
 800a5d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a5da:	d2de      	bcs.n	800a59a <quorem+0x42>
 800a5dc:	f855 300b 	ldr.w	r3, [r5, fp]
 800a5e0:	b92b      	cbnz	r3, 800a5ee <quorem+0x96>
 800a5e2:	9b01      	ldr	r3, [sp, #4]
 800a5e4:	3b04      	subs	r3, #4
 800a5e6:	429d      	cmp	r5, r3
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	d32e      	bcc.n	800a64a <quorem+0xf2>
 800a5ec:	613c      	str	r4, [r7, #16]
 800a5ee:	4638      	mov	r0, r7
 800a5f0:	f001 fc78 	bl	800bee4 <__mcmp>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	db24      	blt.n	800a642 <quorem+0xea>
 800a5f8:	3601      	adds	r6, #1
 800a5fa:	4628      	mov	r0, r5
 800a5fc:	f04f 0c00 	mov.w	ip, #0
 800a600:	f858 2b04 	ldr.w	r2, [r8], #4
 800a604:	f8d0 e000 	ldr.w	lr, [r0]
 800a608:	b293      	uxth	r3, r2
 800a60a:	ebac 0303 	sub.w	r3, ip, r3
 800a60e:	0c12      	lsrs	r2, r2, #16
 800a610:	fa13 f38e 	uxtah	r3, r3, lr
 800a614:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a618:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a61c:	b29b      	uxth	r3, r3
 800a61e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a622:	45c1      	cmp	r9, r8
 800a624:	f840 3b04 	str.w	r3, [r0], #4
 800a628:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a62c:	d2e8      	bcs.n	800a600 <quorem+0xa8>
 800a62e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a636:	b922      	cbnz	r2, 800a642 <quorem+0xea>
 800a638:	3b04      	subs	r3, #4
 800a63a:	429d      	cmp	r5, r3
 800a63c:	461a      	mov	r2, r3
 800a63e:	d30a      	bcc.n	800a656 <quorem+0xfe>
 800a640:	613c      	str	r4, [r7, #16]
 800a642:	4630      	mov	r0, r6
 800a644:	b003      	add	sp, #12
 800a646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a64a:	6812      	ldr	r2, [r2, #0]
 800a64c:	3b04      	subs	r3, #4
 800a64e:	2a00      	cmp	r2, #0
 800a650:	d1cc      	bne.n	800a5ec <quorem+0x94>
 800a652:	3c01      	subs	r4, #1
 800a654:	e7c7      	b.n	800a5e6 <quorem+0x8e>
 800a656:	6812      	ldr	r2, [r2, #0]
 800a658:	3b04      	subs	r3, #4
 800a65a:	2a00      	cmp	r2, #0
 800a65c:	d1f0      	bne.n	800a640 <quorem+0xe8>
 800a65e:	3c01      	subs	r4, #1
 800a660:	e7eb      	b.n	800a63a <quorem+0xe2>
 800a662:	2000      	movs	r0, #0
 800a664:	e7ee      	b.n	800a644 <quorem+0xec>
	...

0800a668 <_dtoa_r>:
 800a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a66e:	b099      	sub	sp, #100	; 0x64
 800a670:	4616      	mov	r6, r2
 800a672:	461f      	mov	r7, r3
 800a674:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800a678:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800a67c:	4605      	mov	r5, r0
 800a67e:	b974      	cbnz	r4, 800a69e <_dtoa_r+0x36>
 800a680:	2010      	movs	r0, #16
 800a682:	f7fe f939 	bl	80088f8 <malloc>
 800a686:	4602      	mov	r2, r0
 800a688:	6268      	str	r0, [r5, #36]	; 0x24
 800a68a:	b920      	cbnz	r0, 800a696 <_dtoa_r+0x2e>
 800a68c:	4ba8      	ldr	r3, [pc, #672]	; (800a930 <_dtoa_r+0x2c8>)
 800a68e:	21ea      	movs	r1, #234	; 0xea
 800a690:	48a8      	ldr	r0, [pc, #672]	; (800a934 <_dtoa_r+0x2cc>)
 800a692:	f001 ffab 	bl	800c5ec <__assert_func>
 800a696:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a69a:	6004      	str	r4, [r0, #0]
 800a69c:	60c4      	str	r4, [r0, #12]
 800a69e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a6a0:	6819      	ldr	r1, [r3, #0]
 800a6a2:	b151      	cbz	r1, 800a6ba <_dtoa_r+0x52>
 800a6a4:	685a      	ldr	r2, [r3, #4]
 800a6a6:	604a      	str	r2, [r1, #4]
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	4093      	lsls	r3, r2
 800a6ac:	608b      	str	r3, [r1, #8]
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	f001 f990 	bl	800b9d4 <_Bfree>
 800a6b4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	601a      	str	r2, [r3, #0]
 800a6ba:	1e3b      	subs	r3, r7, #0
 800a6bc:	bfb9      	ittee	lt
 800a6be:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a6c2:	9305      	strlt	r3, [sp, #20]
 800a6c4:	2300      	movge	r3, #0
 800a6c6:	f8c8 3000 	strge.w	r3, [r8]
 800a6ca:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800a6ce:	4b9a      	ldr	r3, [pc, #616]	; (800a938 <_dtoa_r+0x2d0>)
 800a6d0:	bfbc      	itt	lt
 800a6d2:	2201      	movlt	r2, #1
 800a6d4:	f8c8 2000 	strlt.w	r2, [r8]
 800a6d8:	ea33 0309 	bics.w	r3, r3, r9
 800a6dc:	d119      	bne.n	800a712 <_dtoa_r+0xaa>
 800a6de:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a6e0:	f242 730f 	movw	r3, #9999	; 0x270f
 800a6e4:	6013      	str	r3, [r2, #0]
 800a6e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6ea:	4333      	orrs	r3, r6
 800a6ec:	f000 8580 	beq.w	800b1f0 <_dtoa_r+0xb88>
 800a6f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a6f2:	b953      	cbnz	r3, 800a70a <_dtoa_r+0xa2>
 800a6f4:	4b91      	ldr	r3, [pc, #580]	; (800a93c <_dtoa_r+0x2d4>)
 800a6f6:	e022      	b.n	800a73e <_dtoa_r+0xd6>
 800a6f8:	4b91      	ldr	r3, [pc, #580]	; (800a940 <_dtoa_r+0x2d8>)
 800a6fa:	9303      	str	r3, [sp, #12]
 800a6fc:	3308      	adds	r3, #8
 800a6fe:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a700:	6013      	str	r3, [r2, #0]
 800a702:	9803      	ldr	r0, [sp, #12]
 800a704:	b019      	add	sp, #100	; 0x64
 800a706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70a:	4b8c      	ldr	r3, [pc, #560]	; (800a93c <_dtoa_r+0x2d4>)
 800a70c:	9303      	str	r3, [sp, #12]
 800a70e:	3303      	adds	r3, #3
 800a710:	e7f5      	b.n	800a6fe <_dtoa_r+0x96>
 800a712:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800a716:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800a71a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a71e:	2200      	movs	r2, #0
 800a720:	2300      	movs	r3, #0
 800a722:	f7f6 f9a9 	bl	8000a78 <__aeabi_dcmpeq>
 800a726:	4680      	mov	r8, r0
 800a728:	b158      	cbz	r0, 800a742 <_dtoa_r+0xda>
 800a72a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a72c:	2301      	movs	r3, #1
 800a72e:	6013      	str	r3, [r2, #0]
 800a730:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a732:	2b00      	cmp	r3, #0
 800a734:	f000 8559 	beq.w	800b1ea <_dtoa_r+0xb82>
 800a738:	4882      	ldr	r0, [pc, #520]	; (800a944 <_dtoa_r+0x2dc>)
 800a73a:	6018      	str	r0, [r3, #0]
 800a73c:	1e43      	subs	r3, r0, #1
 800a73e:	9303      	str	r3, [sp, #12]
 800a740:	e7df      	b.n	800a702 <_dtoa_r+0x9a>
 800a742:	ab16      	add	r3, sp, #88	; 0x58
 800a744:	9301      	str	r3, [sp, #4]
 800a746:	ab17      	add	r3, sp, #92	; 0x5c
 800a748:	9300      	str	r3, [sp, #0]
 800a74a:	4628      	mov	r0, r5
 800a74c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a750:	f001 fce6 	bl	800c120 <__d2b>
 800a754:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a758:	4683      	mov	fp, r0
 800a75a:	2c00      	cmp	r4, #0
 800a75c:	d07e      	beq.n	800a85c <_dtoa_r+0x1f4>
 800a75e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a760:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800a764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a76c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800a770:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a774:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a778:	4b73      	ldr	r3, [pc, #460]	; (800a948 <_dtoa_r+0x2e0>)
 800a77a:	2200      	movs	r2, #0
 800a77c:	f7f5 fd5c 	bl	8000238 <__aeabi_dsub>
 800a780:	a365      	add	r3, pc, #404	; (adr r3, 800a918 <_dtoa_r+0x2b0>)
 800a782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a786:	f7f5 ff0f 	bl	80005a8 <__aeabi_dmul>
 800a78a:	a365      	add	r3, pc, #404	; (adr r3, 800a920 <_dtoa_r+0x2b8>)
 800a78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a790:	f7f5 fd54 	bl	800023c <__adddf3>
 800a794:	4606      	mov	r6, r0
 800a796:	4620      	mov	r0, r4
 800a798:	460f      	mov	r7, r1
 800a79a:	f7f5 fe9b 	bl	80004d4 <__aeabi_i2d>
 800a79e:	a362      	add	r3, pc, #392	; (adr r3, 800a928 <_dtoa_r+0x2c0>)
 800a7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a4:	f7f5 ff00 	bl	80005a8 <__aeabi_dmul>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	4639      	mov	r1, r7
 800a7b0:	f7f5 fd44 	bl	800023c <__adddf3>
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	460f      	mov	r7, r1
 800a7b8:	f7f6 f9a6 	bl	8000b08 <__aeabi_d2iz>
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4682      	mov	sl, r0
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	4639      	mov	r1, r7
 800a7c6:	f7f6 f961 	bl	8000a8c <__aeabi_dcmplt>
 800a7ca:	b148      	cbz	r0, 800a7e0 <_dtoa_r+0x178>
 800a7cc:	4650      	mov	r0, sl
 800a7ce:	f7f5 fe81 	bl	80004d4 <__aeabi_i2d>
 800a7d2:	4632      	mov	r2, r6
 800a7d4:	463b      	mov	r3, r7
 800a7d6:	f7f6 f94f 	bl	8000a78 <__aeabi_dcmpeq>
 800a7da:	b908      	cbnz	r0, 800a7e0 <_dtoa_r+0x178>
 800a7dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a7e0:	f1ba 0f16 	cmp.w	sl, #22
 800a7e4:	d857      	bhi.n	800a896 <_dtoa_r+0x22e>
 800a7e6:	4b59      	ldr	r3, [pc, #356]	; (800a94c <_dtoa_r+0x2e4>)
 800a7e8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a7f4:	f7f6 f94a 	bl	8000a8c <__aeabi_dcmplt>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	d04e      	beq.n	800a89a <_dtoa_r+0x232>
 800a7fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a800:	2300      	movs	r3, #0
 800a802:	930f      	str	r3, [sp, #60]	; 0x3c
 800a804:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a806:	1b1c      	subs	r4, r3, r4
 800a808:	1e63      	subs	r3, r4, #1
 800a80a:	9309      	str	r3, [sp, #36]	; 0x24
 800a80c:	bf45      	ittet	mi
 800a80e:	f1c4 0301 	rsbmi	r3, r4, #1
 800a812:	9306      	strmi	r3, [sp, #24]
 800a814:	2300      	movpl	r3, #0
 800a816:	2300      	movmi	r3, #0
 800a818:	bf4c      	ite	mi
 800a81a:	9309      	strmi	r3, [sp, #36]	; 0x24
 800a81c:	9306      	strpl	r3, [sp, #24]
 800a81e:	f1ba 0f00 	cmp.w	sl, #0
 800a822:	db3c      	blt.n	800a89e <_dtoa_r+0x236>
 800a824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a826:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a82a:	4453      	add	r3, sl
 800a82c:	9309      	str	r3, [sp, #36]	; 0x24
 800a82e:	2300      	movs	r3, #0
 800a830:	930a      	str	r3, [sp, #40]	; 0x28
 800a832:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a834:	2b09      	cmp	r3, #9
 800a836:	f200 808d 	bhi.w	800a954 <_dtoa_r+0x2ec>
 800a83a:	2b05      	cmp	r3, #5
 800a83c:	bfc4      	itt	gt
 800a83e:	3b04      	subgt	r3, #4
 800a840:	9322      	strgt	r3, [sp, #136]	; 0x88
 800a842:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a844:	f1a3 0302 	sub.w	r3, r3, #2
 800a848:	bfcc      	ite	gt
 800a84a:	2400      	movgt	r4, #0
 800a84c:	2401      	movle	r4, #1
 800a84e:	2b03      	cmp	r3, #3
 800a850:	f200 808c 	bhi.w	800a96c <_dtoa_r+0x304>
 800a854:	e8df f003 	tbb	[pc, r3]
 800a858:	5b4d4f2d 	.word	0x5b4d4f2d
 800a85c:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800a860:	441c      	add	r4, r3
 800a862:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800a866:	2b20      	cmp	r3, #32
 800a868:	bfc3      	ittte	gt
 800a86a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a86e:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800a872:	fa09 f303 	lslgt.w	r3, r9, r3
 800a876:	f1c3 0320 	rsble	r3, r3, #32
 800a87a:	bfc6      	itte	gt
 800a87c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a880:	4318      	orrgt	r0, r3
 800a882:	fa06 f003 	lslle.w	r0, r6, r3
 800a886:	f7f5 fe15 	bl	80004b4 <__aeabi_ui2d>
 800a88a:	2301      	movs	r3, #1
 800a88c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800a890:	3c01      	subs	r4, #1
 800a892:	9313      	str	r3, [sp, #76]	; 0x4c
 800a894:	e770      	b.n	800a778 <_dtoa_r+0x110>
 800a896:	2301      	movs	r3, #1
 800a898:	e7b3      	b.n	800a802 <_dtoa_r+0x19a>
 800a89a:	900f      	str	r0, [sp, #60]	; 0x3c
 800a89c:	e7b2      	b.n	800a804 <_dtoa_r+0x19c>
 800a89e:	9b06      	ldr	r3, [sp, #24]
 800a8a0:	eba3 030a 	sub.w	r3, r3, sl
 800a8a4:	9306      	str	r3, [sp, #24]
 800a8a6:	f1ca 0300 	rsb	r3, sl, #0
 800a8aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	930e      	str	r3, [sp, #56]	; 0x38
 800a8b0:	e7bf      	b.n	800a832 <_dtoa_r+0x1ca>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	dc5a      	bgt.n	800a972 <_dtoa_r+0x30a>
 800a8bc:	f04f 0901 	mov.w	r9, #1
 800a8c0:	f8cd 9020 	str.w	r9, [sp, #32]
 800a8c4:	464b      	mov	r3, r9
 800a8c6:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800a8ca:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800a8cc:	2200      	movs	r2, #0
 800a8ce:	6042      	str	r2, [r0, #4]
 800a8d0:	2204      	movs	r2, #4
 800a8d2:	f102 0614 	add.w	r6, r2, #20
 800a8d6:	429e      	cmp	r6, r3
 800a8d8:	6841      	ldr	r1, [r0, #4]
 800a8da:	d950      	bls.n	800a97e <_dtoa_r+0x316>
 800a8dc:	4628      	mov	r0, r5
 800a8de:	f001 f839 	bl	800b954 <_Balloc>
 800a8e2:	9003      	str	r0, [sp, #12]
 800a8e4:	2800      	cmp	r0, #0
 800a8e6:	d14e      	bne.n	800a986 <_dtoa_r+0x31e>
 800a8e8:	4b19      	ldr	r3, [pc, #100]	; (800a950 <_dtoa_r+0x2e8>)
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a8f0:	e6ce      	b.n	800a690 <_dtoa_r+0x28>
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	e7de      	b.n	800a8b4 <_dtoa_r+0x24c>
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a8fc:	eb0a 0903 	add.w	r9, sl, r3
 800a900:	f109 0301 	add.w	r3, r9, #1
 800a904:	2b01      	cmp	r3, #1
 800a906:	9308      	str	r3, [sp, #32]
 800a908:	bfb8      	it	lt
 800a90a:	2301      	movlt	r3, #1
 800a90c:	e7dd      	b.n	800a8ca <_dtoa_r+0x262>
 800a90e:	2301      	movs	r3, #1
 800a910:	e7f2      	b.n	800a8f8 <_dtoa_r+0x290>
 800a912:	bf00      	nop
 800a914:	f3af 8000 	nop.w
 800a918:	636f4361 	.word	0x636f4361
 800a91c:	3fd287a7 	.word	0x3fd287a7
 800a920:	8b60c8b3 	.word	0x8b60c8b3
 800a924:	3fc68a28 	.word	0x3fc68a28
 800a928:	509f79fb 	.word	0x509f79fb
 800a92c:	3fd34413 	.word	0x3fd34413
 800a930:	0800d6b6 	.word	0x0800d6b6
 800a934:	0800d6cd 	.word	0x0800d6cd
 800a938:	7ff00000 	.word	0x7ff00000
 800a93c:	0800d6b2 	.word	0x0800d6b2
 800a940:	0800d6a9 	.word	0x0800d6a9
 800a944:	0800d52d 	.word	0x0800d52d
 800a948:	3ff80000 	.word	0x3ff80000
 800a94c:	0800d838 	.word	0x0800d838
 800a950:	0800d728 	.word	0x0800d728
 800a954:	2401      	movs	r4, #1
 800a956:	2300      	movs	r3, #0
 800a958:	9322      	str	r3, [sp, #136]	; 0x88
 800a95a:	940b      	str	r4, [sp, #44]	; 0x2c
 800a95c:	f04f 39ff 	mov.w	r9, #4294967295
 800a960:	2200      	movs	r2, #0
 800a962:	f8cd 9020 	str.w	r9, [sp, #32]
 800a966:	2312      	movs	r3, #18
 800a968:	9223      	str	r2, [sp, #140]	; 0x8c
 800a96a:	e7ae      	b.n	800a8ca <_dtoa_r+0x262>
 800a96c:	2301      	movs	r3, #1
 800a96e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a970:	e7f4      	b.n	800a95c <_dtoa_r+0x2f4>
 800a972:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800a976:	f8cd 9020 	str.w	r9, [sp, #32]
 800a97a:	464b      	mov	r3, r9
 800a97c:	e7a5      	b.n	800a8ca <_dtoa_r+0x262>
 800a97e:	3101      	adds	r1, #1
 800a980:	6041      	str	r1, [r0, #4]
 800a982:	0052      	lsls	r2, r2, #1
 800a984:	e7a5      	b.n	800a8d2 <_dtoa_r+0x26a>
 800a986:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a988:	9a03      	ldr	r2, [sp, #12]
 800a98a:	601a      	str	r2, [r3, #0]
 800a98c:	9b08      	ldr	r3, [sp, #32]
 800a98e:	2b0e      	cmp	r3, #14
 800a990:	f200 80a8 	bhi.w	800aae4 <_dtoa_r+0x47c>
 800a994:	2c00      	cmp	r4, #0
 800a996:	f000 80a5 	beq.w	800aae4 <_dtoa_r+0x47c>
 800a99a:	f1ba 0f00 	cmp.w	sl, #0
 800a99e:	dd34      	ble.n	800aa0a <_dtoa_r+0x3a2>
 800a9a0:	4a9a      	ldr	r2, [pc, #616]	; (800ac0c <_dtoa_r+0x5a4>)
 800a9a2:	f00a 030f 	and.w	r3, sl, #15
 800a9a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a9aa:	e9d3 3400 	ldrd	r3, r4, [r3]
 800a9ae:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800a9b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800a9b6:	ea4f 142a 	mov.w	r4, sl, asr #4
 800a9ba:	d016      	beq.n	800a9ea <_dtoa_r+0x382>
 800a9bc:	4b94      	ldr	r3, [pc, #592]	; (800ac10 <_dtoa_r+0x5a8>)
 800a9be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a9c6:	f7f5 ff19 	bl	80007fc <__aeabi_ddiv>
 800a9ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9ce:	f004 040f 	and.w	r4, r4, #15
 800a9d2:	2703      	movs	r7, #3
 800a9d4:	4e8e      	ldr	r6, [pc, #568]	; (800ac10 <_dtoa_r+0x5a8>)
 800a9d6:	b954      	cbnz	r4, 800a9ee <_dtoa_r+0x386>
 800a9d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a9dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a9e0:	f7f5 ff0c 	bl	80007fc <__aeabi_ddiv>
 800a9e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a9e8:	e029      	b.n	800aa3e <_dtoa_r+0x3d6>
 800a9ea:	2702      	movs	r7, #2
 800a9ec:	e7f2      	b.n	800a9d4 <_dtoa_r+0x36c>
 800a9ee:	07e1      	lsls	r1, r4, #31
 800a9f0:	d508      	bpl.n	800aa04 <_dtoa_r+0x39c>
 800a9f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a9f6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a9fa:	f7f5 fdd5 	bl	80005a8 <__aeabi_dmul>
 800a9fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aa02:	3701      	adds	r7, #1
 800aa04:	1064      	asrs	r4, r4, #1
 800aa06:	3608      	adds	r6, #8
 800aa08:	e7e5      	b.n	800a9d6 <_dtoa_r+0x36e>
 800aa0a:	f000 80a5 	beq.w	800ab58 <_dtoa_r+0x4f0>
 800aa0e:	f1ca 0400 	rsb	r4, sl, #0
 800aa12:	4b7e      	ldr	r3, [pc, #504]	; (800ac0c <_dtoa_r+0x5a4>)
 800aa14:	4e7e      	ldr	r6, [pc, #504]	; (800ac10 <_dtoa_r+0x5a8>)
 800aa16:	f004 020f 	and.w	r2, r4, #15
 800aa1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa26:	f7f5 fdbf 	bl	80005a8 <__aeabi_dmul>
 800aa2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa2e:	1124      	asrs	r4, r4, #4
 800aa30:	2300      	movs	r3, #0
 800aa32:	2702      	movs	r7, #2
 800aa34:	2c00      	cmp	r4, #0
 800aa36:	f040 8084 	bne.w	800ab42 <_dtoa_r+0x4da>
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1d2      	bne.n	800a9e4 <_dtoa_r+0x37c>
 800aa3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	f000 808b 	beq.w	800ab5c <_dtoa_r+0x4f4>
 800aa46:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800aa4a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800aa4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aa52:	4b70      	ldr	r3, [pc, #448]	; (800ac14 <_dtoa_r+0x5ac>)
 800aa54:	2200      	movs	r2, #0
 800aa56:	f7f6 f819 	bl	8000a8c <__aeabi_dcmplt>
 800aa5a:	2800      	cmp	r0, #0
 800aa5c:	d07e      	beq.n	800ab5c <_dtoa_r+0x4f4>
 800aa5e:	9b08      	ldr	r3, [sp, #32]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d07b      	beq.n	800ab5c <_dtoa_r+0x4f4>
 800aa64:	f1b9 0f00 	cmp.w	r9, #0
 800aa68:	dd38      	ble.n	800aadc <_dtoa_r+0x474>
 800aa6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800aa6e:	4b6a      	ldr	r3, [pc, #424]	; (800ac18 <_dtoa_r+0x5b0>)
 800aa70:	2200      	movs	r2, #0
 800aa72:	f7f5 fd99 	bl	80005a8 <__aeabi_dmul>
 800aa76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa7a:	f10a 38ff 	add.w	r8, sl, #4294967295
 800aa7e:	3701      	adds	r7, #1
 800aa80:	464c      	mov	r4, r9
 800aa82:	4638      	mov	r0, r7
 800aa84:	f7f5 fd26 	bl	80004d4 <__aeabi_i2d>
 800aa88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa8c:	f7f5 fd8c 	bl	80005a8 <__aeabi_dmul>
 800aa90:	4b62      	ldr	r3, [pc, #392]	; (800ac1c <_dtoa_r+0x5b4>)
 800aa92:	2200      	movs	r2, #0
 800aa94:	f7f5 fbd2 	bl	800023c <__adddf3>
 800aa98:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800aa9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800aaa0:	9611      	str	r6, [sp, #68]	; 0x44
 800aaa2:	2c00      	cmp	r4, #0
 800aaa4:	d15d      	bne.n	800ab62 <_dtoa_r+0x4fa>
 800aaa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aaaa:	4b5d      	ldr	r3, [pc, #372]	; (800ac20 <_dtoa_r+0x5b8>)
 800aaac:	2200      	movs	r2, #0
 800aaae:	f7f5 fbc3 	bl	8000238 <__aeabi_dsub>
 800aab2:	4602      	mov	r2, r0
 800aab4:	460b      	mov	r3, r1
 800aab6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800aaba:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aabc:	4633      	mov	r3, r6
 800aabe:	f7f6 f803 	bl	8000ac8 <__aeabi_dcmpgt>
 800aac2:	2800      	cmp	r0, #0
 800aac4:	f040 829c 	bne.w	800b000 <_dtoa_r+0x998>
 800aac8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aacc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aace:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800aad2:	f7f5 ffdb 	bl	8000a8c <__aeabi_dcmplt>
 800aad6:	2800      	cmp	r0, #0
 800aad8:	f040 8290 	bne.w	800affc <_dtoa_r+0x994>
 800aadc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800aae0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800aae4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f2c0 8152 	blt.w	800ad90 <_dtoa_r+0x728>
 800aaec:	f1ba 0f0e 	cmp.w	sl, #14
 800aaf0:	f300 814e 	bgt.w	800ad90 <_dtoa_r+0x728>
 800aaf4:	4b45      	ldr	r3, [pc, #276]	; (800ac0c <_dtoa_r+0x5a4>)
 800aaf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800aafa:	e9d3 3400 	ldrd	r3, r4, [r3]
 800aafe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ab02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	f280 80db 	bge.w	800acc0 <_dtoa_r+0x658>
 800ab0a:	9b08      	ldr	r3, [sp, #32]
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f300 80d7 	bgt.w	800acc0 <_dtoa_r+0x658>
 800ab12:	f040 8272 	bne.w	800affa <_dtoa_r+0x992>
 800ab16:	4b42      	ldr	r3, [pc, #264]	; (800ac20 <_dtoa_r+0x5b8>)
 800ab18:	2200      	movs	r2, #0
 800ab1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab1e:	f7f5 fd43 	bl	80005a8 <__aeabi_dmul>
 800ab22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab26:	f7f5 ffc5 	bl	8000ab4 <__aeabi_dcmpge>
 800ab2a:	9c08      	ldr	r4, [sp, #32]
 800ab2c:	4626      	mov	r6, r4
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	f040 8248 	bne.w	800afc4 <_dtoa_r+0x95c>
 800ab34:	9f03      	ldr	r7, [sp, #12]
 800ab36:	2331      	movs	r3, #49	; 0x31
 800ab38:	f807 3b01 	strb.w	r3, [r7], #1
 800ab3c:	f10a 0a01 	add.w	sl, sl, #1
 800ab40:	e244      	b.n	800afcc <_dtoa_r+0x964>
 800ab42:	07e2      	lsls	r2, r4, #31
 800ab44:	d505      	bpl.n	800ab52 <_dtoa_r+0x4ea>
 800ab46:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab4a:	f7f5 fd2d 	bl	80005a8 <__aeabi_dmul>
 800ab4e:	3701      	adds	r7, #1
 800ab50:	2301      	movs	r3, #1
 800ab52:	1064      	asrs	r4, r4, #1
 800ab54:	3608      	adds	r6, #8
 800ab56:	e76d      	b.n	800aa34 <_dtoa_r+0x3cc>
 800ab58:	2702      	movs	r7, #2
 800ab5a:	e770      	b.n	800aa3e <_dtoa_r+0x3d6>
 800ab5c:	9c08      	ldr	r4, [sp, #32]
 800ab5e:	46d0      	mov	r8, sl
 800ab60:	e78f      	b.n	800aa82 <_dtoa_r+0x41a>
 800ab62:	9903      	ldr	r1, [sp, #12]
 800ab64:	4b29      	ldr	r3, [pc, #164]	; (800ac0c <_dtoa_r+0x5a4>)
 800ab66:	4421      	add	r1, r4
 800ab68:	9112      	str	r1, [sp, #72]	; 0x48
 800ab6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab70:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800ab74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ab78:	2900      	cmp	r1, #0
 800ab7a:	d055      	beq.n	800ac28 <_dtoa_r+0x5c0>
 800ab7c:	4929      	ldr	r1, [pc, #164]	; (800ac24 <_dtoa_r+0x5bc>)
 800ab7e:	2000      	movs	r0, #0
 800ab80:	f7f5 fe3c 	bl	80007fc <__aeabi_ddiv>
 800ab84:	463b      	mov	r3, r7
 800ab86:	4632      	mov	r2, r6
 800ab88:	f7f5 fb56 	bl	8000238 <__aeabi_dsub>
 800ab8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ab90:	9f03      	ldr	r7, [sp, #12]
 800ab92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab96:	f7f5 ffb7 	bl	8000b08 <__aeabi_d2iz>
 800ab9a:	4604      	mov	r4, r0
 800ab9c:	f7f5 fc9a 	bl	80004d4 <__aeabi_i2d>
 800aba0:	4602      	mov	r2, r0
 800aba2:	460b      	mov	r3, r1
 800aba4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aba8:	f7f5 fb46 	bl	8000238 <__aeabi_dsub>
 800abac:	3430      	adds	r4, #48	; 0x30
 800abae:	4602      	mov	r2, r0
 800abb0:	460b      	mov	r3, r1
 800abb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800abb6:	f807 4b01 	strb.w	r4, [r7], #1
 800abba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800abbe:	f7f5 ff65 	bl	8000a8c <__aeabi_dcmplt>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	d174      	bne.n	800acb0 <_dtoa_r+0x648>
 800abc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abca:	4912      	ldr	r1, [pc, #72]	; (800ac14 <_dtoa_r+0x5ac>)
 800abcc:	2000      	movs	r0, #0
 800abce:	f7f5 fb33 	bl	8000238 <__aeabi_dsub>
 800abd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800abd6:	f7f5 ff59 	bl	8000a8c <__aeabi_dcmplt>
 800abda:	2800      	cmp	r0, #0
 800abdc:	f040 80b7 	bne.w	800ad4e <_dtoa_r+0x6e6>
 800abe0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800abe2:	429f      	cmp	r7, r3
 800abe4:	f43f af7a 	beq.w	800aadc <_dtoa_r+0x474>
 800abe8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800abec:	4b0a      	ldr	r3, [pc, #40]	; (800ac18 <_dtoa_r+0x5b0>)
 800abee:	2200      	movs	r2, #0
 800abf0:	f7f5 fcda 	bl	80005a8 <__aeabi_dmul>
 800abf4:	4b08      	ldr	r3, [pc, #32]	; (800ac18 <_dtoa_r+0x5b0>)
 800abf6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800abfa:	2200      	movs	r2, #0
 800abfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac00:	f7f5 fcd2 	bl	80005a8 <__aeabi_dmul>
 800ac04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac08:	e7c3      	b.n	800ab92 <_dtoa_r+0x52a>
 800ac0a:	bf00      	nop
 800ac0c:	0800d838 	.word	0x0800d838
 800ac10:	0800d810 	.word	0x0800d810
 800ac14:	3ff00000 	.word	0x3ff00000
 800ac18:	40240000 	.word	0x40240000
 800ac1c:	401c0000 	.word	0x401c0000
 800ac20:	40140000 	.word	0x40140000
 800ac24:	3fe00000 	.word	0x3fe00000
 800ac28:	4630      	mov	r0, r6
 800ac2a:	4639      	mov	r1, r7
 800ac2c:	f7f5 fcbc 	bl	80005a8 <__aeabi_dmul>
 800ac30:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ac34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac36:	9c03      	ldr	r4, [sp, #12]
 800ac38:	9314      	str	r3, [sp, #80]	; 0x50
 800ac3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac3e:	f7f5 ff63 	bl	8000b08 <__aeabi_d2iz>
 800ac42:	9015      	str	r0, [sp, #84]	; 0x54
 800ac44:	f7f5 fc46 	bl	80004d4 <__aeabi_i2d>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac50:	f7f5 faf2 	bl	8000238 <__aeabi_dsub>
 800ac54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac56:	3330      	adds	r3, #48	; 0x30
 800ac58:	f804 3b01 	strb.w	r3, [r4], #1
 800ac5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac5e:	429c      	cmp	r4, r3
 800ac60:	4606      	mov	r6, r0
 800ac62:	460f      	mov	r7, r1
 800ac64:	f04f 0200 	mov.w	r2, #0
 800ac68:	d124      	bne.n	800acb4 <_dtoa_r+0x64c>
 800ac6a:	4ba4      	ldr	r3, [pc, #656]	; (800aefc <_dtoa_r+0x894>)
 800ac6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac70:	f7f5 fae4 	bl	800023c <__adddf3>
 800ac74:	4602      	mov	r2, r0
 800ac76:	460b      	mov	r3, r1
 800ac78:	4630      	mov	r0, r6
 800ac7a:	4639      	mov	r1, r7
 800ac7c:	f7f5 ff24 	bl	8000ac8 <__aeabi_dcmpgt>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d163      	bne.n	800ad4c <_dtoa_r+0x6e4>
 800ac84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ac88:	499c      	ldr	r1, [pc, #624]	; (800aefc <_dtoa_r+0x894>)
 800ac8a:	2000      	movs	r0, #0
 800ac8c:	f7f5 fad4 	bl	8000238 <__aeabi_dsub>
 800ac90:	4602      	mov	r2, r0
 800ac92:	460b      	mov	r3, r1
 800ac94:	4630      	mov	r0, r6
 800ac96:	4639      	mov	r1, r7
 800ac98:	f7f5 fef8 	bl	8000a8c <__aeabi_dcmplt>
 800ac9c:	2800      	cmp	r0, #0
 800ac9e:	f43f af1d 	beq.w	800aadc <_dtoa_r+0x474>
 800aca2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800aca4:	1e7b      	subs	r3, r7, #1
 800aca6:	9314      	str	r3, [sp, #80]	; 0x50
 800aca8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800acac:	2b30      	cmp	r3, #48	; 0x30
 800acae:	d0f8      	beq.n	800aca2 <_dtoa_r+0x63a>
 800acb0:	46c2      	mov	sl, r8
 800acb2:	e03b      	b.n	800ad2c <_dtoa_r+0x6c4>
 800acb4:	4b92      	ldr	r3, [pc, #584]	; (800af00 <_dtoa_r+0x898>)
 800acb6:	f7f5 fc77 	bl	80005a8 <__aeabi_dmul>
 800acba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acbe:	e7bc      	b.n	800ac3a <_dtoa_r+0x5d2>
 800acc0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800acc4:	9f03      	ldr	r7, [sp, #12]
 800acc6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acca:	4640      	mov	r0, r8
 800accc:	4649      	mov	r1, r9
 800acce:	f7f5 fd95 	bl	80007fc <__aeabi_ddiv>
 800acd2:	f7f5 ff19 	bl	8000b08 <__aeabi_d2iz>
 800acd6:	4604      	mov	r4, r0
 800acd8:	f7f5 fbfc 	bl	80004d4 <__aeabi_i2d>
 800acdc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ace0:	f7f5 fc62 	bl	80005a8 <__aeabi_dmul>
 800ace4:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800ace8:	4602      	mov	r2, r0
 800acea:	460b      	mov	r3, r1
 800acec:	4640      	mov	r0, r8
 800acee:	4649      	mov	r1, r9
 800acf0:	f7f5 faa2 	bl	8000238 <__aeabi_dsub>
 800acf4:	f807 6b01 	strb.w	r6, [r7], #1
 800acf8:	9e03      	ldr	r6, [sp, #12]
 800acfa:	f8dd c020 	ldr.w	ip, [sp, #32]
 800acfe:	1bbe      	subs	r6, r7, r6
 800ad00:	45b4      	cmp	ip, r6
 800ad02:	4602      	mov	r2, r0
 800ad04:	460b      	mov	r3, r1
 800ad06:	d136      	bne.n	800ad76 <_dtoa_r+0x70e>
 800ad08:	f7f5 fa98 	bl	800023c <__adddf3>
 800ad0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad10:	4680      	mov	r8, r0
 800ad12:	4689      	mov	r9, r1
 800ad14:	f7f5 fed8 	bl	8000ac8 <__aeabi_dcmpgt>
 800ad18:	bb58      	cbnz	r0, 800ad72 <_dtoa_r+0x70a>
 800ad1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad1e:	4640      	mov	r0, r8
 800ad20:	4649      	mov	r1, r9
 800ad22:	f7f5 fea9 	bl	8000a78 <__aeabi_dcmpeq>
 800ad26:	b108      	cbz	r0, 800ad2c <_dtoa_r+0x6c4>
 800ad28:	07e1      	lsls	r1, r4, #31
 800ad2a:	d422      	bmi.n	800ad72 <_dtoa_r+0x70a>
 800ad2c:	4628      	mov	r0, r5
 800ad2e:	4659      	mov	r1, fp
 800ad30:	f000 fe50 	bl	800b9d4 <_Bfree>
 800ad34:	2300      	movs	r3, #0
 800ad36:	703b      	strb	r3, [r7, #0]
 800ad38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ad3a:	f10a 0001 	add.w	r0, sl, #1
 800ad3e:	6018      	str	r0, [r3, #0]
 800ad40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	f43f acdd 	beq.w	800a702 <_dtoa_r+0x9a>
 800ad48:	601f      	str	r7, [r3, #0]
 800ad4a:	e4da      	b.n	800a702 <_dtoa_r+0x9a>
 800ad4c:	4627      	mov	r7, r4
 800ad4e:	463b      	mov	r3, r7
 800ad50:	461f      	mov	r7, r3
 800ad52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ad56:	2a39      	cmp	r2, #57	; 0x39
 800ad58:	d107      	bne.n	800ad6a <_dtoa_r+0x702>
 800ad5a:	9a03      	ldr	r2, [sp, #12]
 800ad5c:	429a      	cmp	r2, r3
 800ad5e:	d1f7      	bne.n	800ad50 <_dtoa_r+0x6e8>
 800ad60:	9903      	ldr	r1, [sp, #12]
 800ad62:	2230      	movs	r2, #48	; 0x30
 800ad64:	f108 0801 	add.w	r8, r8, #1
 800ad68:	700a      	strb	r2, [r1, #0]
 800ad6a:	781a      	ldrb	r2, [r3, #0]
 800ad6c:	3201      	adds	r2, #1
 800ad6e:	701a      	strb	r2, [r3, #0]
 800ad70:	e79e      	b.n	800acb0 <_dtoa_r+0x648>
 800ad72:	46d0      	mov	r8, sl
 800ad74:	e7eb      	b.n	800ad4e <_dtoa_r+0x6e6>
 800ad76:	4b62      	ldr	r3, [pc, #392]	; (800af00 <_dtoa_r+0x898>)
 800ad78:	2200      	movs	r2, #0
 800ad7a:	f7f5 fc15 	bl	80005a8 <__aeabi_dmul>
 800ad7e:	2200      	movs	r2, #0
 800ad80:	2300      	movs	r3, #0
 800ad82:	4680      	mov	r8, r0
 800ad84:	4689      	mov	r9, r1
 800ad86:	f7f5 fe77 	bl	8000a78 <__aeabi_dcmpeq>
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	d09b      	beq.n	800acc6 <_dtoa_r+0x65e>
 800ad8e:	e7cd      	b.n	800ad2c <_dtoa_r+0x6c4>
 800ad90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ad92:	2a00      	cmp	r2, #0
 800ad94:	f000 80d0 	beq.w	800af38 <_dtoa_r+0x8d0>
 800ad98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800ad9a:	2a01      	cmp	r2, #1
 800ad9c:	f300 80b2 	bgt.w	800af04 <_dtoa_r+0x89c>
 800ada0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ada2:	2a00      	cmp	r2, #0
 800ada4:	f000 80a6 	beq.w	800aef4 <_dtoa_r+0x88c>
 800ada8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800adac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800adae:	9f06      	ldr	r7, [sp, #24]
 800adb0:	9a06      	ldr	r2, [sp, #24]
 800adb2:	441a      	add	r2, r3
 800adb4:	9206      	str	r2, [sp, #24]
 800adb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adb8:	2101      	movs	r1, #1
 800adba:	441a      	add	r2, r3
 800adbc:	4628      	mov	r0, r5
 800adbe:	9209      	str	r2, [sp, #36]	; 0x24
 800adc0:	f000 ff08 	bl	800bbd4 <__i2b>
 800adc4:	4606      	mov	r6, r0
 800adc6:	2f00      	cmp	r7, #0
 800adc8:	dd0c      	ble.n	800ade4 <_dtoa_r+0x77c>
 800adca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adcc:	2b00      	cmp	r3, #0
 800adce:	dd09      	ble.n	800ade4 <_dtoa_r+0x77c>
 800add0:	42bb      	cmp	r3, r7
 800add2:	9a06      	ldr	r2, [sp, #24]
 800add4:	bfa8      	it	ge
 800add6:	463b      	movge	r3, r7
 800add8:	1ad2      	subs	r2, r2, r3
 800adda:	9206      	str	r2, [sp, #24]
 800addc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adde:	1aff      	subs	r7, r7, r3
 800ade0:	1ad3      	subs	r3, r2, r3
 800ade2:	9309      	str	r3, [sp, #36]	; 0x24
 800ade4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ade6:	b1f3      	cbz	r3, 800ae26 <_dtoa_r+0x7be>
 800ade8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adea:	2b00      	cmp	r3, #0
 800adec:	f000 80a8 	beq.w	800af40 <_dtoa_r+0x8d8>
 800adf0:	2c00      	cmp	r4, #0
 800adf2:	dd10      	ble.n	800ae16 <_dtoa_r+0x7ae>
 800adf4:	4631      	mov	r1, r6
 800adf6:	4622      	mov	r2, r4
 800adf8:	4628      	mov	r0, r5
 800adfa:	f000 ffa9 	bl	800bd50 <__pow5mult>
 800adfe:	465a      	mov	r2, fp
 800ae00:	4601      	mov	r1, r0
 800ae02:	4606      	mov	r6, r0
 800ae04:	4628      	mov	r0, r5
 800ae06:	f000 fefb 	bl	800bc00 <__multiply>
 800ae0a:	4659      	mov	r1, fp
 800ae0c:	4680      	mov	r8, r0
 800ae0e:	4628      	mov	r0, r5
 800ae10:	f000 fde0 	bl	800b9d4 <_Bfree>
 800ae14:	46c3      	mov	fp, r8
 800ae16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae18:	1b1a      	subs	r2, r3, r4
 800ae1a:	d004      	beq.n	800ae26 <_dtoa_r+0x7be>
 800ae1c:	4659      	mov	r1, fp
 800ae1e:	4628      	mov	r0, r5
 800ae20:	f000 ff96 	bl	800bd50 <__pow5mult>
 800ae24:	4683      	mov	fp, r0
 800ae26:	2101      	movs	r1, #1
 800ae28:	4628      	mov	r0, r5
 800ae2a:	f000 fed3 	bl	800bbd4 <__i2b>
 800ae2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	f340 8086 	ble.w	800af44 <_dtoa_r+0x8dc>
 800ae38:	461a      	mov	r2, r3
 800ae3a:	4601      	mov	r1, r0
 800ae3c:	4628      	mov	r0, r5
 800ae3e:	f000 ff87 	bl	800bd50 <__pow5mult>
 800ae42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	4604      	mov	r4, r0
 800ae48:	dd7f      	ble.n	800af4a <_dtoa_r+0x8e2>
 800ae4a:	f04f 0800 	mov.w	r8, #0
 800ae4e:	6923      	ldr	r3, [r4, #16]
 800ae50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ae54:	6918      	ldr	r0, [r3, #16]
 800ae56:	f000 fe6f 	bl	800bb38 <__hi0bits>
 800ae5a:	f1c0 0020 	rsb	r0, r0, #32
 800ae5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae60:	4418      	add	r0, r3
 800ae62:	f010 001f 	ands.w	r0, r0, #31
 800ae66:	f000 8092 	beq.w	800af8e <_dtoa_r+0x926>
 800ae6a:	f1c0 0320 	rsb	r3, r0, #32
 800ae6e:	2b04      	cmp	r3, #4
 800ae70:	f340 808a 	ble.w	800af88 <_dtoa_r+0x920>
 800ae74:	f1c0 001c 	rsb	r0, r0, #28
 800ae78:	9b06      	ldr	r3, [sp, #24]
 800ae7a:	4403      	add	r3, r0
 800ae7c:	9306      	str	r3, [sp, #24]
 800ae7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae80:	4403      	add	r3, r0
 800ae82:	4407      	add	r7, r0
 800ae84:	9309      	str	r3, [sp, #36]	; 0x24
 800ae86:	9b06      	ldr	r3, [sp, #24]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	dd05      	ble.n	800ae98 <_dtoa_r+0x830>
 800ae8c:	4659      	mov	r1, fp
 800ae8e:	461a      	mov	r2, r3
 800ae90:	4628      	mov	r0, r5
 800ae92:	f000 ffb7 	bl	800be04 <__lshift>
 800ae96:	4683      	mov	fp, r0
 800ae98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	dd05      	ble.n	800aeaa <_dtoa_r+0x842>
 800ae9e:	4621      	mov	r1, r4
 800aea0:	461a      	mov	r2, r3
 800aea2:	4628      	mov	r0, r5
 800aea4:	f000 ffae 	bl	800be04 <__lshift>
 800aea8:	4604      	mov	r4, r0
 800aeaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d070      	beq.n	800af92 <_dtoa_r+0x92a>
 800aeb0:	4621      	mov	r1, r4
 800aeb2:	4658      	mov	r0, fp
 800aeb4:	f001 f816 	bl	800bee4 <__mcmp>
 800aeb8:	2800      	cmp	r0, #0
 800aeba:	da6a      	bge.n	800af92 <_dtoa_r+0x92a>
 800aebc:	2300      	movs	r3, #0
 800aebe:	4659      	mov	r1, fp
 800aec0:	220a      	movs	r2, #10
 800aec2:	4628      	mov	r0, r5
 800aec4:	f000 fda8 	bl	800ba18 <__multadd>
 800aec8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aeca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aece:	4683      	mov	fp, r0
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f000 8194 	beq.w	800b1fe <_dtoa_r+0xb96>
 800aed6:	4631      	mov	r1, r6
 800aed8:	2300      	movs	r3, #0
 800aeda:	220a      	movs	r2, #10
 800aedc:	4628      	mov	r0, r5
 800aede:	f000 fd9b 	bl	800ba18 <__multadd>
 800aee2:	f1b9 0f00 	cmp.w	r9, #0
 800aee6:	4606      	mov	r6, r0
 800aee8:	f300 8093 	bgt.w	800b012 <_dtoa_r+0x9aa>
 800aeec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800aeee:	2b02      	cmp	r3, #2
 800aef0:	dc57      	bgt.n	800afa2 <_dtoa_r+0x93a>
 800aef2:	e08e      	b.n	800b012 <_dtoa_r+0x9aa>
 800aef4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aef6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aefa:	e757      	b.n	800adac <_dtoa_r+0x744>
 800aefc:	3fe00000 	.word	0x3fe00000
 800af00:	40240000 	.word	0x40240000
 800af04:	9b08      	ldr	r3, [sp, #32]
 800af06:	1e5c      	subs	r4, r3, #1
 800af08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af0a:	42a3      	cmp	r3, r4
 800af0c:	bfbf      	itttt	lt
 800af0e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800af10:	940a      	strlt	r4, [sp, #40]	; 0x28
 800af12:	1ae2      	sublt	r2, r4, r3
 800af14:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800af16:	bfb6      	itet	lt
 800af18:	189b      	addlt	r3, r3, r2
 800af1a:	1b1c      	subge	r4, r3, r4
 800af1c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800af1e:	9b08      	ldr	r3, [sp, #32]
 800af20:	bfb8      	it	lt
 800af22:	2400      	movlt	r4, #0
 800af24:	2b00      	cmp	r3, #0
 800af26:	bfb9      	ittee	lt
 800af28:	9b06      	ldrlt	r3, [sp, #24]
 800af2a:	9a08      	ldrlt	r2, [sp, #32]
 800af2c:	9f06      	ldrge	r7, [sp, #24]
 800af2e:	9b08      	ldrge	r3, [sp, #32]
 800af30:	bfbc      	itt	lt
 800af32:	1a9f      	sublt	r7, r3, r2
 800af34:	2300      	movlt	r3, #0
 800af36:	e73b      	b.n	800adb0 <_dtoa_r+0x748>
 800af38:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800af3a:	9f06      	ldr	r7, [sp, #24]
 800af3c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800af3e:	e742      	b.n	800adc6 <_dtoa_r+0x75e>
 800af40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af42:	e76b      	b.n	800ae1c <_dtoa_r+0x7b4>
 800af44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af46:	2b01      	cmp	r3, #1
 800af48:	dc19      	bgt.n	800af7e <_dtoa_r+0x916>
 800af4a:	9b04      	ldr	r3, [sp, #16]
 800af4c:	b9bb      	cbnz	r3, 800af7e <_dtoa_r+0x916>
 800af4e:	9b05      	ldr	r3, [sp, #20]
 800af50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af54:	b99b      	cbnz	r3, 800af7e <_dtoa_r+0x916>
 800af56:	9b05      	ldr	r3, [sp, #20]
 800af58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800af5c:	0d1b      	lsrs	r3, r3, #20
 800af5e:	051b      	lsls	r3, r3, #20
 800af60:	b183      	cbz	r3, 800af84 <_dtoa_r+0x91c>
 800af62:	9b06      	ldr	r3, [sp, #24]
 800af64:	3301      	adds	r3, #1
 800af66:	9306      	str	r3, [sp, #24]
 800af68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af6a:	3301      	adds	r3, #1
 800af6c:	9309      	str	r3, [sp, #36]	; 0x24
 800af6e:	f04f 0801 	mov.w	r8, #1
 800af72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af74:	2b00      	cmp	r3, #0
 800af76:	f47f af6a 	bne.w	800ae4e <_dtoa_r+0x7e6>
 800af7a:	2001      	movs	r0, #1
 800af7c:	e76f      	b.n	800ae5e <_dtoa_r+0x7f6>
 800af7e:	f04f 0800 	mov.w	r8, #0
 800af82:	e7f6      	b.n	800af72 <_dtoa_r+0x90a>
 800af84:	4698      	mov	r8, r3
 800af86:	e7f4      	b.n	800af72 <_dtoa_r+0x90a>
 800af88:	f43f af7d 	beq.w	800ae86 <_dtoa_r+0x81e>
 800af8c:	4618      	mov	r0, r3
 800af8e:	301c      	adds	r0, #28
 800af90:	e772      	b.n	800ae78 <_dtoa_r+0x810>
 800af92:	9b08      	ldr	r3, [sp, #32]
 800af94:	2b00      	cmp	r3, #0
 800af96:	dc36      	bgt.n	800b006 <_dtoa_r+0x99e>
 800af98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800af9a:	2b02      	cmp	r3, #2
 800af9c:	dd33      	ble.n	800b006 <_dtoa_r+0x99e>
 800af9e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800afa2:	f1b9 0f00 	cmp.w	r9, #0
 800afa6:	d10d      	bne.n	800afc4 <_dtoa_r+0x95c>
 800afa8:	4621      	mov	r1, r4
 800afaa:	464b      	mov	r3, r9
 800afac:	2205      	movs	r2, #5
 800afae:	4628      	mov	r0, r5
 800afb0:	f000 fd32 	bl	800ba18 <__multadd>
 800afb4:	4601      	mov	r1, r0
 800afb6:	4604      	mov	r4, r0
 800afb8:	4658      	mov	r0, fp
 800afba:	f000 ff93 	bl	800bee4 <__mcmp>
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f73f adb8 	bgt.w	800ab34 <_dtoa_r+0x4cc>
 800afc4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800afc6:	9f03      	ldr	r7, [sp, #12]
 800afc8:	ea6f 0a03 	mvn.w	sl, r3
 800afcc:	f04f 0800 	mov.w	r8, #0
 800afd0:	4621      	mov	r1, r4
 800afd2:	4628      	mov	r0, r5
 800afd4:	f000 fcfe 	bl	800b9d4 <_Bfree>
 800afd8:	2e00      	cmp	r6, #0
 800afda:	f43f aea7 	beq.w	800ad2c <_dtoa_r+0x6c4>
 800afde:	f1b8 0f00 	cmp.w	r8, #0
 800afe2:	d005      	beq.n	800aff0 <_dtoa_r+0x988>
 800afe4:	45b0      	cmp	r8, r6
 800afe6:	d003      	beq.n	800aff0 <_dtoa_r+0x988>
 800afe8:	4641      	mov	r1, r8
 800afea:	4628      	mov	r0, r5
 800afec:	f000 fcf2 	bl	800b9d4 <_Bfree>
 800aff0:	4631      	mov	r1, r6
 800aff2:	4628      	mov	r0, r5
 800aff4:	f000 fcee 	bl	800b9d4 <_Bfree>
 800aff8:	e698      	b.n	800ad2c <_dtoa_r+0x6c4>
 800affa:	2400      	movs	r4, #0
 800affc:	4626      	mov	r6, r4
 800affe:	e7e1      	b.n	800afc4 <_dtoa_r+0x95c>
 800b000:	46c2      	mov	sl, r8
 800b002:	4626      	mov	r6, r4
 800b004:	e596      	b.n	800ab34 <_dtoa_r+0x4cc>
 800b006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b008:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f000 80fd 	beq.w	800b20c <_dtoa_r+0xba4>
 800b012:	2f00      	cmp	r7, #0
 800b014:	dd05      	ble.n	800b022 <_dtoa_r+0x9ba>
 800b016:	4631      	mov	r1, r6
 800b018:	463a      	mov	r2, r7
 800b01a:	4628      	mov	r0, r5
 800b01c:	f000 fef2 	bl	800be04 <__lshift>
 800b020:	4606      	mov	r6, r0
 800b022:	f1b8 0f00 	cmp.w	r8, #0
 800b026:	d05c      	beq.n	800b0e2 <_dtoa_r+0xa7a>
 800b028:	6871      	ldr	r1, [r6, #4]
 800b02a:	4628      	mov	r0, r5
 800b02c:	f000 fc92 	bl	800b954 <_Balloc>
 800b030:	4607      	mov	r7, r0
 800b032:	b928      	cbnz	r0, 800b040 <_dtoa_r+0x9d8>
 800b034:	4b80      	ldr	r3, [pc, #512]	; (800b238 <_dtoa_r+0xbd0>)
 800b036:	4602      	mov	r2, r0
 800b038:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b03c:	f7ff bb28 	b.w	800a690 <_dtoa_r+0x28>
 800b040:	6932      	ldr	r2, [r6, #16]
 800b042:	3202      	adds	r2, #2
 800b044:	0092      	lsls	r2, r2, #2
 800b046:	f106 010c 	add.w	r1, r6, #12
 800b04a:	300c      	adds	r0, #12
 800b04c:	f7fd fc64 	bl	8008918 <memcpy>
 800b050:	2201      	movs	r2, #1
 800b052:	4639      	mov	r1, r7
 800b054:	4628      	mov	r0, r5
 800b056:	f000 fed5 	bl	800be04 <__lshift>
 800b05a:	9b03      	ldr	r3, [sp, #12]
 800b05c:	3301      	adds	r3, #1
 800b05e:	9308      	str	r3, [sp, #32]
 800b060:	9b03      	ldr	r3, [sp, #12]
 800b062:	444b      	add	r3, r9
 800b064:	930a      	str	r3, [sp, #40]	; 0x28
 800b066:	9b04      	ldr	r3, [sp, #16]
 800b068:	f003 0301 	and.w	r3, r3, #1
 800b06c:	46b0      	mov	r8, r6
 800b06e:	9309      	str	r3, [sp, #36]	; 0x24
 800b070:	4606      	mov	r6, r0
 800b072:	9b08      	ldr	r3, [sp, #32]
 800b074:	4621      	mov	r1, r4
 800b076:	3b01      	subs	r3, #1
 800b078:	4658      	mov	r0, fp
 800b07a:	9304      	str	r3, [sp, #16]
 800b07c:	f7ff fa6c 	bl	800a558 <quorem>
 800b080:	4603      	mov	r3, r0
 800b082:	3330      	adds	r3, #48	; 0x30
 800b084:	9006      	str	r0, [sp, #24]
 800b086:	4641      	mov	r1, r8
 800b088:	4658      	mov	r0, fp
 800b08a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b08c:	f000 ff2a 	bl	800bee4 <__mcmp>
 800b090:	4632      	mov	r2, r6
 800b092:	4681      	mov	r9, r0
 800b094:	4621      	mov	r1, r4
 800b096:	4628      	mov	r0, r5
 800b098:	f000 ff40 	bl	800bf1c <__mdiff>
 800b09c:	68c2      	ldr	r2, [r0, #12]
 800b09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0a0:	4607      	mov	r7, r0
 800b0a2:	bb02      	cbnz	r2, 800b0e6 <_dtoa_r+0xa7e>
 800b0a4:	4601      	mov	r1, r0
 800b0a6:	4658      	mov	r0, fp
 800b0a8:	f000 ff1c 	bl	800bee4 <__mcmp>
 800b0ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	4639      	mov	r1, r7
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800b0b8:	f000 fc8c 	bl	800b9d4 <_Bfree>
 800b0bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b0be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0c0:	9f08      	ldr	r7, [sp, #32]
 800b0c2:	ea43 0102 	orr.w	r1, r3, r2
 800b0c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c8:	430b      	orrs	r3, r1
 800b0ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0cc:	d10d      	bne.n	800b0ea <_dtoa_r+0xa82>
 800b0ce:	2b39      	cmp	r3, #57	; 0x39
 800b0d0:	d029      	beq.n	800b126 <_dtoa_r+0xabe>
 800b0d2:	f1b9 0f00 	cmp.w	r9, #0
 800b0d6:	dd01      	ble.n	800b0dc <_dtoa_r+0xa74>
 800b0d8:	9b06      	ldr	r3, [sp, #24]
 800b0da:	3331      	adds	r3, #49	; 0x31
 800b0dc:	9a04      	ldr	r2, [sp, #16]
 800b0de:	7013      	strb	r3, [r2, #0]
 800b0e0:	e776      	b.n	800afd0 <_dtoa_r+0x968>
 800b0e2:	4630      	mov	r0, r6
 800b0e4:	e7b9      	b.n	800b05a <_dtoa_r+0x9f2>
 800b0e6:	2201      	movs	r2, #1
 800b0e8:	e7e2      	b.n	800b0b0 <_dtoa_r+0xa48>
 800b0ea:	f1b9 0f00 	cmp.w	r9, #0
 800b0ee:	db06      	blt.n	800b0fe <_dtoa_r+0xa96>
 800b0f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800b0f2:	ea41 0909 	orr.w	r9, r1, r9
 800b0f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b0f8:	ea59 0101 	orrs.w	r1, r9, r1
 800b0fc:	d120      	bne.n	800b140 <_dtoa_r+0xad8>
 800b0fe:	2a00      	cmp	r2, #0
 800b100:	ddec      	ble.n	800b0dc <_dtoa_r+0xa74>
 800b102:	4659      	mov	r1, fp
 800b104:	2201      	movs	r2, #1
 800b106:	4628      	mov	r0, r5
 800b108:	9308      	str	r3, [sp, #32]
 800b10a:	f000 fe7b 	bl	800be04 <__lshift>
 800b10e:	4621      	mov	r1, r4
 800b110:	4683      	mov	fp, r0
 800b112:	f000 fee7 	bl	800bee4 <__mcmp>
 800b116:	2800      	cmp	r0, #0
 800b118:	9b08      	ldr	r3, [sp, #32]
 800b11a:	dc02      	bgt.n	800b122 <_dtoa_r+0xaba>
 800b11c:	d1de      	bne.n	800b0dc <_dtoa_r+0xa74>
 800b11e:	07da      	lsls	r2, r3, #31
 800b120:	d5dc      	bpl.n	800b0dc <_dtoa_r+0xa74>
 800b122:	2b39      	cmp	r3, #57	; 0x39
 800b124:	d1d8      	bne.n	800b0d8 <_dtoa_r+0xa70>
 800b126:	9a04      	ldr	r2, [sp, #16]
 800b128:	2339      	movs	r3, #57	; 0x39
 800b12a:	7013      	strb	r3, [r2, #0]
 800b12c:	463b      	mov	r3, r7
 800b12e:	461f      	mov	r7, r3
 800b130:	3b01      	subs	r3, #1
 800b132:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800b136:	2a39      	cmp	r2, #57	; 0x39
 800b138:	d050      	beq.n	800b1dc <_dtoa_r+0xb74>
 800b13a:	3201      	adds	r2, #1
 800b13c:	701a      	strb	r2, [r3, #0]
 800b13e:	e747      	b.n	800afd0 <_dtoa_r+0x968>
 800b140:	2a00      	cmp	r2, #0
 800b142:	dd03      	ble.n	800b14c <_dtoa_r+0xae4>
 800b144:	2b39      	cmp	r3, #57	; 0x39
 800b146:	d0ee      	beq.n	800b126 <_dtoa_r+0xabe>
 800b148:	3301      	adds	r3, #1
 800b14a:	e7c7      	b.n	800b0dc <_dtoa_r+0xa74>
 800b14c:	9a08      	ldr	r2, [sp, #32]
 800b14e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b150:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b154:	428a      	cmp	r2, r1
 800b156:	d02a      	beq.n	800b1ae <_dtoa_r+0xb46>
 800b158:	4659      	mov	r1, fp
 800b15a:	2300      	movs	r3, #0
 800b15c:	220a      	movs	r2, #10
 800b15e:	4628      	mov	r0, r5
 800b160:	f000 fc5a 	bl	800ba18 <__multadd>
 800b164:	45b0      	cmp	r8, r6
 800b166:	4683      	mov	fp, r0
 800b168:	f04f 0300 	mov.w	r3, #0
 800b16c:	f04f 020a 	mov.w	r2, #10
 800b170:	4641      	mov	r1, r8
 800b172:	4628      	mov	r0, r5
 800b174:	d107      	bne.n	800b186 <_dtoa_r+0xb1e>
 800b176:	f000 fc4f 	bl	800ba18 <__multadd>
 800b17a:	4680      	mov	r8, r0
 800b17c:	4606      	mov	r6, r0
 800b17e:	9b08      	ldr	r3, [sp, #32]
 800b180:	3301      	adds	r3, #1
 800b182:	9308      	str	r3, [sp, #32]
 800b184:	e775      	b.n	800b072 <_dtoa_r+0xa0a>
 800b186:	f000 fc47 	bl	800ba18 <__multadd>
 800b18a:	4631      	mov	r1, r6
 800b18c:	4680      	mov	r8, r0
 800b18e:	2300      	movs	r3, #0
 800b190:	220a      	movs	r2, #10
 800b192:	4628      	mov	r0, r5
 800b194:	f000 fc40 	bl	800ba18 <__multadd>
 800b198:	4606      	mov	r6, r0
 800b19a:	e7f0      	b.n	800b17e <_dtoa_r+0xb16>
 800b19c:	f1b9 0f00 	cmp.w	r9, #0
 800b1a0:	9a03      	ldr	r2, [sp, #12]
 800b1a2:	bfcc      	ite	gt
 800b1a4:	464f      	movgt	r7, r9
 800b1a6:	2701      	movle	r7, #1
 800b1a8:	4417      	add	r7, r2
 800b1aa:	f04f 0800 	mov.w	r8, #0
 800b1ae:	4659      	mov	r1, fp
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	9308      	str	r3, [sp, #32]
 800b1b6:	f000 fe25 	bl	800be04 <__lshift>
 800b1ba:	4621      	mov	r1, r4
 800b1bc:	4683      	mov	fp, r0
 800b1be:	f000 fe91 	bl	800bee4 <__mcmp>
 800b1c2:	2800      	cmp	r0, #0
 800b1c4:	dcb2      	bgt.n	800b12c <_dtoa_r+0xac4>
 800b1c6:	d102      	bne.n	800b1ce <_dtoa_r+0xb66>
 800b1c8:	9b08      	ldr	r3, [sp, #32]
 800b1ca:	07db      	lsls	r3, r3, #31
 800b1cc:	d4ae      	bmi.n	800b12c <_dtoa_r+0xac4>
 800b1ce:	463b      	mov	r3, r7
 800b1d0:	461f      	mov	r7, r3
 800b1d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1d6:	2a30      	cmp	r2, #48	; 0x30
 800b1d8:	d0fa      	beq.n	800b1d0 <_dtoa_r+0xb68>
 800b1da:	e6f9      	b.n	800afd0 <_dtoa_r+0x968>
 800b1dc:	9a03      	ldr	r2, [sp, #12]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d1a5      	bne.n	800b12e <_dtoa_r+0xac6>
 800b1e2:	f10a 0a01 	add.w	sl, sl, #1
 800b1e6:	2331      	movs	r3, #49	; 0x31
 800b1e8:	e779      	b.n	800b0de <_dtoa_r+0xa76>
 800b1ea:	4b14      	ldr	r3, [pc, #80]	; (800b23c <_dtoa_r+0xbd4>)
 800b1ec:	f7ff baa7 	b.w	800a73e <_dtoa_r+0xd6>
 800b1f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f47f aa80 	bne.w	800a6f8 <_dtoa_r+0x90>
 800b1f8:	4b11      	ldr	r3, [pc, #68]	; (800b240 <_dtoa_r+0xbd8>)
 800b1fa:	f7ff baa0 	b.w	800a73e <_dtoa_r+0xd6>
 800b1fe:	f1b9 0f00 	cmp.w	r9, #0
 800b202:	dc03      	bgt.n	800b20c <_dtoa_r+0xba4>
 800b204:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b206:	2b02      	cmp	r3, #2
 800b208:	f73f aecb 	bgt.w	800afa2 <_dtoa_r+0x93a>
 800b20c:	9f03      	ldr	r7, [sp, #12]
 800b20e:	4621      	mov	r1, r4
 800b210:	4658      	mov	r0, fp
 800b212:	f7ff f9a1 	bl	800a558 <quorem>
 800b216:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b21a:	f807 3b01 	strb.w	r3, [r7], #1
 800b21e:	9a03      	ldr	r2, [sp, #12]
 800b220:	1aba      	subs	r2, r7, r2
 800b222:	4591      	cmp	r9, r2
 800b224:	ddba      	ble.n	800b19c <_dtoa_r+0xb34>
 800b226:	4659      	mov	r1, fp
 800b228:	2300      	movs	r3, #0
 800b22a:	220a      	movs	r2, #10
 800b22c:	4628      	mov	r0, r5
 800b22e:	f000 fbf3 	bl	800ba18 <__multadd>
 800b232:	4683      	mov	fp, r0
 800b234:	e7eb      	b.n	800b20e <_dtoa_r+0xba6>
 800b236:	bf00      	nop
 800b238:	0800d728 	.word	0x0800d728
 800b23c:	0800d52c 	.word	0x0800d52c
 800b240:	0800d6a9 	.word	0x0800d6a9

0800b244 <rshift>:
 800b244:	6903      	ldr	r3, [r0, #16]
 800b246:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b24a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b24e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b252:	f100 0414 	add.w	r4, r0, #20
 800b256:	dd45      	ble.n	800b2e4 <rshift+0xa0>
 800b258:	f011 011f 	ands.w	r1, r1, #31
 800b25c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b260:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b264:	d10c      	bne.n	800b280 <rshift+0x3c>
 800b266:	f100 0710 	add.w	r7, r0, #16
 800b26a:	4629      	mov	r1, r5
 800b26c:	42b1      	cmp	r1, r6
 800b26e:	d334      	bcc.n	800b2da <rshift+0x96>
 800b270:	1a9b      	subs	r3, r3, r2
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	1eea      	subs	r2, r5, #3
 800b276:	4296      	cmp	r6, r2
 800b278:	bf38      	it	cc
 800b27a:	2300      	movcc	r3, #0
 800b27c:	4423      	add	r3, r4
 800b27e:	e015      	b.n	800b2ac <rshift+0x68>
 800b280:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b284:	f1c1 0820 	rsb	r8, r1, #32
 800b288:	40cf      	lsrs	r7, r1
 800b28a:	f105 0e04 	add.w	lr, r5, #4
 800b28e:	46a1      	mov	r9, r4
 800b290:	4576      	cmp	r6, lr
 800b292:	46f4      	mov	ip, lr
 800b294:	d815      	bhi.n	800b2c2 <rshift+0x7e>
 800b296:	1a9a      	subs	r2, r3, r2
 800b298:	0092      	lsls	r2, r2, #2
 800b29a:	3a04      	subs	r2, #4
 800b29c:	3501      	adds	r5, #1
 800b29e:	42ae      	cmp	r6, r5
 800b2a0:	bf38      	it	cc
 800b2a2:	2200      	movcc	r2, #0
 800b2a4:	18a3      	adds	r3, r4, r2
 800b2a6:	50a7      	str	r7, [r4, r2]
 800b2a8:	b107      	cbz	r7, 800b2ac <rshift+0x68>
 800b2aa:	3304      	adds	r3, #4
 800b2ac:	1b1a      	subs	r2, r3, r4
 800b2ae:	42a3      	cmp	r3, r4
 800b2b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b2b4:	bf08      	it	eq
 800b2b6:	2300      	moveq	r3, #0
 800b2b8:	6102      	str	r2, [r0, #16]
 800b2ba:	bf08      	it	eq
 800b2bc:	6143      	streq	r3, [r0, #20]
 800b2be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2c2:	f8dc c000 	ldr.w	ip, [ip]
 800b2c6:	fa0c fc08 	lsl.w	ip, ip, r8
 800b2ca:	ea4c 0707 	orr.w	r7, ip, r7
 800b2ce:	f849 7b04 	str.w	r7, [r9], #4
 800b2d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b2d6:	40cf      	lsrs	r7, r1
 800b2d8:	e7da      	b.n	800b290 <rshift+0x4c>
 800b2da:	f851 cb04 	ldr.w	ip, [r1], #4
 800b2de:	f847 cf04 	str.w	ip, [r7, #4]!
 800b2e2:	e7c3      	b.n	800b26c <rshift+0x28>
 800b2e4:	4623      	mov	r3, r4
 800b2e6:	e7e1      	b.n	800b2ac <rshift+0x68>

0800b2e8 <__hexdig_fun>:
 800b2e8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b2ec:	2b09      	cmp	r3, #9
 800b2ee:	d802      	bhi.n	800b2f6 <__hexdig_fun+0xe>
 800b2f0:	3820      	subs	r0, #32
 800b2f2:	b2c0      	uxtb	r0, r0
 800b2f4:	4770      	bx	lr
 800b2f6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b2fa:	2b05      	cmp	r3, #5
 800b2fc:	d801      	bhi.n	800b302 <__hexdig_fun+0x1a>
 800b2fe:	3847      	subs	r0, #71	; 0x47
 800b300:	e7f7      	b.n	800b2f2 <__hexdig_fun+0xa>
 800b302:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b306:	2b05      	cmp	r3, #5
 800b308:	d801      	bhi.n	800b30e <__hexdig_fun+0x26>
 800b30a:	3827      	subs	r0, #39	; 0x27
 800b30c:	e7f1      	b.n	800b2f2 <__hexdig_fun+0xa>
 800b30e:	2000      	movs	r0, #0
 800b310:	4770      	bx	lr
	...

0800b314 <__gethex>:
 800b314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b318:	b08b      	sub	sp, #44	; 0x2c
 800b31a:	468b      	mov	fp, r1
 800b31c:	9305      	str	r3, [sp, #20]
 800b31e:	4bb2      	ldr	r3, [pc, #712]	; (800b5e8 <__gethex+0x2d4>)
 800b320:	9002      	str	r0, [sp, #8]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	9303      	str	r3, [sp, #12]
 800b326:	4618      	mov	r0, r3
 800b328:	4690      	mov	r8, r2
 800b32a:	f7f4 ff29 	bl	8000180 <strlen>
 800b32e:	9b03      	ldr	r3, [sp, #12]
 800b330:	f8db 2000 	ldr.w	r2, [fp]
 800b334:	4403      	add	r3, r0
 800b336:	4682      	mov	sl, r0
 800b338:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b33c:	9306      	str	r3, [sp, #24]
 800b33e:	1c93      	adds	r3, r2, #2
 800b340:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b344:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b348:	32fe      	adds	r2, #254	; 0xfe
 800b34a:	18d1      	adds	r1, r2, r3
 800b34c:	461f      	mov	r7, r3
 800b34e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b352:	9101      	str	r1, [sp, #4]
 800b354:	2830      	cmp	r0, #48	; 0x30
 800b356:	d0f8      	beq.n	800b34a <__gethex+0x36>
 800b358:	f7ff ffc6 	bl	800b2e8 <__hexdig_fun>
 800b35c:	4604      	mov	r4, r0
 800b35e:	2800      	cmp	r0, #0
 800b360:	d13a      	bne.n	800b3d8 <__gethex+0xc4>
 800b362:	9903      	ldr	r1, [sp, #12]
 800b364:	4652      	mov	r2, sl
 800b366:	4638      	mov	r0, r7
 800b368:	f001 f91e 	bl	800c5a8 <strncmp>
 800b36c:	4605      	mov	r5, r0
 800b36e:	2800      	cmp	r0, #0
 800b370:	d166      	bne.n	800b440 <__gethex+0x12c>
 800b372:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b376:	eb07 060a 	add.w	r6, r7, sl
 800b37a:	f7ff ffb5 	bl	800b2e8 <__hexdig_fun>
 800b37e:	2800      	cmp	r0, #0
 800b380:	d060      	beq.n	800b444 <__gethex+0x130>
 800b382:	4633      	mov	r3, r6
 800b384:	7818      	ldrb	r0, [r3, #0]
 800b386:	2830      	cmp	r0, #48	; 0x30
 800b388:	461f      	mov	r7, r3
 800b38a:	f103 0301 	add.w	r3, r3, #1
 800b38e:	d0f9      	beq.n	800b384 <__gethex+0x70>
 800b390:	f7ff ffaa 	bl	800b2e8 <__hexdig_fun>
 800b394:	2301      	movs	r3, #1
 800b396:	fab0 f480 	clz	r4, r0
 800b39a:	0964      	lsrs	r4, r4, #5
 800b39c:	4635      	mov	r5, r6
 800b39e:	9301      	str	r3, [sp, #4]
 800b3a0:	463a      	mov	r2, r7
 800b3a2:	4616      	mov	r6, r2
 800b3a4:	3201      	adds	r2, #1
 800b3a6:	7830      	ldrb	r0, [r6, #0]
 800b3a8:	f7ff ff9e 	bl	800b2e8 <__hexdig_fun>
 800b3ac:	2800      	cmp	r0, #0
 800b3ae:	d1f8      	bne.n	800b3a2 <__gethex+0x8e>
 800b3b0:	9903      	ldr	r1, [sp, #12]
 800b3b2:	4652      	mov	r2, sl
 800b3b4:	4630      	mov	r0, r6
 800b3b6:	f001 f8f7 	bl	800c5a8 <strncmp>
 800b3ba:	b980      	cbnz	r0, 800b3de <__gethex+0xca>
 800b3bc:	b94d      	cbnz	r5, 800b3d2 <__gethex+0xbe>
 800b3be:	eb06 050a 	add.w	r5, r6, sl
 800b3c2:	462a      	mov	r2, r5
 800b3c4:	4616      	mov	r6, r2
 800b3c6:	3201      	adds	r2, #1
 800b3c8:	7830      	ldrb	r0, [r6, #0]
 800b3ca:	f7ff ff8d 	bl	800b2e8 <__hexdig_fun>
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	d1f8      	bne.n	800b3c4 <__gethex+0xb0>
 800b3d2:	1bad      	subs	r5, r5, r6
 800b3d4:	00ad      	lsls	r5, r5, #2
 800b3d6:	e004      	b.n	800b3e2 <__gethex+0xce>
 800b3d8:	2400      	movs	r4, #0
 800b3da:	4625      	mov	r5, r4
 800b3dc:	e7e0      	b.n	800b3a0 <__gethex+0x8c>
 800b3de:	2d00      	cmp	r5, #0
 800b3e0:	d1f7      	bne.n	800b3d2 <__gethex+0xbe>
 800b3e2:	7833      	ldrb	r3, [r6, #0]
 800b3e4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3e8:	2b50      	cmp	r3, #80	; 0x50
 800b3ea:	d139      	bne.n	800b460 <__gethex+0x14c>
 800b3ec:	7873      	ldrb	r3, [r6, #1]
 800b3ee:	2b2b      	cmp	r3, #43	; 0x2b
 800b3f0:	d02a      	beq.n	800b448 <__gethex+0x134>
 800b3f2:	2b2d      	cmp	r3, #45	; 0x2d
 800b3f4:	d02c      	beq.n	800b450 <__gethex+0x13c>
 800b3f6:	1c71      	adds	r1, r6, #1
 800b3f8:	f04f 0900 	mov.w	r9, #0
 800b3fc:	7808      	ldrb	r0, [r1, #0]
 800b3fe:	f7ff ff73 	bl	800b2e8 <__hexdig_fun>
 800b402:	1e43      	subs	r3, r0, #1
 800b404:	b2db      	uxtb	r3, r3
 800b406:	2b18      	cmp	r3, #24
 800b408:	d82a      	bhi.n	800b460 <__gethex+0x14c>
 800b40a:	f1a0 0210 	sub.w	r2, r0, #16
 800b40e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b412:	f7ff ff69 	bl	800b2e8 <__hexdig_fun>
 800b416:	1e43      	subs	r3, r0, #1
 800b418:	b2db      	uxtb	r3, r3
 800b41a:	2b18      	cmp	r3, #24
 800b41c:	d91b      	bls.n	800b456 <__gethex+0x142>
 800b41e:	f1b9 0f00 	cmp.w	r9, #0
 800b422:	d000      	beq.n	800b426 <__gethex+0x112>
 800b424:	4252      	negs	r2, r2
 800b426:	4415      	add	r5, r2
 800b428:	f8cb 1000 	str.w	r1, [fp]
 800b42c:	b1d4      	cbz	r4, 800b464 <__gethex+0x150>
 800b42e:	9b01      	ldr	r3, [sp, #4]
 800b430:	2b00      	cmp	r3, #0
 800b432:	bf14      	ite	ne
 800b434:	2700      	movne	r7, #0
 800b436:	2706      	moveq	r7, #6
 800b438:	4638      	mov	r0, r7
 800b43a:	b00b      	add	sp, #44	; 0x2c
 800b43c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b440:	463e      	mov	r6, r7
 800b442:	4625      	mov	r5, r4
 800b444:	2401      	movs	r4, #1
 800b446:	e7cc      	b.n	800b3e2 <__gethex+0xce>
 800b448:	f04f 0900 	mov.w	r9, #0
 800b44c:	1cb1      	adds	r1, r6, #2
 800b44e:	e7d5      	b.n	800b3fc <__gethex+0xe8>
 800b450:	f04f 0901 	mov.w	r9, #1
 800b454:	e7fa      	b.n	800b44c <__gethex+0x138>
 800b456:	230a      	movs	r3, #10
 800b458:	fb03 0202 	mla	r2, r3, r2, r0
 800b45c:	3a10      	subs	r2, #16
 800b45e:	e7d6      	b.n	800b40e <__gethex+0xfa>
 800b460:	4631      	mov	r1, r6
 800b462:	e7e1      	b.n	800b428 <__gethex+0x114>
 800b464:	1bf3      	subs	r3, r6, r7
 800b466:	3b01      	subs	r3, #1
 800b468:	4621      	mov	r1, r4
 800b46a:	2b07      	cmp	r3, #7
 800b46c:	dc0a      	bgt.n	800b484 <__gethex+0x170>
 800b46e:	9802      	ldr	r0, [sp, #8]
 800b470:	f000 fa70 	bl	800b954 <_Balloc>
 800b474:	4604      	mov	r4, r0
 800b476:	b940      	cbnz	r0, 800b48a <__gethex+0x176>
 800b478:	4b5c      	ldr	r3, [pc, #368]	; (800b5ec <__gethex+0x2d8>)
 800b47a:	4602      	mov	r2, r0
 800b47c:	21de      	movs	r1, #222	; 0xde
 800b47e:	485c      	ldr	r0, [pc, #368]	; (800b5f0 <__gethex+0x2dc>)
 800b480:	f001 f8b4 	bl	800c5ec <__assert_func>
 800b484:	3101      	adds	r1, #1
 800b486:	105b      	asrs	r3, r3, #1
 800b488:	e7ef      	b.n	800b46a <__gethex+0x156>
 800b48a:	f100 0914 	add.w	r9, r0, #20
 800b48e:	f04f 0b00 	mov.w	fp, #0
 800b492:	f1ca 0301 	rsb	r3, sl, #1
 800b496:	f8cd 9010 	str.w	r9, [sp, #16]
 800b49a:	f8cd b004 	str.w	fp, [sp, #4]
 800b49e:	9308      	str	r3, [sp, #32]
 800b4a0:	42b7      	cmp	r7, r6
 800b4a2:	d33f      	bcc.n	800b524 <__gethex+0x210>
 800b4a4:	9f04      	ldr	r7, [sp, #16]
 800b4a6:	9b01      	ldr	r3, [sp, #4]
 800b4a8:	f847 3b04 	str.w	r3, [r7], #4
 800b4ac:	eba7 0709 	sub.w	r7, r7, r9
 800b4b0:	10bf      	asrs	r7, r7, #2
 800b4b2:	6127      	str	r7, [r4, #16]
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f000 fb3f 	bl	800bb38 <__hi0bits>
 800b4ba:	017f      	lsls	r7, r7, #5
 800b4bc:	f8d8 6000 	ldr.w	r6, [r8]
 800b4c0:	1a3f      	subs	r7, r7, r0
 800b4c2:	42b7      	cmp	r7, r6
 800b4c4:	dd62      	ble.n	800b58c <__gethex+0x278>
 800b4c6:	1bbf      	subs	r7, r7, r6
 800b4c8:	4639      	mov	r1, r7
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f000 fed5 	bl	800c27a <__any_on>
 800b4d0:	4682      	mov	sl, r0
 800b4d2:	b1a8      	cbz	r0, 800b500 <__gethex+0x1ec>
 800b4d4:	1e7b      	subs	r3, r7, #1
 800b4d6:	1159      	asrs	r1, r3, #5
 800b4d8:	f003 021f 	and.w	r2, r3, #31
 800b4dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b4e0:	f04f 0a01 	mov.w	sl, #1
 800b4e4:	fa0a f202 	lsl.w	r2, sl, r2
 800b4e8:	420a      	tst	r2, r1
 800b4ea:	d009      	beq.n	800b500 <__gethex+0x1ec>
 800b4ec:	4553      	cmp	r3, sl
 800b4ee:	dd05      	ble.n	800b4fc <__gethex+0x1e8>
 800b4f0:	1eb9      	subs	r1, r7, #2
 800b4f2:	4620      	mov	r0, r4
 800b4f4:	f000 fec1 	bl	800c27a <__any_on>
 800b4f8:	2800      	cmp	r0, #0
 800b4fa:	d144      	bne.n	800b586 <__gethex+0x272>
 800b4fc:	f04f 0a02 	mov.w	sl, #2
 800b500:	4639      	mov	r1, r7
 800b502:	4620      	mov	r0, r4
 800b504:	f7ff fe9e 	bl	800b244 <rshift>
 800b508:	443d      	add	r5, r7
 800b50a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b50e:	42ab      	cmp	r3, r5
 800b510:	da4a      	bge.n	800b5a8 <__gethex+0x294>
 800b512:	9802      	ldr	r0, [sp, #8]
 800b514:	4621      	mov	r1, r4
 800b516:	f000 fa5d 	bl	800b9d4 <_Bfree>
 800b51a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b51c:	2300      	movs	r3, #0
 800b51e:	6013      	str	r3, [r2, #0]
 800b520:	27a3      	movs	r7, #163	; 0xa3
 800b522:	e789      	b.n	800b438 <__gethex+0x124>
 800b524:	1e73      	subs	r3, r6, #1
 800b526:	9a06      	ldr	r2, [sp, #24]
 800b528:	9307      	str	r3, [sp, #28]
 800b52a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b52e:	4293      	cmp	r3, r2
 800b530:	d019      	beq.n	800b566 <__gethex+0x252>
 800b532:	f1bb 0f20 	cmp.w	fp, #32
 800b536:	d107      	bne.n	800b548 <__gethex+0x234>
 800b538:	9b04      	ldr	r3, [sp, #16]
 800b53a:	9a01      	ldr	r2, [sp, #4]
 800b53c:	f843 2b04 	str.w	r2, [r3], #4
 800b540:	9304      	str	r3, [sp, #16]
 800b542:	2300      	movs	r3, #0
 800b544:	9301      	str	r3, [sp, #4]
 800b546:	469b      	mov	fp, r3
 800b548:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b54c:	f7ff fecc 	bl	800b2e8 <__hexdig_fun>
 800b550:	9b01      	ldr	r3, [sp, #4]
 800b552:	f000 000f 	and.w	r0, r0, #15
 800b556:	fa00 f00b 	lsl.w	r0, r0, fp
 800b55a:	4303      	orrs	r3, r0
 800b55c:	9301      	str	r3, [sp, #4]
 800b55e:	f10b 0b04 	add.w	fp, fp, #4
 800b562:	9b07      	ldr	r3, [sp, #28]
 800b564:	e00d      	b.n	800b582 <__gethex+0x26e>
 800b566:	9a08      	ldr	r2, [sp, #32]
 800b568:	1e73      	subs	r3, r6, #1
 800b56a:	4413      	add	r3, r2
 800b56c:	42bb      	cmp	r3, r7
 800b56e:	d3e0      	bcc.n	800b532 <__gethex+0x21e>
 800b570:	4618      	mov	r0, r3
 800b572:	9903      	ldr	r1, [sp, #12]
 800b574:	9309      	str	r3, [sp, #36]	; 0x24
 800b576:	4652      	mov	r2, sl
 800b578:	f001 f816 	bl	800c5a8 <strncmp>
 800b57c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b57e:	2800      	cmp	r0, #0
 800b580:	d1d7      	bne.n	800b532 <__gethex+0x21e>
 800b582:	461e      	mov	r6, r3
 800b584:	e78c      	b.n	800b4a0 <__gethex+0x18c>
 800b586:	f04f 0a03 	mov.w	sl, #3
 800b58a:	e7b9      	b.n	800b500 <__gethex+0x1ec>
 800b58c:	da09      	bge.n	800b5a2 <__gethex+0x28e>
 800b58e:	1bf7      	subs	r7, r6, r7
 800b590:	4621      	mov	r1, r4
 800b592:	9802      	ldr	r0, [sp, #8]
 800b594:	463a      	mov	r2, r7
 800b596:	f000 fc35 	bl	800be04 <__lshift>
 800b59a:	1bed      	subs	r5, r5, r7
 800b59c:	4604      	mov	r4, r0
 800b59e:	f100 0914 	add.w	r9, r0, #20
 800b5a2:	f04f 0a00 	mov.w	sl, #0
 800b5a6:	e7b0      	b.n	800b50a <__gethex+0x1f6>
 800b5a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b5ac:	42a8      	cmp	r0, r5
 800b5ae:	dd71      	ble.n	800b694 <__gethex+0x380>
 800b5b0:	1b45      	subs	r5, r0, r5
 800b5b2:	42ae      	cmp	r6, r5
 800b5b4:	dc35      	bgt.n	800b622 <__gethex+0x30e>
 800b5b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b5ba:	2b02      	cmp	r3, #2
 800b5bc:	d029      	beq.n	800b612 <__gethex+0x2fe>
 800b5be:	2b03      	cmp	r3, #3
 800b5c0:	d02b      	beq.n	800b61a <__gethex+0x306>
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	d11c      	bne.n	800b600 <__gethex+0x2ec>
 800b5c6:	42ae      	cmp	r6, r5
 800b5c8:	d11a      	bne.n	800b600 <__gethex+0x2ec>
 800b5ca:	2e01      	cmp	r6, #1
 800b5cc:	d112      	bne.n	800b5f4 <__gethex+0x2e0>
 800b5ce:	9a05      	ldr	r2, [sp, #20]
 800b5d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b5d4:	6013      	str	r3, [r2, #0]
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	6123      	str	r3, [r4, #16]
 800b5da:	f8c9 3000 	str.w	r3, [r9]
 800b5de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5e0:	2762      	movs	r7, #98	; 0x62
 800b5e2:	601c      	str	r4, [r3, #0]
 800b5e4:	e728      	b.n	800b438 <__gethex+0x124>
 800b5e6:	bf00      	nop
 800b5e8:	0800d7a0 	.word	0x0800d7a0
 800b5ec:	0800d728 	.word	0x0800d728
 800b5f0:	0800d739 	.word	0x0800d739
 800b5f4:	1e71      	subs	r1, r6, #1
 800b5f6:	4620      	mov	r0, r4
 800b5f8:	f000 fe3f 	bl	800c27a <__any_on>
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	d1e6      	bne.n	800b5ce <__gethex+0x2ba>
 800b600:	9802      	ldr	r0, [sp, #8]
 800b602:	4621      	mov	r1, r4
 800b604:	f000 f9e6 	bl	800b9d4 <_Bfree>
 800b608:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b60a:	2300      	movs	r3, #0
 800b60c:	6013      	str	r3, [r2, #0]
 800b60e:	2750      	movs	r7, #80	; 0x50
 800b610:	e712      	b.n	800b438 <__gethex+0x124>
 800b612:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b614:	2b00      	cmp	r3, #0
 800b616:	d1f3      	bne.n	800b600 <__gethex+0x2ec>
 800b618:	e7d9      	b.n	800b5ce <__gethex+0x2ba>
 800b61a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d1d6      	bne.n	800b5ce <__gethex+0x2ba>
 800b620:	e7ee      	b.n	800b600 <__gethex+0x2ec>
 800b622:	1e6f      	subs	r7, r5, #1
 800b624:	f1ba 0f00 	cmp.w	sl, #0
 800b628:	d131      	bne.n	800b68e <__gethex+0x37a>
 800b62a:	b127      	cbz	r7, 800b636 <__gethex+0x322>
 800b62c:	4639      	mov	r1, r7
 800b62e:	4620      	mov	r0, r4
 800b630:	f000 fe23 	bl	800c27a <__any_on>
 800b634:	4682      	mov	sl, r0
 800b636:	117b      	asrs	r3, r7, #5
 800b638:	2101      	movs	r1, #1
 800b63a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b63e:	f007 071f 	and.w	r7, r7, #31
 800b642:	fa01 f707 	lsl.w	r7, r1, r7
 800b646:	421f      	tst	r7, r3
 800b648:	4629      	mov	r1, r5
 800b64a:	4620      	mov	r0, r4
 800b64c:	bf18      	it	ne
 800b64e:	f04a 0a02 	orrne.w	sl, sl, #2
 800b652:	1b76      	subs	r6, r6, r5
 800b654:	f7ff fdf6 	bl	800b244 <rshift>
 800b658:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b65c:	2702      	movs	r7, #2
 800b65e:	f1ba 0f00 	cmp.w	sl, #0
 800b662:	d048      	beq.n	800b6f6 <__gethex+0x3e2>
 800b664:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d015      	beq.n	800b698 <__gethex+0x384>
 800b66c:	2b03      	cmp	r3, #3
 800b66e:	d017      	beq.n	800b6a0 <__gethex+0x38c>
 800b670:	2b01      	cmp	r3, #1
 800b672:	d109      	bne.n	800b688 <__gethex+0x374>
 800b674:	f01a 0f02 	tst.w	sl, #2
 800b678:	d006      	beq.n	800b688 <__gethex+0x374>
 800b67a:	f8d9 0000 	ldr.w	r0, [r9]
 800b67e:	ea4a 0a00 	orr.w	sl, sl, r0
 800b682:	f01a 0f01 	tst.w	sl, #1
 800b686:	d10e      	bne.n	800b6a6 <__gethex+0x392>
 800b688:	f047 0710 	orr.w	r7, r7, #16
 800b68c:	e033      	b.n	800b6f6 <__gethex+0x3e2>
 800b68e:	f04f 0a01 	mov.w	sl, #1
 800b692:	e7d0      	b.n	800b636 <__gethex+0x322>
 800b694:	2701      	movs	r7, #1
 800b696:	e7e2      	b.n	800b65e <__gethex+0x34a>
 800b698:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b69a:	f1c3 0301 	rsb	r3, r3, #1
 800b69e:	9315      	str	r3, [sp, #84]	; 0x54
 800b6a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d0f0      	beq.n	800b688 <__gethex+0x374>
 800b6a6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b6aa:	f104 0314 	add.w	r3, r4, #20
 800b6ae:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b6b2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b6b6:	f04f 0c00 	mov.w	ip, #0
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6c0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b6c4:	d01c      	beq.n	800b700 <__gethex+0x3ec>
 800b6c6:	3201      	adds	r2, #1
 800b6c8:	6002      	str	r2, [r0, #0]
 800b6ca:	2f02      	cmp	r7, #2
 800b6cc:	f104 0314 	add.w	r3, r4, #20
 800b6d0:	d13d      	bne.n	800b74e <__gethex+0x43a>
 800b6d2:	f8d8 2000 	ldr.w	r2, [r8]
 800b6d6:	3a01      	subs	r2, #1
 800b6d8:	42b2      	cmp	r2, r6
 800b6da:	d10a      	bne.n	800b6f2 <__gethex+0x3de>
 800b6dc:	1171      	asrs	r1, r6, #5
 800b6de:	2201      	movs	r2, #1
 800b6e0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b6e4:	f006 061f 	and.w	r6, r6, #31
 800b6e8:	fa02 f606 	lsl.w	r6, r2, r6
 800b6ec:	421e      	tst	r6, r3
 800b6ee:	bf18      	it	ne
 800b6f0:	4617      	movne	r7, r2
 800b6f2:	f047 0720 	orr.w	r7, r7, #32
 800b6f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b6f8:	601c      	str	r4, [r3, #0]
 800b6fa:	9b05      	ldr	r3, [sp, #20]
 800b6fc:	601d      	str	r5, [r3, #0]
 800b6fe:	e69b      	b.n	800b438 <__gethex+0x124>
 800b700:	4299      	cmp	r1, r3
 800b702:	f843 cc04 	str.w	ip, [r3, #-4]
 800b706:	d8d8      	bhi.n	800b6ba <__gethex+0x3a6>
 800b708:	68a3      	ldr	r3, [r4, #8]
 800b70a:	459b      	cmp	fp, r3
 800b70c:	db17      	blt.n	800b73e <__gethex+0x42a>
 800b70e:	6861      	ldr	r1, [r4, #4]
 800b710:	9802      	ldr	r0, [sp, #8]
 800b712:	3101      	adds	r1, #1
 800b714:	f000 f91e 	bl	800b954 <_Balloc>
 800b718:	4681      	mov	r9, r0
 800b71a:	b918      	cbnz	r0, 800b724 <__gethex+0x410>
 800b71c:	4b1a      	ldr	r3, [pc, #104]	; (800b788 <__gethex+0x474>)
 800b71e:	4602      	mov	r2, r0
 800b720:	2184      	movs	r1, #132	; 0x84
 800b722:	e6ac      	b.n	800b47e <__gethex+0x16a>
 800b724:	6922      	ldr	r2, [r4, #16]
 800b726:	3202      	adds	r2, #2
 800b728:	f104 010c 	add.w	r1, r4, #12
 800b72c:	0092      	lsls	r2, r2, #2
 800b72e:	300c      	adds	r0, #12
 800b730:	f7fd f8f2 	bl	8008918 <memcpy>
 800b734:	4621      	mov	r1, r4
 800b736:	9802      	ldr	r0, [sp, #8]
 800b738:	f000 f94c 	bl	800b9d4 <_Bfree>
 800b73c:	464c      	mov	r4, r9
 800b73e:	6923      	ldr	r3, [r4, #16]
 800b740:	1c5a      	adds	r2, r3, #1
 800b742:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b746:	6122      	str	r2, [r4, #16]
 800b748:	2201      	movs	r2, #1
 800b74a:	615a      	str	r2, [r3, #20]
 800b74c:	e7bd      	b.n	800b6ca <__gethex+0x3b6>
 800b74e:	6922      	ldr	r2, [r4, #16]
 800b750:	455a      	cmp	r2, fp
 800b752:	dd0b      	ble.n	800b76c <__gethex+0x458>
 800b754:	2101      	movs	r1, #1
 800b756:	4620      	mov	r0, r4
 800b758:	f7ff fd74 	bl	800b244 <rshift>
 800b75c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b760:	3501      	adds	r5, #1
 800b762:	42ab      	cmp	r3, r5
 800b764:	f6ff aed5 	blt.w	800b512 <__gethex+0x1fe>
 800b768:	2701      	movs	r7, #1
 800b76a:	e7c2      	b.n	800b6f2 <__gethex+0x3de>
 800b76c:	f016 061f 	ands.w	r6, r6, #31
 800b770:	d0fa      	beq.n	800b768 <__gethex+0x454>
 800b772:	4453      	add	r3, sl
 800b774:	f1c6 0620 	rsb	r6, r6, #32
 800b778:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b77c:	f000 f9dc 	bl	800bb38 <__hi0bits>
 800b780:	42b0      	cmp	r0, r6
 800b782:	dbe7      	blt.n	800b754 <__gethex+0x440>
 800b784:	e7f0      	b.n	800b768 <__gethex+0x454>
 800b786:	bf00      	nop
 800b788:	0800d728 	.word	0x0800d728

0800b78c <L_shift>:
 800b78c:	f1c2 0208 	rsb	r2, r2, #8
 800b790:	0092      	lsls	r2, r2, #2
 800b792:	b570      	push	{r4, r5, r6, lr}
 800b794:	f1c2 0620 	rsb	r6, r2, #32
 800b798:	6843      	ldr	r3, [r0, #4]
 800b79a:	6804      	ldr	r4, [r0, #0]
 800b79c:	fa03 f506 	lsl.w	r5, r3, r6
 800b7a0:	432c      	orrs	r4, r5
 800b7a2:	40d3      	lsrs	r3, r2
 800b7a4:	6004      	str	r4, [r0, #0]
 800b7a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800b7aa:	4288      	cmp	r0, r1
 800b7ac:	d3f4      	bcc.n	800b798 <L_shift+0xc>
 800b7ae:	bd70      	pop	{r4, r5, r6, pc}

0800b7b0 <__match>:
 800b7b0:	b530      	push	{r4, r5, lr}
 800b7b2:	6803      	ldr	r3, [r0, #0]
 800b7b4:	3301      	adds	r3, #1
 800b7b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7ba:	b914      	cbnz	r4, 800b7c2 <__match+0x12>
 800b7bc:	6003      	str	r3, [r0, #0]
 800b7be:	2001      	movs	r0, #1
 800b7c0:	bd30      	pop	{r4, r5, pc}
 800b7c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b7ca:	2d19      	cmp	r5, #25
 800b7cc:	bf98      	it	ls
 800b7ce:	3220      	addls	r2, #32
 800b7d0:	42a2      	cmp	r2, r4
 800b7d2:	d0f0      	beq.n	800b7b6 <__match+0x6>
 800b7d4:	2000      	movs	r0, #0
 800b7d6:	e7f3      	b.n	800b7c0 <__match+0x10>

0800b7d8 <__hexnan>:
 800b7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7dc:	680b      	ldr	r3, [r1, #0]
 800b7de:	115e      	asrs	r6, r3, #5
 800b7e0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b7e4:	f013 031f 	ands.w	r3, r3, #31
 800b7e8:	b087      	sub	sp, #28
 800b7ea:	bf18      	it	ne
 800b7ec:	3604      	addne	r6, #4
 800b7ee:	2500      	movs	r5, #0
 800b7f0:	1f37      	subs	r7, r6, #4
 800b7f2:	4690      	mov	r8, r2
 800b7f4:	6802      	ldr	r2, [r0, #0]
 800b7f6:	9301      	str	r3, [sp, #4]
 800b7f8:	4682      	mov	sl, r0
 800b7fa:	f846 5c04 	str.w	r5, [r6, #-4]
 800b7fe:	46b9      	mov	r9, r7
 800b800:	463c      	mov	r4, r7
 800b802:	9502      	str	r5, [sp, #8]
 800b804:	46ab      	mov	fp, r5
 800b806:	7851      	ldrb	r1, [r2, #1]
 800b808:	1c53      	adds	r3, r2, #1
 800b80a:	9303      	str	r3, [sp, #12]
 800b80c:	b341      	cbz	r1, 800b860 <__hexnan+0x88>
 800b80e:	4608      	mov	r0, r1
 800b810:	9205      	str	r2, [sp, #20]
 800b812:	9104      	str	r1, [sp, #16]
 800b814:	f7ff fd68 	bl	800b2e8 <__hexdig_fun>
 800b818:	2800      	cmp	r0, #0
 800b81a:	d14f      	bne.n	800b8bc <__hexnan+0xe4>
 800b81c:	9904      	ldr	r1, [sp, #16]
 800b81e:	9a05      	ldr	r2, [sp, #20]
 800b820:	2920      	cmp	r1, #32
 800b822:	d818      	bhi.n	800b856 <__hexnan+0x7e>
 800b824:	9b02      	ldr	r3, [sp, #8]
 800b826:	459b      	cmp	fp, r3
 800b828:	dd13      	ble.n	800b852 <__hexnan+0x7a>
 800b82a:	454c      	cmp	r4, r9
 800b82c:	d206      	bcs.n	800b83c <__hexnan+0x64>
 800b82e:	2d07      	cmp	r5, #7
 800b830:	dc04      	bgt.n	800b83c <__hexnan+0x64>
 800b832:	462a      	mov	r2, r5
 800b834:	4649      	mov	r1, r9
 800b836:	4620      	mov	r0, r4
 800b838:	f7ff ffa8 	bl	800b78c <L_shift>
 800b83c:	4544      	cmp	r4, r8
 800b83e:	d950      	bls.n	800b8e2 <__hexnan+0x10a>
 800b840:	2300      	movs	r3, #0
 800b842:	f1a4 0904 	sub.w	r9, r4, #4
 800b846:	f844 3c04 	str.w	r3, [r4, #-4]
 800b84a:	f8cd b008 	str.w	fp, [sp, #8]
 800b84e:	464c      	mov	r4, r9
 800b850:	461d      	mov	r5, r3
 800b852:	9a03      	ldr	r2, [sp, #12]
 800b854:	e7d7      	b.n	800b806 <__hexnan+0x2e>
 800b856:	2929      	cmp	r1, #41	; 0x29
 800b858:	d156      	bne.n	800b908 <__hexnan+0x130>
 800b85a:	3202      	adds	r2, #2
 800b85c:	f8ca 2000 	str.w	r2, [sl]
 800b860:	f1bb 0f00 	cmp.w	fp, #0
 800b864:	d050      	beq.n	800b908 <__hexnan+0x130>
 800b866:	454c      	cmp	r4, r9
 800b868:	d206      	bcs.n	800b878 <__hexnan+0xa0>
 800b86a:	2d07      	cmp	r5, #7
 800b86c:	dc04      	bgt.n	800b878 <__hexnan+0xa0>
 800b86e:	462a      	mov	r2, r5
 800b870:	4649      	mov	r1, r9
 800b872:	4620      	mov	r0, r4
 800b874:	f7ff ff8a 	bl	800b78c <L_shift>
 800b878:	4544      	cmp	r4, r8
 800b87a:	d934      	bls.n	800b8e6 <__hexnan+0x10e>
 800b87c:	f1a8 0204 	sub.w	r2, r8, #4
 800b880:	4623      	mov	r3, r4
 800b882:	f853 1b04 	ldr.w	r1, [r3], #4
 800b886:	f842 1f04 	str.w	r1, [r2, #4]!
 800b88a:	429f      	cmp	r7, r3
 800b88c:	d2f9      	bcs.n	800b882 <__hexnan+0xaa>
 800b88e:	1b3b      	subs	r3, r7, r4
 800b890:	f023 0303 	bic.w	r3, r3, #3
 800b894:	3304      	adds	r3, #4
 800b896:	3401      	adds	r4, #1
 800b898:	3e03      	subs	r6, #3
 800b89a:	42b4      	cmp	r4, r6
 800b89c:	bf88      	it	hi
 800b89e:	2304      	movhi	r3, #4
 800b8a0:	4443      	add	r3, r8
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	f843 2b04 	str.w	r2, [r3], #4
 800b8a8:	429f      	cmp	r7, r3
 800b8aa:	d2fb      	bcs.n	800b8a4 <__hexnan+0xcc>
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	b91b      	cbnz	r3, 800b8b8 <__hexnan+0xe0>
 800b8b0:	4547      	cmp	r7, r8
 800b8b2:	d127      	bne.n	800b904 <__hexnan+0x12c>
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	603b      	str	r3, [r7, #0]
 800b8b8:	2005      	movs	r0, #5
 800b8ba:	e026      	b.n	800b90a <__hexnan+0x132>
 800b8bc:	3501      	adds	r5, #1
 800b8be:	2d08      	cmp	r5, #8
 800b8c0:	f10b 0b01 	add.w	fp, fp, #1
 800b8c4:	dd06      	ble.n	800b8d4 <__hexnan+0xfc>
 800b8c6:	4544      	cmp	r4, r8
 800b8c8:	d9c3      	bls.n	800b852 <__hexnan+0x7a>
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8d0:	2501      	movs	r5, #1
 800b8d2:	3c04      	subs	r4, #4
 800b8d4:	6822      	ldr	r2, [r4, #0]
 800b8d6:	f000 000f 	and.w	r0, r0, #15
 800b8da:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b8de:	6022      	str	r2, [r4, #0]
 800b8e0:	e7b7      	b.n	800b852 <__hexnan+0x7a>
 800b8e2:	2508      	movs	r5, #8
 800b8e4:	e7b5      	b.n	800b852 <__hexnan+0x7a>
 800b8e6:	9b01      	ldr	r3, [sp, #4]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d0df      	beq.n	800b8ac <__hexnan+0xd4>
 800b8ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b8f0:	f1c3 0320 	rsb	r3, r3, #32
 800b8f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b8f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b8fc:	401a      	ands	r2, r3
 800b8fe:	f846 2c04 	str.w	r2, [r6, #-4]
 800b902:	e7d3      	b.n	800b8ac <__hexnan+0xd4>
 800b904:	3f04      	subs	r7, #4
 800b906:	e7d1      	b.n	800b8ac <__hexnan+0xd4>
 800b908:	2004      	movs	r0, #4
 800b90a:	b007      	add	sp, #28
 800b90c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b910 <_localeconv_r>:
 800b910:	4800      	ldr	r0, [pc, #0]	; (800b914 <_localeconv_r+0x4>)
 800b912:	4770      	bx	lr
 800b914:	20000168 	.word	0x20000168

0800b918 <__ascii_mbtowc>:
 800b918:	b082      	sub	sp, #8
 800b91a:	b901      	cbnz	r1, 800b91e <__ascii_mbtowc+0x6>
 800b91c:	a901      	add	r1, sp, #4
 800b91e:	b142      	cbz	r2, 800b932 <__ascii_mbtowc+0x1a>
 800b920:	b14b      	cbz	r3, 800b936 <__ascii_mbtowc+0x1e>
 800b922:	7813      	ldrb	r3, [r2, #0]
 800b924:	600b      	str	r3, [r1, #0]
 800b926:	7812      	ldrb	r2, [r2, #0]
 800b928:	1e10      	subs	r0, r2, #0
 800b92a:	bf18      	it	ne
 800b92c:	2001      	movne	r0, #1
 800b92e:	b002      	add	sp, #8
 800b930:	4770      	bx	lr
 800b932:	4610      	mov	r0, r2
 800b934:	e7fb      	b.n	800b92e <__ascii_mbtowc+0x16>
 800b936:	f06f 0001 	mvn.w	r0, #1
 800b93a:	e7f8      	b.n	800b92e <__ascii_mbtowc+0x16>

0800b93c <__malloc_lock>:
 800b93c:	4801      	ldr	r0, [pc, #4]	; (800b944 <__malloc_lock+0x8>)
 800b93e:	f000 be86 	b.w	800c64e <__retarget_lock_acquire_recursive>
 800b942:	bf00      	nop
 800b944:	200005f0 	.word	0x200005f0

0800b948 <__malloc_unlock>:
 800b948:	4801      	ldr	r0, [pc, #4]	; (800b950 <__malloc_unlock+0x8>)
 800b94a:	f000 be81 	b.w	800c650 <__retarget_lock_release_recursive>
 800b94e:	bf00      	nop
 800b950:	200005f0 	.word	0x200005f0

0800b954 <_Balloc>:
 800b954:	b570      	push	{r4, r5, r6, lr}
 800b956:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b958:	4604      	mov	r4, r0
 800b95a:	460d      	mov	r5, r1
 800b95c:	b976      	cbnz	r6, 800b97c <_Balloc+0x28>
 800b95e:	2010      	movs	r0, #16
 800b960:	f7fc ffca 	bl	80088f8 <malloc>
 800b964:	4602      	mov	r2, r0
 800b966:	6260      	str	r0, [r4, #36]	; 0x24
 800b968:	b920      	cbnz	r0, 800b974 <_Balloc+0x20>
 800b96a:	4b18      	ldr	r3, [pc, #96]	; (800b9cc <_Balloc+0x78>)
 800b96c:	4818      	ldr	r0, [pc, #96]	; (800b9d0 <_Balloc+0x7c>)
 800b96e:	2166      	movs	r1, #102	; 0x66
 800b970:	f000 fe3c 	bl	800c5ec <__assert_func>
 800b974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b978:	6006      	str	r6, [r0, #0]
 800b97a:	60c6      	str	r6, [r0, #12]
 800b97c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b97e:	68f3      	ldr	r3, [r6, #12]
 800b980:	b183      	cbz	r3, 800b9a4 <_Balloc+0x50>
 800b982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b984:	68db      	ldr	r3, [r3, #12]
 800b986:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b98a:	b9b8      	cbnz	r0, 800b9bc <_Balloc+0x68>
 800b98c:	2101      	movs	r1, #1
 800b98e:	fa01 f605 	lsl.w	r6, r1, r5
 800b992:	1d72      	adds	r2, r6, #5
 800b994:	0092      	lsls	r2, r2, #2
 800b996:	4620      	mov	r0, r4
 800b998:	f000 fc90 	bl	800c2bc <_calloc_r>
 800b99c:	b160      	cbz	r0, 800b9b8 <_Balloc+0x64>
 800b99e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9a2:	e00e      	b.n	800b9c2 <_Balloc+0x6e>
 800b9a4:	2221      	movs	r2, #33	; 0x21
 800b9a6:	2104      	movs	r1, #4
 800b9a8:	4620      	mov	r0, r4
 800b9aa:	f000 fc87 	bl	800c2bc <_calloc_r>
 800b9ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9b0:	60f0      	str	r0, [r6, #12]
 800b9b2:	68db      	ldr	r3, [r3, #12]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d1e4      	bne.n	800b982 <_Balloc+0x2e>
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	bd70      	pop	{r4, r5, r6, pc}
 800b9bc:	6802      	ldr	r2, [r0, #0]
 800b9be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9c8:	e7f7      	b.n	800b9ba <_Balloc+0x66>
 800b9ca:	bf00      	nop
 800b9cc:	0800d6b6 	.word	0x0800d6b6
 800b9d0:	0800d7b4 	.word	0x0800d7b4

0800b9d4 <_Bfree>:
 800b9d4:	b570      	push	{r4, r5, r6, lr}
 800b9d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9d8:	4605      	mov	r5, r0
 800b9da:	460c      	mov	r4, r1
 800b9dc:	b976      	cbnz	r6, 800b9fc <_Bfree+0x28>
 800b9de:	2010      	movs	r0, #16
 800b9e0:	f7fc ff8a 	bl	80088f8 <malloc>
 800b9e4:	4602      	mov	r2, r0
 800b9e6:	6268      	str	r0, [r5, #36]	; 0x24
 800b9e8:	b920      	cbnz	r0, 800b9f4 <_Bfree+0x20>
 800b9ea:	4b09      	ldr	r3, [pc, #36]	; (800ba10 <_Bfree+0x3c>)
 800b9ec:	4809      	ldr	r0, [pc, #36]	; (800ba14 <_Bfree+0x40>)
 800b9ee:	218a      	movs	r1, #138	; 0x8a
 800b9f0:	f000 fdfc 	bl	800c5ec <__assert_func>
 800b9f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b9f8:	6006      	str	r6, [r0, #0]
 800b9fa:	60c6      	str	r6, [r0, #12]
 800b9fc:	b13c      	cbz	r4, 800ba0e <_Bfree+0x3a>
 800b9fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ba00:	6862      	ldr	r2, [r4, #4]
 800ba02:	68db      	ldr	r3, [r3, #12]
 800ba04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba08:	6021      	str	r1, [r4, #0]
 800ba0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba0e:	bd70      	pop	{r4, r5, r6, pc}
 800ba10:	0800d6b6 	.word	0x0800d6b6
 800ba14:	0800d7b4 	.word	0x0800d7b4

0800ba18 <__multadd>:
 800ba18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba1c:	690d      	ldr	r5, [r1, #16]
 800ba1e:	4607      	mov	r7, r0
 800ba20:	460c      	mov	r4, r1
 800ba22:	461e      	mov	r6, r3
 800ba24:	f101 0c14 	add.w	ip, r1, #20
 800ba28:	2000      	movs	r0, #0
 800ba2a:	f8dc 3000 	ldr.w	r3, [ip]
 800ba2e:	b299      	uxth	r1, r3
 800ba30:	fb02 6101 	mla	r1, r2, r1, r6
 800ba34:	0c1e      	lsrs	r6, r3, #16
 800ba36:	0c0b      	lsrs	r3, r1, #16
 800ba38:	fb02 3306 	mla	r3, r2, r6, r3
 800ba3c:	b289      	uxth	r1, r1
 800ba3e:	3001      	adds	r0, #1
 800ba40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba44:	4285      	cmp	r5, r0
 800ba46:	f84c 1b04 	str.w	r1, [ip], #4
 800ba4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba4e:	dcec      	bgt.n	800ba2a <__multadd+0x12>
 800ba50:	b30e      	cbz	r6, 800ba96 <__multadd+0x7e>
 800ba52:	68a3      	ldr	r3, [r4, #8]
 800ba54:	42ab      	cmp	r3, r5
 800ba56:	dc19      	bgt.n	800ba8c <__multadd+0x74>
 800ba58:	6861      	ldr	r1, [r4, #4]
 800ba5a:	4638      	mov	r0, r7
 800ba5c:	3101      	adds	r1, #1
 800ba5e:	f7ff ff79 	bl	800b954 <_Balloc>
 800ba62:	4680      	mov	r8, r0
 800ba64:	b928      	cbnz	r0, 800ba72 <__multadd+0x5a>
 800ba66:	4602      	mov	r2, r0
 800ba68:	4b0c      	ldr	r3, [pc, #48]	; (800ba9c <__multadd+0x84>)
 800ba6a:	480d      	ldr	r0, [pc, #52]	; (800baa0 <__multadd+0x88>)
 800ba6c:	21b5      	movs	r1, #181	; 0xb5
 800ba6e:	f000 fdbd 	bl	800c5ec <__assert_func>
 800ba72:	6922      	ldr	r2, [r4, #16]
 800ba74:	3202      	adds	r2, #2
 800ba76:	f104 010c 	add.w	r1, r4, #12
 800ba7a:	0092      	lsls	r2, r2, #2
 800ba7c:	300c      	adds	r0, #12
 800ba7e:	f7fc ff4b 	bl	8008918 <memcpy>
 800ba82:	4621      	mov	r1, r4
 800ba84:	4638      	mov	r0, r7
 800ba86:	f7ff ffa5 	bl	800b9d4 <_Bfree>
 800ba8a:	4644      	mov	r4, r8
 800ba8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba90:	3501      	adds	r5, #1
 800ba92:	615e      	str	r6, [r3, #20]
 800ba94:	6125      	str	r5, [r4, #16]
 800ba96:	4620      	mov	r0, r4
 800ba98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba9c:	0800d728 	.word	0x0800d728
 800baa0:	0800d7b4 	.word	0x0800d7b4

0800baa4 <__s2b>:
 800baa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800baa8:	460c      	mov	r4, r1
 800baaa:	4615      	mov	r5, r2
 800baac:	461f      	mov	r7, r3
 800baae:	2209      	movs	r2, #9
 800bab0:	3308      	adds	r3, #8
 800bab2:	4606      	mov	r6, r0
 800bab4:	fb93 f3f2 	sdiv	r3, r3, r2
 800bab8:	2100      	movs	r1, #0
 800baba:	2201      	movs	r2, #1
 800babc:	429a      	cmp	r2, r3
 800babe:	db09      	blt.n	800bad4 <__s2b+0x30>
 800bac0:	4630      	mov	r0, r6
 800bac2:	f7ff ff47 	bl	800b954 <_Balloc>
 800bac6:	b940      	cbnz	r0, 800bada <__s2b+0x36>
 800bac8:	4602      	mov	r2, r0
 800baca:	4b19      	ldr	r3, [pc, #100]	; (800bb30 <__s2b+0x8c>)
 800bacc:	4819      	ldr	r0, [pc, #100]	; (800bb34 <__s2b+0x90>)
 800bace:	21ce      	movs	r1, #206	; 0xce
 800bad0:	f000 fd8c 	bl	800c5ec <__assert_func>
 800bad4:	0052      	lsls	r2, r2, #1
 800bad6:	3101      	adds	r1, #1
 800bad8:	e7f0      	b.n	800babc <__s2b+0x18>
 800bada:	9b08      	ldr	r3, [sp, #32]
 800badc:	6143      	str	r3, [r0, #20]
 800bade:	2d09      	cmp	r5, #9
 800bae0:	f04f 0301 	mov.w	r3, #1
 800bae4:	6103      	str	r3, [r0, #16]
 800bae6:	dd16      	ble.n	800bb16 <__s2b+0x72>
 800bae8:	f104 0909 	add.w	r9, r4, #9
 800baec:	46c8      	mov	r8, r9
 800baee:	442c      	add	r4, r5
 800baf0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800baf4:	4601      	mov	r1, r0
 800baf6:	3b30      	subs	r3, #48	; 0x30
 800baf8:	220a      	movs	r2, #10
 800bafa:	4630      	mov	r0, r6
 800bafc:	f7ff ff8c 	bl	800ba18 <__multadd>
 800bb00:	45a0      	cmp	r8, r4
 800bb02:	d1f5      	bne.n	800baf0 <__s2b+0x4c>
 800bb04:	f1a5 0408 	sub.w	r4, r5, #8
 800bb08:	444c      	add	r4, r9
 800bb0a:	1b2d      	subs	r5, r5, r4
 800bb0c:	1963      	adds	r3, r4, r5
 800bb0e:	42bb      	cmp	r3, r7
 800bb10:	db04      	blt.n	800bb1c <__s2b+0x78>
 800bb12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb16:	340a      	adds	r4, #10
 800bb18:	2509      	movs	r5, #9
 800bb1a:	e7f6      	b.n	800bb0a <__s2b+0x66>
 800bb1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb20:	4601      	mov	r1, r0
 800bb22:	3b30      	subs	r3, #48	; 0x30
 800bb24:	220a      	movs	r2, #10
 800bb26:	4630      	mov	r0, r6
 800bb28:	f7ff ff76 	bl	800ba18 <__multadd>
 800bb2c:	e7ee      	b.n	800bb0c <__s2b+0x68>
 800bb2e:	bf00      	nop
 800bb30:	0800d728 	.word	0x0800d728
 800bb34:	0800d7b4 	.word	0x0800d7b4

0800bb38 <__hi0bits>:
 800bb38:	0c02      	lsrs	r2, r0, #16
 800bb3a:	0412      	lsls	r2, r2, #16
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	b9ca      	cbnz	r2, 800bb74 <__hi0bits+0x3c>
 800bb40:	0403      	lsls	r3, r0, #16
 800bb42:	2010      	movs	r0, #16
 800bb44:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800bb48:	bf04      	itt	eq
 800bb4a:	021b      	lsleq	r3, r3, #8
 800bb4c:	3008      	addeq	r0, #8
 800bb4e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800bb52:	bf04      	itt	eq
 800bb54:	011b      	lsleq	r3, r3, #4
 800bb56:	3004      	addeq	r0, #4
 800bb58:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800bb5c:	bf04      	itt	eq
 800bb5e:	009b      	lsleq	r3, r3, #2
 800bb60:	3002      	addeq	r0, #2
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	db05      	blt.n	800bb72 <__hi0bits+0x3a>
 800bb66:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800bb6a:	f100 0001 	add.w	r0, r0, #1
 800bb6e:	bf08      	it	eq
 800bb70:	2020      	moveq	r0, #32
 800bb72:	4770      	bx	lr
 800bb74:	2000      	movs	r0, #0
 800bb76:	e7e5      	b.n	800bb44 <__hi0bits+0xc>

0800bb78 <__lo0bits>:
 800bb78:	6803      	ldr	r3, [r0, #0]
 800bb7a:	4602      	mov	r2, r0
 800bb7c:	f013 0007 	ands.w	r0, r3, #7
 800bb80:	d00b      	beq.n	800bb9a <__lo0bits+0x22>
 800bb82:	07d9      	lsls	r1, r3, #31
 800bb84:	d421      	bmi.n	800bbca <__lo0bits+0x52>
 800bb86:	0798      	lsls	r0, r3, #30
 800bb88:	bf49      	itett	mi
 800bb8a:	085b      	lsrmi	r3, r3, #1
 800bb8c:	089b      	lsrpl	r3, r3, #2
 800bb8e:	2001      	movmi	r0, #1
 800bb90:	6013      	strmi	r3, [r2, #0]
 800bb92:	bf5c      	itt	pl
 800bb94:	6013      	strpl	r3, [r2, #0]
 800bb96:	2002      	movpl	r0, #2
 800bb98:	4770      	bx	lr
 800bb9a:	b299      	uxth	r1, r3
 800bb9c:	b909      	cbnz	r1, 800bba2 <__lo0bits+0x2a>
 800bb9e:	0c1b      	lsrs	r3, r3, #16
 800bba0:	2010      	movs	r0, #16
 800bba2:	b2d9      	uxtb	r1, r3
 800bba4:	b909      	cbnz	r1, 800bbaa <__lo0bits+0x32>
 800bba6:	3008      	adds	r0, #8
 800bba8:	0a1b      	lsrs	r3, r3, #8
 800bbaa:	0719      	lsls	r1, r3, #28
 800bbac:	bf04      	itt	eq
 800bbae:	091b      	lsreq	r3, r3, #4
 800bbb0:	3004      	addeq	r0, #4
 800bbb2:	0799      	lsls	r1, r3, #30
 800bbb4:	bf04      	itt	eq
 800bbb6:	089b      	lsreq	r3, r3, #2
 800bbb8:	3002      	addeq	r0, #2
 800bbba:	07d9      	lsls	r1, r3, #31
 800bbbc:	d403      	bmi.n	800bbc6 <__lo0bits+0x4e>
 800bbbe:	085b      	lsrs	r3, r3, #1
 800bbc0:	f100 0001 	add.w	r0, r0, #1
 800bbc4:	d003      	beq.n	800bbce <__lo0bits+0x56>
 800bbc6:	6013      	str	r3, [r2, #0]
 800bbc8:	4770      	bx	lr
 800bbca:	2000      	movs	r0, #0
 800bbcc:	4770      	bx	lr
 800bbce:	2020      	movs	r0, #32
 800bbd0:	4770      	bx	lr
	...

0800bbd4 <__i2b>:
 800bbd4:	b510      	push	{r4, lr}
 800bbd6:	460c      	mov	r4, r1
 800bbd8:	2101      	movs	r1, #1
 800bbda:	f7ff febb 	bl	800b954 <_Balloc>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	b928      	cbnz	r0, 800bbee <__i2b+0x1a>
 800bbe2:	4b05      	ldr	r3, [pc, #20]	; (800bbf8 <__i2b+0x24>)
 800bbe4:	4805      	ldr	r0, [pc, #20]	; (800bbfc <__i2b+0x28>)
 800bbe6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bbea:	f000 fcff 	bl	800c5ec <__assert_func>
 800bbee:	2301      	movs	r3, #1
 800bbf0:	6144      	str	r4, [r0, #20]
 800bbf2:	6103      	str	r3, [r0, #16]
 800bbf4:	bd10      	pop	{r4, pc}
 800bbf6:	bf00      	nop
 800bbf8:	0800d728 	.word	0x0800d728
 800bbfc:	0800d7b4 	.word	0x0800d7b4

0800bc00 <__multiply>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	4691      	mov	r9, r2
 800bc06:	690a      	ldr	r2, [r1, #16]
 800bc08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc0c:	429a      	cmp	r2, r3
 800bc0e:	bfb8      	it	lt
 800bc10:	460b      	movlt	r3, r1
 800bc12:	460c      	mov	r4, r1
 800bc14:	bfbc      	itt	lt
 800bc16:	464c      	movlt	r4, r9
 800bc18:	4699      	movlt	r9, r3
 800bc1a:	6927      	ldr	r7, [r4, #16]
 800bc1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc20:	68a3      	ldr	r3, [r4, #8]
 800bc22:	6861      	ldr	r1, [r4, #4]
 800bc24:	eb07 060a 	add.w	r6, r7, sl
 800bc28:	42b3      	cmp	r3, r6
 800bc2a:	b085      	sub	sp, #20
 800bc2c:	bfb8      	it	lt
 800bc2e:	3101      	addlt	r1, #1
 800bc30:	f7ff fe90 	bl	800b954 <_Balloc>
 800bc34:	b930      	cbnz	r0, 800bc44 <__multiply+0x44>
 800bc36:	4602      	mov	r2, r0
 800bc38:	4b43      	ldr	r3, [pc, #268]	; (800bd48 <__multiply+0x148>)
 800bc3a:	4844      	ldr	r0, [pc, #272]	; (800bd4c <__multiply+0x14c>)
 800bc3c:	f240 115d 	movw	r1, #349	; 0x15d
 800bc40:	f000 fcd4 	bl	800c5ec <__assert_func>
 800bc44:	f100 0514 	add.w	r5, r0, #20
 800bc48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bc4c:	462b      	mov	r3, r5
 800bc4e:	2200      	movs	r2, #0
 800bc50:	4543      	cmp	r3, r8
 800bc52:	d321      	bcc.n	800bc98 <__multiply+0x98>
 800bc54:	f104 0314 	add.w	r3, r4, #20
 800bc58:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bc5c:	f109 0314 	add.w	r3, r9, #20
 800bc60:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bc64:	9202      	str	r2, [sp, #8]
 800bc66:	1b3a      	subs	r2, r7, r4
 800bc68:	3a15      	subs	r2, #21
 800bc6a:	f022 0203 	bic.w	r2, r2, #3
 800bc6e:	3204      	adds	r2, #4
 800bc70:	f104 0115 	add.w	r1, r4, #21
 800bc74:	428f      	cmp	r7, r1
 800bc76:	bf38      	it	cc
 800bc78:	2204      	movcc	r2, #4
 800bc7a:	9201      	str	r2, [sp, #4]
 800bc7c:	9a02      	ldr	r2, [sp, #8]
 800bc7e:	9303      	str	r3, [sp, #12]
 800bc80:	429a      	cmp	r2, r3
 800bc82:	d80c      	bhi.n	800bc9e <__multiply+0x9e>
 800bc84:	2e00      	cmp	r6, #0
 800bc86:	dd03      	ble.n	800bc90 <__multiply+0x90>
 800bc88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d059      	beq.n	800bd44 <__multiply+0x144>
 800bc90:	6106      	str	r6, [r0, #16]
 800bc92:	b005      	add	sp, #20
 800bc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc98:	f843 2b04 	str.w	r2, [r3], #4
 800bc9c:	e7d8      	b.n	800bc50 <__multiply+0x50>
 800bc9e:	f8b3 a000 	ldrh.w	sl, [r3]
 800bca2:	f1ba 0f00 	cmp.w	sl, #0
 800bca6:	d023      	beq.n	800bcf0 <__multiply+0xf0>
 800bca8:	f104 0e14 	add.w	lr, r4, #20
 800bcac:	46a9      	mov	r9, r5
 800bcae:	f04f 0c00 	mov.w	ip, #0
 800bcb2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bcb6:	f8d9 1000 	ldr.w	r1, [r9]
 800bcba:	fa1f fb82 	uxth.w	fp, r2
 800bcbe:	b289      	uxth	r1, r1
 800bcc0:	fb0a 110b 	mla	r1, sl, fp, r1
 800bcc4:	4461      	add	r1, ip
 800bcc6:	f8d9 c000 	ldr.w	ip, [r9]
 800bcca:	0c12      	lsrs	r2, r2, #16
 800bccc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800bcd0:	fb0a c202 	mla	r2, sl, r2, ip
 800bcd4:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bcd8:	b289      	uxth	r1, r1
 800bcda:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bcde:	4577      	cmp	r7, lr
 800bce0:	f849 1b04 	str.w	r1, [r9], #4
 800bce4:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bce8:	d8e3      	bhi.n	800bcb2 <__multiply+0xb2>
 800bcea:	9a01      	ldr	r2, [sp, #4]
 800bcec:	f845 c002 	str.w	ip, [r5, r2]
 800bcf0:	9a03      	ldr	r2, [sp, #12]
 800bcf2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bcf6:	3304      	adds	r3, #4
 800bcf8:	f1b9 0f00 	cmp.w	r9, #0
 800bcfc:	d020      	beq.n	800bd40 <__multiply+0x140>
 800bcfe:	6829      	ldr	r1, [r5, #0]
 800bd00:	f104 0c14 	add.w	ip, r4, #20
 800bd04:	46ae      	mov	lr, r5
 800bd06:	f04f 0a00 	mov.w	sl, #0
 800bd0a:	f8bc b000 	ldrh.w	fp, [ip]
 800bd0e:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bd12:	fb09 220b 	mla	r2, r9, fp, r2
 800bd16:	4492      	add	sl, r2
 800bd18:	b289      	uxth	r1, r1
 800bd1a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bd1e:	f84e 1b04 	str.w	r1, [lr], #4
 800bd22:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bd26:	f8be 1000 	ldrh.w	r1, [lr]
 800bd2a:	0c12      	lsrs	r2, r2, #16
 800bd2c:	fb09 1102 	mla	r1, r9, r2, r1
 800bd30:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bd34:	4567      	cmp	r7, ip
 800bd36:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bd3a:	d8e6      	bhi.n	800bd0a <__multiply+0x10a>
 800bd3c:	9a01      	ldr	r2, [sp, #4]
 800bd3e:	50a9      	str	r1, [r5, r2]
 800bd40:	3504      	adds	r5, #4
 800bd42:	e79b      	b.n	800bc7c <__multiply+0x7c>
 800bd44:	3e01      	subs	r6, #1
 800bd46:	e79d      	b.n	800bc84 <__multiply+0x84>
 800bd48:	0800d728 	.word	0x0800d728
 800bd4c:	0800d7b4 	.word	0x0800d7b4

0800bd50 <__pow5mult>:
 800bd50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd54:	4615      	mov	r5, r2
 800bd56:	f012 0203 	ands.w	r2, r2, #3
 800bd5a:	4606      	mov	r6, r0
 800bd5c:	460f      	mov	r7, r1
 800bd5e:	d007      	beq.n	800bd70 <__pow5mult+0x20>
 800bd60:	4c25      	ldr	r4, [pc, #148]	; (800bdf8 <__pow5mult+0xa8>)
 800bd62:	3a01      	subs	r2, #1
 800bd64:	2300      	movs	r3, #0
 800bd66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd6a:	f7ff fe55 	bl	800ba18 <__multadd>
 800bd6e:	4607      	mov	r7, r0
 800bd70:	10ad      	asrs	r5, r5, #2
 800bd72:	d03d      	beq.n	800bdf0 <__pow5mult+0xa0>
 800bd74:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bd76:	b97c      	cbnz	r4, 800bd98 <__pow5mult+0x48>
 800bd78:	2010      	movs	r0, #16
 800bd7a:	f7fc fdbd 	bl	80088f8 <malloc>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	6270      	str	r0, [r6, #36]	; 0x24
 800bd82:	b928      	cbnz	r0, 800bd90 <__pow5mult+0x40>
 800bd84:	4b1d      	ldr	r3, [pc, #116]	; (800bdfc <__pow5mult+0xac>)
 800bd86:	481e      	ldr	r0, [pc, #120]	; (800be00 <__pow5mult+0xb0>)
 800bd88:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bd8c:	f000 fc2e 	bl	800c5ec <__assert_func>
 800bd90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bd94:	6004      	str	r4, [r0, #0]
 800bd96:	60c4      	str	r4, [r0, #12]
 800bd98:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bd9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bda0:	b94c      	cbnz	r4, 800bdb6 <__pow5mult+0x66>
 800bda2:	f240 2171 	movw	r1, #625	; 0x271
 800bda6:	4630      	mov	r0, r6
 800bda8:	f7ff ff14 	bl	800bbd4 <__i2b>
 800bdac:	2300      	movs	r3, #0
 800bdae:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	6003      	str	r3, [r0, #0]
 800bdb6:	f04f 0900 	mov.w	r9, #0
 800bdba:	07eb      	lsls	r3, r5, #31
 800bdbc:	d50a      	bpl.n	800bdd4 <__pow5mult+0x84>
 800bdbe:	4639      	mov	r1, r7
 800bdc0:	4622      	mov	r2, r4
 800bdc2:	4630      	mov	r0, r6
 800bdc4:	f7ff ff1c 	bl	800bc00 <__multiply>
 800bdc8:	4639      	mov	r1, r7
 800bdca:	4680      	mov	r8, r0
 800bdcc:	4630      	mov	r0, r6
 800bdce:	f7ff fe01 	bl	800b9d4 <_Bfree>
 800bdd2:	4647      	mov	r7, r8
 800bdd4:	106d      	asrs	r5, r5, #1
 800bdd6:	d00b      	beq.n	800bdf0 <__pow5mult+0xa0>
 800bdd8:	6820      	ldr	r0, [r4, #0]
 800bdda:	b938      	cbnz	r0, 800bdec <__pow5mult+0x9c>
 800bddc:	4622      	mov	r2, r4
 800bdde:	4621      	mov	r1, r4
 800bde0:	4630      	mov	r0, r6
 800bde2:	f7ff ff0d 	bl	800bc00 <__multiply>
 800bde6:	6020      	str	r0, [r4, #0]
 800bde8:	f8c0 9000 	str.w	r9, [r0]
 800bdec:	4604      	mov	r4, r0
 800bdee:	e7e4      	b.n	800bdba <__pow5mult+0x6a>
 800bdf0:	4638      	mov	r0, r7
 800bdf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdf6:	bf00      	nop
 800bdf8:	0800d900 	.word	0x0800d900
 800bdfc:	0800d6b6 	.word	0x0800d6b6
 800be00:	0800d7b4 	.word	0x0800d7b4

0800be04 <__lshift>:
 800be04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be08:	460c      	mov	r4, r1
 800be0a:	6849      	ldr	r1, [r1, #4]
 800be0c:	6923      	ldr	r3, [r4, #16]
 800be0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be12:	68a3      	ldr	r3, [r4, #8]
 800be14:	4607      	mov	r7, r0
 800be16:	4691      	mov	r9, r2
 800be18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be1c:	f108 0601 	add.w	r6, r8, #1
 800be20:	42b3      	cmp	r3, r6
 800be22:	db0b      	blt.n	800be3c <__lshift+0x38>
 800be24:	4638      	mov	r0, r7
 800be26:	f7ff fd95 	bl	800b954 <_Balloc>
 800be2a:	4605      	mov	r5, r0
 800be2c:	b948      	cbnz	r0, 800be42 <__lshift+0x3e>
 800be2e:	4602      	mov	r2, r0
 800be30:	4b2a      	ldr	r3, [pc, #168]	; (800bedc <__lshift+0xd8>)
 800be32:	482b      	ldr	r0, [pc, #172]	; (800bee0 <__lshift+0xdc>)
 800be34:	f240 11d9 	movw	r1, #473	; 0x1d9
 800be38:	f000 fbd8 	bl	800c5ec <__assert_func>
 800be3c:	3101      	adds	r1, #1
 800be3e:	005b      	lsls	r3, r3, #1
 800be40:	e7ee      	b.n	800be20 <__lshift+0x1c>
 800be42:	2300      	movs	r3, #0
 800be44:	f100 0114 	add.w	r1, r0, #20
 800be48:	f100 0210 	add.w	r2, r0, #16
 800be4c:	4618      	mov	r0, r3
 800be4e:	4553      	cmp	r3, sl
 800be50:	db37      	blt.n	800bec2 <__lshift+0xbe>
 800be52:	6920      	ldr	r0, [r4, #16]
 800be54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be58:	f104 0314 	add.w	r3, r4, #20
 800be5c:	f019 091f 	ands.w	r9, r9, #31
 800be60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800be68:	d02f      	beq.n	800beca <__lshift+0xc6>
 800be6a:	f1c9 0e20 	rsb	lr, r9, #32
 800be6e:	468a      	mov	sl, r1
 800be70:	f04f 0c00 	mov.w	ip, #0
 800be74:	681a      	ldr	r2, [r3, #0]
 800be76:	fa02 f209 	lsl.w	r2, r2, r9
 800be7a:	ea42 020c 	orr.w	r2, r2, ip
 800be7e:	f84a 2b04 	str.w	r2, [sl], #4
 800be82:	f853 2b04 	ldr.w	r2, [r3], #4
 800be86:	4298      	cmp	r0, r3
 800be88:	fa22 fc0e 	lsr.w	ip, r2, lr
 800be8c:	d8f2      	bhi.n	800be74 <__lshift+0x70>
 800be8e:	1b03      	subs	r3, r0, r4
 800be90:	3b15      	subs	r3, #21
 800be92:	f023 0303 	bic.w	r3, r3, #3
 800be96:	3304      	adds	r3, #4
 800be98:	f104 0215 	add.w	r2, r4, #21
 800be9c:	4290      	cmp	r0, r2
 800be9e:	bf38      	it	cc
 800bea0:	2304      	movcc	r3, #4
 800bea2:	f841 c003 	str.w	ip, [r1, r3]
 800bea6:	f1bc 0f00 	cmp.w	ip, #0
 800beaa:	d001      	beq.n	800beb0 <__lshift+0xac>
 800beac:	f108 0602 	add.w	r6, r8, #2
 800beb0:	3e01      	subs	r6, #1
 800beb2:	4638      	mov	r0, r7
 800beb4:	612e      	str	r6, [r5, #16]
 800beb6:	4621      	mov	r1, r4
 800beb8:	f7ff fd8c 	bl	800b9d4 <_Bfree>
 800bebc:	4628      	mov	r0, r5
 800bebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bec2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bec6:	3301      	adds	r3, #1
 800bec8:	e7c1      	b.n	800be4e <__lshift+0x4a>
 800beca:	3904      	subs	r1, #4
 800becc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bed0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bed4:	4298      	cmp	r0, r3
 800bed6:	d8f9      	bhi.n	800becc <__lshift+0xc8>
 800bed8:	e7ea      	b.n	800beb0 <__lshift+0xac>
 800beda:	bf00      	nop
 800bedc:	0800d728 	.word	0x0800d728
 800bee0:	0800d7b4 	.word	0x0800d7b4

0800bee4 <__mcmp>:
 800bee4:	690a      	ldr	r2, [r1, #16]
 800bee6:	4603      	mov	r3, r0
 800bee8:	6900      	ldr	r0, [r0, #16]
 800beea:	1a80      	subs	r0, r0, r2
 800beec:	b530      	push	{r4, r5, lr}
 800beee:	d10d      	bne.n	800bf0c <__mcmp+0x28>
 800bef0:	3314      	adds	r3, #20
 800bef2:	3114      	adds	r1, #20
 800bef4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bef8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800befc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bf00:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bf04:	4295      	cmp	r5, r2
 800bf06:	d002      	beq.n	800bf0e <__mcmp+0x2a>
 800bf08:	d304      	bcc.n	800bf14 <__mcmp+0x30>
 800bf0a:	2001      	movs	r0, #1
 800bf0c:	bd30      	pop	{r4, r5, pc}
 800bf0e:	42a3      	cmp	r3, r4
 800bf10:	d3f4      	bcc.n	800befc <__mcmp+0x18>
 800bf12:	e7fb      	b.n	800bf0c <__mcmp+0x28>
 800bf14:	f04f 30ff 	mov.w	r0, #4294967295
 800bf18:	e7f8      	b.n	800bf0c <__mcmp+0x28>
	...

0800bf1c <__mdiff>:
 800bf1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf20:	460d      	mov	r5, r1
 800bf22:	4607      	mov	r7, r0
 800bf24:	4611      	mov	r1, r2
 800bf26:	4628      	mov	r0, r5
 800bf28:	4614      	mov	r4, r2
 800bf2a:	f7ff ffdb 	bl	800bee4 <__mcmp>
 800bf2e:	1e06      	subs	r6, r0, #0
 800bf30:	d111      	bne.n	800bf56 <__mdiff+0x3a>
 800bf32:	4631      	mov	r1, r6
 800bf34:	4638      	mov	r0, r7
 800bf36:	f7ff fd0d 	bl	800b954 <_Balloc>
 800bf3a:	4602      	mov	r2, r0
 800bf3c:	b928      	cbnz	r0, 800bf4a <__mdiff+0x2e>
 800bf3e:	4b39      	ldr	r3, [pc, #228]	; (800c024 <__mdiff+0x108>)
 800bf40:	f240 2132 	movw	r1, #562	; 0x232
 800bf44:	4838      	ldr	r0, [pc, #224]	; (800c028 <__mdiff+0x10c>)
 800bf46:	f000 fb51 	bl	800c5ec <__assert_func>
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bf50:	4610      	mov	r0, r2
 800bf52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf56:	bfa4      	itt	ge
 800bf58:	4623      	movge	r3, r4
 800bf5a:	462c      	movge	r4, r5
 800bf5c:	4638      	mov	r0, r7
 800bf5e:	6861      	ldr	r1, [r4, #4]
 800bf60:	bfa6      	itte	ge
 800bf62:	461d      	movge	r5, r3
 800bf64:	2600      	movge	r6, #0
 800bf66:	2601      	movlt	r6, #1
 800bf68:	f7ff fcf4 	bl	800b954 <_Balloc>
 800bf6c:	4602      	mov	r2, r0
 800bf6e:	b918      	cbnz	r0, 800bf78 <__mdiff+0x5c>
 800bf70:	4b2c      	ldr	r3, [pc, #176]	; (800c024 <__mdiff+0x108>)
 800bf72:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bf76:	e7e5      	b.n	800bf44 <__mdiff+0x28>
 800bf78:	6927      	ldr	r7, [r4, #16]
 800bf7a:	60c6      	str	r6, [r0, #12]
 800bf7c:	692e      	ldr	r6, [r5, #16]
 800bf7e:	f104 0014 	add.w	r0, r4, #20
 800bf82:	f105 0914 	add.w	r9, r5, #20
 800bf86:	f102 0e14 	add.w	lr, r2, #20
 800bf8a:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800bf8e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bf92:	3410      	adds	r4, #16
 800bf94:	46f2      	mov	sl, lr
 800bf96:	2100      	movs	r1, #0
 800bf98:	f859 3b04 	ldr.w	r3, [r9], #4
 800bf9c:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800bfa0:	fa1f f883 	uxth.w	r8, r3
 800bfa4:	fa11 f18b 	uxtah	r1, r1, fp
 800bfa8:	0c1b      	lsrs	r3, r3, #16
 800bfaa:	eba1 0808 	sub.w	r8, r1, r8
 800bfae:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bfb2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bfb6:	fa1f f888 	uxth.w	r8, r8
 800bfba:	1419      	asrs	r1, r3, #16
 800bfbc:	454e      	cmp	r6, r9
 800bfbe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bfc2:	f84a 3b04 	str.w	r3, [sl], #4
 800bfc6:	d8e7      	bhi.n	800bf98 <__mdiff+0x7c>
 800bfc8:	1b73      	subs	r3, r6, r5
 800bfca:	3b15      	subs	r3, #21
 800bfcc:	f023 0303 	bic.w	r3, r3, #3
 800bfd0:	3304      	adds	r3, #4
 800bfd2:	3515      	adds	r5, #21
 800bfd4:	42ae      	cmp	r6, r5
 800bfd6:	bf38      	it	cc
 800bfd8:	2304      	movcc	r3, #4
 800bfda:	4418      	add	r0, r3
 800bfdc:	4473      	add	r3, lr
 800bfde:	469e      	mov	lr, r3
 800bfe0:	4606      	mov	r6, r0
 800bfe2:	4566      	cmp	r6, ip
 800bfe4:	d30e      	bcc.n	800c004 <__mdiff+0xe8>
 800bfe6:	f10c 0103 	add.w	r1, ip, #3
 800bfea:	1a09      	subs	r1, r1, r0
 800bfec:	f021 0103 	bic.w	r1, r1, #3
 800bff0:	3803      	subs	r0, #3
 800bff2:	4584      	cmp	ip, r0
 800bff4:	bf38      	it	cc
 800bff6:	2100      	movcc	r1, #0
 800bff8:	4419      	add	r1, r3
 800bffa:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800bffe:	b17b      	cbz	r3, 800c020 <__mdiff+0x104>
 800c000:	6117      	str	r7, [r2, #16]
 800c002:	e7a5      	b.n	800bf50 <__mdiff+0x34>
 800c004:	f856 8b04 	ldr.w	r8, [r6], #4
 800c008:	fa11 f488 	uxtah	r4, r1, r8
 800c00c:	1425      	asrs	r5, r4, #16
 800c00e:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 800c012:	b2a4      	uxth	r4, r4
 800c014:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800c018:	f84e 4b04 	str.w	r4, [lr], #4
 800c01c:	1429      	asrs	r1, r5, #16
 800c01e:	e7e0      	b.n	800bfe2 <__mdiff+0xc6>
 800c020:	3f01      	subs	r7, #1
 800c022:	e7ea      	b.n	800bffa <__mdiff+0xde>
 800c024:	0800d728 	.word	0x0800d728
 800c028:	0800d7b4 	.word	0x0800d7b4

0800c02c <__ulp>:
 800c02c:	4b11      	ldr	r3, [pc, #68]	; (800c074 <__ulp+0x48>)
 800c02e:	400b      	ands	r3, r1
 800c030:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800c034:	2b00      	cmp	r3, #0
 800c036:	dd02      	ble.n	800c03e <__ulp+0x12>
 800c038:	2000      	movs	r0, #0
 800c03a:	4619      	mov	r1, r3
 800c03c:	4770      	bx	lr
 800c03e:	425b      	negs	r3, r3
 800c040:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800c044:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c048:	f04f 0000 	mov.w	r0, #0
 800c04c:	f04f 0100 	mov.w	r1, #0
 800c050:	da04      	bge.n	800c05c <__ulp+0x30>
 800c052:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800c056:	fa43 f102 	asr.w	r1, r3, r2
 800c05a:	4770      	bx	lr
 800c05c:	f1a2 0314 	sub.w	r3, r2, #20
 800c060:	2b1e      	cmp	r3, #30
 800c062:	bfda      	itte	le
 800c064:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800c068:	fa22 f303 	lsrle.w	r3, r2, r3
 800c06c:	2301      	movgt	r3, #1
 800c06e:	4618      	mov	r0, r3
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	7ff00000 	.word	0x7ff00000

0800c078 <__b2d>:
 800c078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c07c:	6907      	ldr	r7, [r0, #16]
 800c07e:	f100 0914 	add.w	r9, r0, #20
 800c082:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800c086:	f1a7 0804 	sub.w	r8, r7, #4
 800c08a:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800c08e:	4630      	mov	r0, r6
 800c090:	f7ff fd52 	bl	800bb38 <__hi0bits>
 800c094:	f1c0 0320 	rsb	r3, r0, #32
 800c098:	280a      	cmp	r0, #10
 800c09a:	600b      	str	r3, [r1, #0]
 800c09c:	491f      	ldr	r1, [pc, #124]	; (800c11c <__b2d+0xa4>)
 800c09e:	dc17      	bgt.n	800c0d0 <__b2d+0x58>
 800c0a0:	f1c0 0c0b 	rsb	ip, r0, #11
 800c0a4:	45c1      	cmp	r9, r8
 800c0a6:	fa26 f30c 	lsr.w	r3, r6, ip
 800c0aa:	bf38      	it	cc
 800c0ac:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c0b0:	ea43 0501 	orr.w	r5, r3, r1
 800c0b4:	bf28      	it	cs
 800c0b6:	2200      	movcs	r2, #0
 800c0b8:	f100 0315 	add.w	r3, r0, #21
 800c0bc:	fa06 f303 	lsl.w	r3, r6, r3
 800c0c0:	fa22 f20c 	lsr.w	r2, r2, ip
 800c0c4:	ea43 0402 	orr.w	r4, r3, r2
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	4629      	mov	r1, r5
 800c0cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0d0:	45c1      	cmp	r9, r8
 800c0d2:	bf3a      	itte	cc
 800c0d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800c0d8:	f1a7 0808 	subcc.w	r8, r7, #8
 800c0dc:	2200      	movcs	r2, #0
 800c0de:	f1b0 030b 	subs.w	r3, r0, #11
 800c0e2:	d016      	beq.n	800c112 <__b2d+0x9a>
 800c0e4:	f1c3 0720 	rsb	r7, r3, #32
 800c0e8:	fa22 f107 	lsr.w	r1, r2, r7
 800c0ec:	45c8      	cmp	r8, r9
 800c0ee:	fa06 f603 	lsl.w	r6, r6, r3
 800c0f2:	ea46 0601 	orr.w	r6, r6, r1
 800c0f6:	bf8c      	ite	hi
 800c0f8:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800c0fc:	2100      	movls	r1, #0
 800c0fe:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800c102:	fa02 f003 	lsl.w	r0, r2, r3
 800c106:	40f9      	lsrs	r1, r7
 800c108:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c10c:	ea40 0401 	orr.w	r4, r0, r1
 800c110:	e7da      	b.n	800c0c8 <__b2d+0x50>
 800c112:	ea46 0501 	orr.w	r5, r6, r1
 800c116:	4614      	mov	r4, r2
 800c118:	e7d6      	b.n	800c0c8 <__b2d+0x50>
 800c11a:	bf00      	nop
 800c11c:	3ff00000 	.word	0x3ff00000

0800c120 <__d2b>:
 800c120:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800c124:	2101      	movs	r1, #1
 800c126:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800c12a:	4690      	mov	r8, r2
 800c12c:	461d      	mov	r5, r3
 800c12e:	f7ff fc11 	bl	800b954 <_Balloc>
 800c132:	4604      	mov	r4, r0
 800c134:	b930      	cbnz	r0, 800c144 <__d2b+0x24>
 800c136:	4602      	mov	r2, r0
 800c138:	4b25      	ldr	r3, [pc, #148]	; (800c1d0 <__d2b+0xb0>)
 800c13a:	4826      	ldr	r0, [pc, #152]	; (800c1d4 <__d2b+0xb4>)
 800c13c:	f240 310a 	movw	r1, #778	; 0x30a
 800c140:	f000 fa54 	bl	800c5ec <__assert_func>
 800c144:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800c148:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800c14c:	bb2d      	cbnz	r5, 800c19a <__d2b+0x7a>
 800c14e:	9301      	str	r3, [sp, #4]
 800c150:	f1b8 0300 	subs.w	r3, r8, #0
 800c154:	d026      	beq.n	800c1a4 <__d2b+0x84>
 800c156:	4668      	mov	r0, sp
 800c158:	9300      	str	r3, [sp, #0]
 800c15a:	f7ff fd0d 	bl	800bb78 <__lo0bits>
 800c15e:	9900      	ldr	r1, [sp, #0]
 800c160:	b1f0      	cbz	r0, 800c1a0 <__d2b+0x80>
 800c162:	9a01      	ldr	r2, [sp, #4]
 800c164:	f1c0 0320 	rsb	r3, r0, #32
 800c168:	fa02 f303 	lsl.w	r3, r2, r3
 800c16c:	430b      	orrs	r3, r1
 800c16e:	40c2      	lsrs	r2, r0
 800c170:	6163      	str	r3, [r4, #20]
 800c172:	9201      	str	r2, [sp, #4]
 800c174:	9b01      	ldr	r3, [sp, #4]
 800c176:	61a3      	str	r3, [r4, #24]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	bf14      	ite	ne
 800c17c:	2102      	movne	r1, #2
 800c17e:	2101      	moveq	r1, #1
 800c180:	6121      	str	r1, [r4, #16]
 800c182:	b1c5      	cbz	r5, 800c1b6 <__d2b+0x96>
 800c184:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c188:	4405      	add	r5, r0
 800c18a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c18e:	603d      	str	r5, [r7, #0]
 800c190:	6030      	str	r0, [r6, #0]
 800c192:	4620      	mov	r0, r4
 800c194:	b002      	add	sp, #8
 800c196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c19a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c19e:	e7d6      	b.n	800c14e <__d2b+0x2e>
 800c1a0:	6161      	str	r1, [r4, #20]
 800c1a2:	e7e7      	b.n	800c174 <__d2b+0x54>
 800c1a4:	a801      	add	r0, sp, #4
 800c1a6:	f7ff fce7 	bl	800bb78 <__lo0bits>
 800c1aa:	9b01      	ldr	r3, [sp, #4]
 800c1ac:	6163      	str	r3, [r4, #20]
 800c1ae:	2101      	movs	r1, #1
 800c1b0:	6121      	str	r1, [r4, #16]
 800c1b2:	3020      	adds	r0, #32
 800c1b4:	e7e5      	b.n	800c182 <__d2b+0x62>
 800c1b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800c1ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c1be:	6038      	str	r0, [r7, #0]
 800c1c0:	6918      	ldr	r0, [r3, #16]
 800c1c2:	f7ff fcb9 	bl	800bb38 <__hi0bits>
 800c1c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800c1ca:	6031      	str	r1, [r6, #0]
 800c1cc:	e7e1      	b.n	800c192 <__d2b+0x72>
 800c1ce:	bf00      	nop
 800c1d0:	0800d728 	.word	0x0800d728
 800c1d4:	0800d7b4 	.word	0x0800d7b4

0800c1d8 <__ratio>:
 800c1d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1dc:	4688      	mov	r8, r1
 800c1de:	4669      	mov	r1, sp
 800c1e0:	4681      	mov	r9, r0
 800c1e2:	f7ff ff49 	bl	800c078 <__b2d>
 800c1e6:	460f      	mov	r7, r1
 800c1e8:	4604      	mov	r4, r0
 800c1ea:	460d      	mov	r5, r1
 800c1ec:	4640      	mov	r0, r8
 800c1ee:	a901      	add	r1, sp, #4
 800c1f0:	f7ff ff42 	bl	800c078 <__b2d>
 800c1f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c1f8:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c1fc:	eba3 0c02 	sub.w	ip, r3, r2
 800c200:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c204:	1a9b      	subs	r3, r3, r2
 800c206:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	bfd5      	itete	le
 800c20e:	460a      	movle	r2, r1
 800c210:	462a      	movgt	r2, r5
 800c212:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c216:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c21a:	468b      	mov	fp, r1
 800c21c:	bfd8      	it	le
 800c21e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c222:	465b      	mov	r3, fp
 800c224:	4602      	mov	r2, r0
 800c226:	4639      	mov	r1, r7
 800c228:	4620      	mov	r0, r4
 800c22a:	f7f4 fae7 	bl	80007fc <__aeabi_ddiv>
 800c22e:	b003      	add	sp, #12
 800c230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c234 <__copybits>:
 800c234:	3901      	subs	r1, #1
 800c236:	b570      	push	{r4, r5, r6, lr}
 800c238:	1149      	asrs	r1, r1, #5
 800c23a:	6914      	ldr	r4, [r2, #16]
 800c23c:	3101      	adds	r1, #1
 800c23e:	f102 0314 	add.w	r3, r2, #20
 800c242:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c246:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c24a:	1f05      	subs	r5, r0, #4
 800c24c:	42a3      	cmp	r3, r4
 800c24e:	d30c      	bcc.n	800c26a <__copybits+0x36>
 800c250:	1aa3      	subs	r3, r4, r2
 800c252:	3b11      	subs	r3, #17
 800c254:	f023 0303 	bic.w	r3, r3, #3
 800c258:	3211      	adds	r2, #17
 800c25a:	42a2      	cmp	r2, r4
 800c25c:	bf88      	it	hi
 800c25e:	2300      	movhi	r3, #0
 800c260:	4418      	add	r0, r3
 800c262:	2300      	movs	r3, #0
 800c264:	4288      	cmp	r0, r1
 800c266:	d305      	bcc.n	800c274 <__copybits+0x40>
 800c268:	bd70      	pop	{r4, r5, r6, pc}
 800c26a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c26e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c272:	e7eb      	b.n	800c24c <__copybits+0x18>
 800c274:	f840 3b04 	str.w	r3, [r0], #4
 800c278:	e7f4      	b.n	800c264 <__copybits+0x30>

0800c27a <__any_on>:
 800c27a:	f100 0214 	add.w	r2, r0, #20
 800c27e:	6900      	ldr	r0, [r0, #16]
 800c280:	114b      	asrs	r3, r1, #5
 800c282:	4298      	cmp	r0, r3
 800c284:	b510      	push	{r4, lr}
 800c286:	db11      	blt.n	800c2ac <__any_on+0x32>
 800c288:	dd0a      	ble.n	800c2a0 <__any_on+0x26>
 800c28a:	f011 011f 	ands.w	r1, r1, #31
 800c28e:	d007      	beq.n	800c2a0 <__any_on+0x26>
 800c290:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c294:	fa24 f001 	lsr.w	r0, r4, r1
 800c298:	fa00 f101 	lsl.w	r1, r0, r1
 800c29c:	428c      	cmp	r4, r1
 800c29e:	d10b      	bne.n	800c2b8 <__any_on+0x3e>
 800c2a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2a4:	4293      	cmp	r3, r2
 800c2a6:	d803      	bhi.n	800c2b0 <__any_on+0x36>
 800c2a8:	2000      	movs	r0, #0
 800c2aa:	bd10      	pop	{r4, pc}
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	e7f7      	b.n	800c2a0 <__any_on+0x26>
 800c2b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2b4:	2900      	cmp	r1, #0
 800c2b6:	d0f5      	beq.n	800c2a4 <__any_on+0x2a>
 800c2b8:	2001      	movs	r0, #1
 800c2ba:	e7f6      	b.n	800c2aa <__any_on+0x30>

0800c2bc <_calloc_r>:
 800c2bc:	b570      	push	{r4, r5, r6, lr}
 800c2be:	fba1 5402 	umull	r5, r4, r1, r2
 800c2c2:	b934      	cbnz	r4, 800c2d2 <_calloc_r+0x16>
 800c2c4:	4629      	mov	r1, r5
 800c2c6:	f7fc fba7 	bl	8008a18 <_malloc_r>
 800c2ca:	4606      	mov	r6, r0
 800c2cc:	b928      	cbnz	r0, 800c2da <_calloc_r+0x1e>
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	bd70      	pop	{r4, r5, r6, pc}
 800c2d2:	220c      	movs	r2, #12
 800c2d4:	6002      	str	r2, [r0, #0]
 800c2d6:	2600      	movs	r6, #0
 800c2d8:	e7f9      	b.n	800c2ce <_calloc_r+0x12>
 800c2da:	462a      	mov	r2, r5
 800c2dc:	4621      	mov	r1, r4
 800c2de:	f7fc fb29 	bl	8008934 <memset>
 800c2e2:	e7f4      	b.n	800c2ce <_calloc_r+0x12>

0800c2e4 <__ssputs_r>:
 800c2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e8:	688e      	ldr	r6, [r1, #8]
 800c2ea:	429e      	cmp	r6, r3
 800c2ec:	4682      	mov	sl, r0
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	4690      	mov	r8, r2
 800c2f2:	461f      	mov	r7, r3
 800c2f4:	d838      	bhi.n	800c368 <__ssputs_r+0x84>
 800c2f6:	898a      	ldrh	r2, [r1, #12]
 800c2f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c2fc:	d032      	beq.n	800c364 <__ssputs_r+0x80>
 800c2fe:	6825      	ldr	r5, [r4, #0]
 800c300:	6909      	ldr	r1, [r1, #16]
 800c302:	eba5 0901 	sub.w	r9, r5, r1
 800c306:	6965      	ldr	r5, [r4, #20]
 800c308:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c30c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c310:	3301      	adds	r3, #1
 800c312:	444b      	add	r3, r9
 800c314:	106d      	asrs	r5, r5, #1
 800c316:	429d      	cmp	r5, r3
 800c318:	bf38      	it	cc
 800c31a:	461d      	movcc	r5, r3
 800c31c:	0553      	lsls	r3, r2, #21
 800c31e:	d531      	bpl.n	800c384 <__ssputs_r+0xa0>
 800c320:	4629      	mov	r1, r5
 800c322:	f7fc fb79 	bl	8008a18 <_malloc_r>
 800c326:	4606      	mov	r6, r0
 800c328:	b950      	cbnz	r0, 800c340 <__ssputs_r+0x5c>
 800c32a:	230c      	movs	r3, #12
 800c32c:	f8ca 3000 	str.w	r3, [sl]
 800c330:	89a3      	ldrh	r3, [r4, #12]
 800c332:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c336:	81a3      	strh	r3, [r4, #12]
 800c338:	f04f 30ff 	mov.w	r0, #4294967295
 800c33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c340:	6921      	ldr	r1, [r4, #16]
 800c342:	464a      	mov	r2, r9
 800c344:	f7fc fae8 	bl	8008918 <memcpy>
 800c348:	89a3      	ldrh	r3, [r4, #12]
 800c34a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c34e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c352:	81a3      	strh	r3, [r4, #12]
 800c354:	6126      	str	r6, [r4, #16]
 800c356:	6165      	str	r5, [r4, #20]
 800c358:	444e      	add	r6, r9
 800c35a:	eba5 0509 	sub.w	r5, r5, r9
 800c35e:	6026      	str	r6, [r4, #0]
 800c360:	60a5      	str	r5, [r4, #8]
 800c362:	463e      	mov	r6, r7
 800c364:	42be      	cmp	r6, r7
 800c366:	d900      	bls.n	800c36a <__ssputs_r+0x86>
 800c368:	463e      	mov	r6, r7
 800c36a:	6820      	ldr	r0, [r4, #0]
 800c36c:	4632      	mov	r2, r6
 800c36e:	4641      	mov	r1, r8
 800c370:	f000 f96f 	bl	800c652 <memmove>
 800c374:	68a3      	ldr	r3, [r4, #8]
 800c376:	1b9b      	subs	r3, r3, r6
 800c378:	60a3      	str	r3, [r4, #8]
 800c37a:	6823      	ldr	r3, [r4, #0]
 800c37c:	4433      	add	r3, r6
 800c37e:	6023      	str	r3, [r4, #0]
 800c380:	2000      	movs	r0, #0
 800c382:	e7db      	b.n	800c33c <__ssputs_r+0x58>
 800c384:	462a      	mov	r2, r5
 800c386:	f000 f97e 	bl	800c686 <_realloc_r>
 800c38a:	4606      	mov	r6, r0
 800c38c:	2800      	cmp	r0, #0
 800c38e:	d1e1      	bne.n	800c354 <__ssputs_r+0x70>
 800c390:	6921      	ldr	r1, [r4, #16]
 800c392:	4650      	mov	r0, sl
 800c394:	f7fc fad6 	bl	8008944 <_free_r>
 800c398:	e7c7      	b.n	800c32a <__ssputs_r+0x46>
	...

0800c39c <_svfiprintf_r>:
 800c39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3a0:	4698      	mov	r8, r3
 800c3a2:	898b      	ldrh	r3, [r1, #12]
 800c3a4:	061b      	lsls	r3, r3, #24
 800c3a6:	b09d      	sub	sp, #116	; 0x74
 800c3a8:	4607      	mov	r7, r0
 800c3aa:	460d      	mov	r5, r1
 800c3ac:	4614      	mov	r4, r2
 800c3ae:	d50e      	bpl.n	800c3ce <_svfiprintf_r+0x32>
 800c3b0:	690b      	ldr	r3, [r1, #16]
 800c3b2:	b963      	cbnz	r3, 800c3ce <_svfiprintf_r+0x32>
 800c3b4:	2140      	movs	r1, #64	; 0x40
 800c3b6:	f7fc fb2f 	bl	8008a18 <_malloc_r>
 800c3ba:	6028      	str	r0, [r5, #0]
 800c3bc:	6128      	str	r0, [r5, #16]
 800c3be:	b920      	cbnz	r0, 800c3ca <_svfiprintf_r+0x2e>
 800c3c0:	230c      	movs	r3, #12
 800c3c2:	603b      	str	r3, [r7, #0]
 800c3c4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3c8:	e0d1      	b.n	800c56e <_svfiprintf_r+0x1d2>
 800c3ca:	2340      	movs	r3, #64	; 0x40
 800c3cc:	616b      	str	r3, [r5, #20]
 800c3ce:	2300      	movs	r3, #0
 800c3d0:	9309      	str	r3, [sp, #36]	; 0x24
 800c3d2:	2320      	movs	r3, #32
 800c3d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c3d8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c3dc:	2330      	movs	r3, #48	; 0x30
 800c3de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c588 <_svfiprintf_r+0x1ec>
 800c3e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c3e6:	f04f 0901 	mov.w	r9, #1
 800c3ea:	4623      	mov	r3, r4
 800c3ec:	469a      	mov	sl, r3
 800c3ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c3f2:	b10a      	cbz	r2, 800c3f8 <_svfiprintf_r+0x5c>
 800c3f4:	2a25      	cmp	r2, #37	; 0x25
 800c3f6:	d1f9      	bne.n	800c3ec <_svfiprintf_r+0x50>
 800c3f8:	ebba 0b04 	subs.w	fp, sl, r4
 800c3fc:	d00b      	beq.n	800c416 <_svfiprintf_r+0x7a>
 800c3fe:	465b      	mov	r3, fp
 800c400:	4622      	mov	r2, r4
 800c402:	4629      	mov	r1, r5
 800c404:	4638      	mov	r0, r7
 800c406:	f7ff ff6d 	bl	800c2e4 <__ssputs_r>
 800c40a:	3001      	adds	r0, #1
 800c40c:	f000 80aa 	beq.w	800c564 <_svfiprintf_r+0x1c8>
 800c410:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c412:	445a      	add	r2, fp
 800c414:	9209      	str	r2, [sp, #36]	; 0x24
 800c416:	f89a 3000 	ldrb.w	r3, [sl]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 80a2 	beq.w	800c564 <_svfiprintf_r+0x1c8>
 800c420:	2300      	movs	r3, #0
 800c422:	f04f 32ff 	mov.w	r2, #4294967295
 800c426:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c42a:	f10a 0a01 	add.w	sl, sl, #1
 800c42e:	9304      	str	r3, [sp, #16]
 800c430:	9307      	str	r3, [sp, #28]
 800c432:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c436:	931a      	str	r3, [sp, #104]	; 0x68
 800c438:	4654      	mov	r4, sl
 800c43a:	2205      	movs	r2, #5
 800c43c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c440:	4851      	ldr	r0, [pc, #324]	; (800c588 <_svfiprintf_r+0x1ec>)
 800c442:	f7f3 fea5 	bl	8000190 <memchr>
 800c446:	9a04      	ldr	r2, [sp, #16]
 800c448:	b9d8      	cbnz	r0, 800c482 <_svfiprintf_r+0xe6>
 800c44a:	06d0      	lsls	r0, r2, #27
 800c44c:	bf44      	itt	mi
 800c44e:	2320      	movmi	r3, #32
 800c450:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c454:	0711      	lsls	r1, r2, #28
 800c456:	bf44      	itt	mi
 800c458:	232b      	movmi	r3, #43	; 0x2b
 800c45a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c45e:	f89a 3000 	ldrb.w	r3, [sl]
 800c462:	2b2a      	cmp	r3, #42	; 0x2a
 800c464:	d015      	beq.n	800c492 <_svfiprintf_r+0xf6>
 800c466:	9a07      	ldr	r2, [sp, #28]
 800c468:	4654      	mov	r4, sl
 800c46a:	2000      	movs	r0, #0
 800c46c:	f04f 0c0a 	mov.w	ip, #10
 800c470:	4621      	mov	r1, r4
 800c472:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c476:	3b30      	subs	r3, #48	; 0x30
 800c478:	2b09      	cmp	r3, #9
 800c47a:	d94e      	bls.n	800c51a <_svfiprintf_r+0x17e>
 800c47c:	b1b0      	cbz	r0, 800c4ac <_svfiprintf_r+0x110>
 800c47e:	9207      	str	r2, [sp, #28]
 800c480:	e014      	b.n	800c4ac <_svfiprintf_r+0x110>
 800c482:	eba0 0308 	sub.w	r3, r0, r8
 800c486:	fa09 f303 	lsl.w	r3, r9, r3
 800c48a:	4313      	orrs	r3, r2
 800c48c:	9304      	str	r3, [sp, #16]
 800c48e:	46a2      	mov	sl, r4
 800c490:	e7d2      	b.n	800c438 <_svfiprintf_r+0x9c>
 800c492:	9b03      	ldr	r3, [sp, #12]
 800c494:	1d19      	adds	r1, r3, #4
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	9103      	str	r1, [sp, #12]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	bfbb      	ittet	lt
 800c49e:	425b      	neglt	r3, r3
 800c4a0:	f042 0202 	orrlt.w	r2, r2, #2
 800c4a4:	9307      	strge	r3, [sp, #28]
 800c4a6:	9307      	strlt	r3, [sp, #28]
 800c4a8:	bfb8      	it	lt
 800c4aa:	9204      	strlt	r2, [sp, #16]
 800c4ac:	7823      	ldrb	r3, [r4, #0]
 800c4ae:	2b2e      	cmp	r3, #46	; 0x2e
 800c4b0:	d10c      	bne.n	800c4cc <_svfiprintf_r+0x130>
 800c4b2:	7863      	ldrb	r3, [r4, #1]
 800c4b4:	2b2a      	cmp	r3, #42	; 0x2a
 800c4b6:	d135      	bne.n	800c524 <_svfiprintf_r+0x188>
 800c4b8:	9b03      	ldr	r3, [sp, #12]
 800c4ba:	1d1a      	adds	r2, r3, #4
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	9203      	str	r2, [sp, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	bfb8      	it	lt
 800c4c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800c4c8:	3402      	adds	r4, #2
 800c4ca:	9305      	str	r3, [sp, #20]
 800c4cc:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800c58c <_svfiprintf_r+0x1f0>
 800c4d0:	7821      	ldrb	r1, [r4, #0]
 800c4d2:	2203      	movs	r2, #3
 800c4d4:	4650      	mov	r0, sl
 800c4d6:	f7f3 fe5b 	bl	8000190 <memchr>
 800c4da:	b140      	cbz	r0, 800c4ee <_svfiprintf_r+0x152>
 800c4dc:	2340      	movs	r3, #64	; 0x40
 800c4de:	eba0 000a 	sub.w	r0, r0, sl
 800c4e2:	fa03 f000 	lsl.w	r0, r3, r0
 800c4e6:	9b04      	ldr	r3, [sp, #16]
 800c4e8:	4303      	orrs	r3, r0
 800c4ea:	3401      	adds	r4, #1
 800c4ec:	9304      	str	r3, [sp, #16]
 800c4ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c4f2:	4827      	ldr	r0, [pc, #156]	; (800c590 <_svfiprintf_r+0x1f4>)
 800c4f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c4f8:	2206      	movs	r2, #6
 800c4fa:	f7f3 fe49 	bl	8000190 <memchr>
 800c4fe:	2800      	cmp	r0, #0
 800c500:	d038      	beq.n	800c574 <_svfiprintf_r+0x1d8>
 800c502:	4b24      	ldr	r3, [pc, #144]	; (800c594 <_svfiprintf_r+0x1f8>)
 800c504:	bb1b      	cbnz	r3, 800c54e <_svfiprintf_r+0x1b2>
 800c506:	9b03      	ldr	r3, [sp, #12]
 800c508:	3307      	adds	r3, #7
 800c50a:	f023 0307 	bic.w	r3, r3, #7
 800c50e:	3308      	adds	r3, #8
 800c510:	9303      	str	r3, [sp, #12]
 800c512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c514:	4433      	add	r3, r6
 800c516:	9309      	str	r3, [sp, #36]	; 0x24
 800c518:	e767      	b.n	800c3ea <_svfiprintf_r+0x4e>
 800c51a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c51e:	460c      	mov	r4, r1
 800c520:	2001      	movs	r0, #1
 800c522:	e7a5      	b.n	800c470 <_svfiprintf_r+0xd4>
 800c524:	2300      	movs	r3, #0
 800c526:	3401      	adds	r4, #1
 800c528:	9305      	str	r3, [sp, #20]
 800c52a:	4619      	mov	r1, r3
 800c52c:	f04f 0c0a 	mov.w	ip, #10
 800c530:	4620      	mov	r0, r4
 800c532:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c536:	3a30      	subs	r2, #48	; 0x30
 800c538:	2a09      	cmp	r2, #9
 800c53a:	d903      	bls.n	800c544 <_svfiprintf_r+0x1a8>
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d0c5      	beq.n	800c4cc <_svfiprintf_r+0x130>
 800c540:	9105      	str	r1, [sp, #20]
 800c542:	e7c3      	b.n	800c4cc <_svfiprintf_r+0x130>
 800c544:	fb0c 2101 	mla	r1, ip, r1, r2
 800c548:	4604      	mov	r4, r0
 800c54a:	2301      	movs	r3, #1
 800c54c:	e7f0      	b.n	800c530 <_svfiprintf_r+0x194>
 800c54e:	ab03      	add	r3, sp, #12
 800c550:	9300      	str	r3, [sp, #0]
 800c552:	462a      	mov	r2, r5
 800c554:	4b10      	ldr	r3, [pc, #64]	; (800c598 <_svfiprintf_r+0x1fc>)
 800c556:	a904      	add	r1, sp, #16
 800c558:	4638      	mov	r0, r7
 800c55a:	f7fc fb6f 	bl	8008c3c <_printf_float>
 800c55e:	1c42      	adds	r2, r0, #1
 800c560:	4606      	mov	r6, r0
 800c562:	d1d6      	bne.n	800c512 <_svfiprintf_r+0x176>
 800c564:	89ab      	ldrh	r3, [r5, #12]
 800c566:	065b      	lsls	r3, r3, #25
 800c568:	f53f af2c 	bmi.w	800c3c4 <_svfiprintf_r+0x28>
 800c56c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c56e:	b01d      	add	sp, #116	; 0x74
 800c570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c574:	ab03      	add	r3, sp, #12
 800c576:	9300      	str	r3, [sp, #0]
 800c578:	462a      	mov	r2, r5
 800c57a:	4b07      	ldr	r3, [pc, #28]	; (800c598 <_svfiprintf_r+0x1fc>)
 800c57c:	a904      	add	r1, sp, #16
 800c57e:	4638      	mov	r0, r7
 800c580:	f7fc fdf4 	bl	800916c <_printf_i>
 800c584:	e7eb      	b.n	800c55e <_svfiprintf_r+0x1c2>
 800c586:	bf00      	nop
 800c588:	0800d90c 	.word	0x0800d90c
 800c58c:	0800d912 	.word	0x0800d912
 800c590:	0800d916 	.word	0x0800d916
 800c594:	08008c3d 	.word	0x08008c3d
 800c598:	0800c2e5 	.word	0x0800c2e5

0800c59c <nan>:
 800c59c:	4901      	ldr	r1, [pc, #4]	; (800c5a4 <nan+0x8>)
 800c59e:	2000      	movs	r0, #0
 800c5a0:	4770      	bx	lr
 800c5a2:	bf00      	nop
 800c5a4:	7ff80000 	.word	0x7ff80000

0800c5a8 <strncmp>:
 800c5a8:	b510      	push	{r4, lr}
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	b172      	cbz	r2, 800c5cc <strncmp+0x24>
 800c5ae:	3901      	subs	r1, #1
 800c5b0:	1884      	adds	r4, r0, r2
 800c5b2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c5b6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c5ba:	4290      	cmp	r0, r2
 800c5bc:	d101      	bne.n	800c5c2 <strncmp+0x1a>
 800c5be:	42a3      	cmp	r3, r4
 800c5c0:	d101      	bne.n	800c5c6 <strncmp+0x1e>
 800c5c2:	1a80      	subs	r0, r0, r2
 800c5c4:	bd10      	pop	{r4, pc}
 800c5c6:	2800      	cmp	r0, #0
 800c5c8:	d1f3      	bne.n	800c5b2 <strncmp+0xa>
 800c5ca:	e7fa      	b.n	800c5c2 <strncmp+0x1a>
 800c5cc:	4610      	mov	r0, r2
 800c5ce:	e7f9      	b.n	800c5c4 <strncmp+0x1c>

0800c5d0 <__ascii_wctomb>:
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	4608      	mov	r0, r1
 800c5d4:	b141      	cbz	r1, 800c5e8 <__ascii_wctomb+0x18>
 800c5d6:	2aff      	cmp	r2, #255	; 0xff
 800c5d8:	d904      	bls.n	800c5e4 <__ascii_wctomb+0x14>
 800c5da:	228a      	movs	r2, #138	; 0x8a
 800c5dc:	601a      	str	r2, [r3, #0]
 800c5de:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e2:	4770      	bx	lr
 800c5e4:	700a      	strb	r2, [r1, #0]
 800c5e6:	2001      	movs	r0, #1
 800c5e8:	4770      	bx	lr
	...

0800c5ec <__assert_func>:
 800c5ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c5ee:	4614      	mov	r4, r2
 800c5f0:	461a      	mov	r2, r3
 800c5f2:	4b09      	ldr	r3, [pc, #36]	; (800c618 <__assert_func+0x2c>)
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	4605      	mov	r5, r0
 800c5f8:	68d8      	ldr	r0, [r3, #12]
 800c5fa:	b14c      	cbz	r4, 800c610 <__assert_func+0x24>
 800c5fc:	4b07      	ldr	r3, [pc, #28]	; (800c61c <__assert_func+0x30>)
 800c5fe:	9100      	str	r1, [sp, #0]
 800c600:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c604:	4906      	ldr	r1, [pc, #24]	; (800c620 <__assert_func+0x34>)
 800c606:	462b      	mov	r3, r5
 800c608:	f000 f80e 	bl	800c628 <fiprintf>
 800c60c:	f000 fa82 	bl	800cb14 <abort>
 800c610:	4b04      	ldr	r3, [pc, #16]	; (800c624 <__assert_func+0x38>)
 800c612:	461c      	mov	r4, r3
 800c614:	e7f3      	b.n	800c5fe <__assert_func+0x12>
 800c616:	bf00      	nop
 800c618:	20000010 	.word	0x20000010
 800c61c:	0800d91d 	.word	0x0800d91d
 800c620:	0800d92a 	.word	0x0800d92a
 800c624:	0800d958 	.word	0x0800d958

0800c628 <fiprintf>:
 800c628:	b40e      	push	{r1, r2, r3}
 800c62a:	b503      	push	{r0, r1, lr}
 800c62c:	4601      	mov	r1, r0
 800c62e:	ab03      	add	r3, sp, #12
 800c630:	4805      	ldr	r0, [pc, #20]	; (800c648 <fiprintf+0x20>)
 800c632:	f853 2b04 	ldr.w	r2, [r3], #4
 800c636:	6800      	ldr	r0, [r0, #0]
 800c638:	9301      	str	r3, [sp, #4]
 800c63a:	f000 f87b 	bl	800c734 <_vfiprintf_r>
 800c63e:	b002      	add	sp, #8
 800c640:	f85d eb04 	ldr.w	lr, [sp], #4
 800c644:	b003      	add	sp, #12
 800c646:	4770      	bx	lr
 800c648:	20000010 	.word	0x20000010

0800c64c <__retarget_lock_init_recursive>:
 800c64c:	4770      	bx	lr

0800c64e <__retarget_lock_acquire_recursive>:
 800c64e:	4770      	bx	lr

0800c650 <__retarget_lock_release_recursive>:
 800c650:	4770      	bx	lr

0800c652 <memmove>:
 800c652:	4288      	cmp	r0, r1
 800c654:	b510      	push	{r4, lr}
 800c656:	eb01 0402 	add.w	r4, r1, r2
 800c65a:	d902      	bls.n	800c662 <memmove+0x10>
 800c65c:	4284      	cmp	r4, r0
 800c65e:	4623      	mov	r3, r4
 800c660:	d807      	bhi.n	800c672 <memmove+0x20>
 800c662:	1e43      	subs	r3, r0, #1
 800c664:	42a1      	cmp	r1, r4
 800c666:	d008      	beq.n	800c67a <memmove+0x28>
 800c668:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c66c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c670:	e7f8      	b.n	800c664 <memmove+0x12>
 800c672:	4402      	add	r2, r0
 800c674:	4601      	mov	r1, r0
 800c676:	428a      	cmp	r2, r1
 800c678:	d100      	bne.n	800c67c <memmove+0x2a>
 800c67a:	bd10      	pop	{r4, pc}
 800c67c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c680:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c684:	e7f7      	b.n	800c676 <memmove+0x24>

0800c686 <_realloc_r>:
 800c686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68a:	4680      	mov	r8, r0
 800c68c:	4614      	mov	r4, r2
 800c68e:	460e      	mov	r6, r1
 800c690:	b921      	cbnz	r1, 800c69c <_realloc_r+0x16>
 800c692:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c696:	4611      	mov	r1, r2
 800c698:	f7fc b9be 	b.w	8008a18 <_malloc_r>
 800c69c:	b92a      	cbnz	r2, 800c6aa <_realloc_r+0x24>
 800c69e:	f7fc f951 	bl	8008944 <_free_r>
 800c6a2:	4625      	mov	r5, r4
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6aa:	f000 fc53 	bl	800cf54 <_malloc_usable_size_r>
 800c6ae:	4284      	cmp	r4, r0
 800c6b0:	4607      	mov	r7, r0
 800c6b2:	d802      	bhi.n	800c6ba <_realloc_r+0x34>
 800c6b4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6b8:	d812      	bhi.n	800c6e0 <_realloc_r+0x5a>
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4640      	mov	r0, r8
 800c6be:	f7fc f9ab 	bl	8008a18 <_malloc_r>
 800c6c2:	4605      	mov	r5, r0
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	d0ed      	beq.n	800c6a4 <_realloc_r+0x1e>
 800c6c8:	42bc      	cmp	r4, r7
 800c6ca:	4622      	mov	r2, r4
 800c6cc:	4631      	mov	r1, r6
 800c6ce:	bf28      	it	cs
 800c6d0:	463a      	movcs	r2, r7
 800c6d2:	f7fc f921 	bl	8008918 <memcpy>
 800c6d6:	4631      	mov	r1, r6
 800c6d8:	4640      	mov	r0, r8
 800c6da:	f7fc f933 	bl	8008944 <_free_r>
 800c6de:	e7e1      	b.n	800c6a4 <_realloc_r+0x1e>
 800c6e0:	4635      	mov	r5, r6
 800c6e2:	e7df      	b.n	800c6a4 <_realloc_r+0x1e>

0800c6e4 <__sfputc_r>:
 800c6e4:	6893      	ldr	r3, [r2, #8]
 800c6e6:	3b01      	subs	r3, #1
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	b410      	push	{r4}
 800c6ec:	6093      	str	r3, [r2, #8]
 800c6ee:	da07      	bge.n	800c700 <__sfputc_r+0x1c>
 800c6f0:	6994      	ldr	r4, [r2, #24]
 800c6f2:	42a3      	cmp	r3, r4
 800c6f4:	db01      	blt.n	800c6fa <__sfputc_r+0x16>
 800c6f6:	290a      	cmp	r1, #10
 800c6f8:	d102      	bne.n	800c700 <__sfputc_r+0x1c>
 800c6fa:	bc10      	pop	{r4}
 800c6fc:	f000 b94a 	b.w	800c994 <__swbuf_r>
 800c700:	6813      	ldr	r3, [r2, #0]
 800c702:	1c58      	adds	r0, r3, #1
 800c704:	6010      	str	r0, [r2, #0]
 800c706:	7019      	strb	r1, [r3, #0]
 800c708:	4608      	mov	r0, r1
 800c70a:	bc10      	pop	{r4}
 800c70c:	4770      	bx	lr

0800c70e <__sfputs_r>:
 800c70e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c710:	4606      	mov	r6, r0
 800c712:	460f      	mov	r7, r1
 800c714:	4614      	mov	r4, r2
 800c716:	18d5      	adds	r5, r2, r3
 800c718:	42ac      	cmp	r4, r5
 800c71a:	d101      	bne.n	800c720 <__sfputs_r+0x12>
 800c71c:	2000      	movs	r0, #0
 800c71e:	e007      	b.n	800c730 <__sfputs_r+0x22>
 800c720:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c724:	463a      	mov	r2, r7
 800c726:	4630      	mov	r0, r6
 800c728:	f7ff ffdc 	bl	800c6e4 <__sfputc_r>
 800c72c:	1c43      	adds	r3, r0, #1
 800c72e:	d1f3      	bne.n	800c718 <__sfputs_r+0xa>
 800c730:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c734 <_vfiprintf_r>:
 800c734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c738:	460d      	mov	r5, r1
 800c73a:	b09d      	sub	sp, #116	; 0x74
 800c73c:	4614      	mov	r4, r2
 800c73e:	4698      	mov	r8, r3
 800c740:	4606      	mov	r6, r0
 800c742:	b118      	cbz	r0, 800c74c <_vfiprintf_r+0x18>
 800c744:	6983      	ldr	r3, [r0, #24]
 800c746:	b90b      	cbnz	r3, 800c74c <_vfiprintf_r+0x18>
 800c748:	f000 fb02 	bl	800cd50 <__sinit>
 800c74c:	4b89      	ldr	r3, [pc, #548]	; (800c974 <_vfiprintf_r+0x240>)
 800c74e:	429d      	cmp	r5, r3
 800c750:	d11b      	bne.n	800c78a <_vfiprintf_r+0x56>
 800c752:	6875      	ldr	r5, [r6, #4]
 800c754:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c756:	07d9      	lsls	r1, r3, #31
 800c758:	d405      	bmi.n	800c766 <_vfiprintf_r+0x32>
 800c75a:	89ab      	ldrh	r3, [r5, #12]
 800c75c:	059a      	lsls	r2, r3, #22
 800c75e:	d402      	bmi.n	800c766 <_vfiprintf_r+0x32>
 800c760:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c762:	f7ff ff74 	bl	800c64e <__retarget_lock_acquire_recursive>
 800c766:	89ab      	ldrh	r3, [r5, #12]
 800c768:	071b      	lsls	r3, r3, #28
 800c76a:	d501      	bpl.n	800c770 <_vfiprintf_r+0x3c>
 800c76c:	692b      	ldr	r3, [r5, #16]
 800c76e:	b9eb      	cbnz	r3, 800c7ac <_vfiprintf_r+0x78>
 800c770:	4629      	mov	r1, r5
 800c772:	4630      	mov	r0, r6
 800c774:	f000 f960 	bl	800ca38 <__swsetup_r>
 800c778:	b1c0      	cbz	r0, 800c7ac <_vfiprintf_r+0x78>
 800c77a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c77c:	07dc      	lsls	r4, r3, #31
 800c77e:	d50e      	bpl.n	800c79e <_vfiprintf_r+0x6a>
 800c780:	f04f 30ff 	mov.w	r0, #4294967295
 800c784:	b01d      	add	sp, #116	; 0x74
 800c786:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c78a:	4b7b      	ldr	r3, [pc, #492]	; (800c978 <_vfiprintf_r+0x244>)
 800c78c:	429d      	cmp	r5, r3
 800c78e:	d101      	bne.n	800c794 <_vfiprintf_r+0x60>
 800c790:	68b5      	ldr	r5, [r6, #8]
 800c792:	e7df      	b.n	800c754 <_vfiprintf_r+0x20>
 800c794:	4b79      	ldr	r3, [pc, #484]	; (800c97c <_vfiprintf_r+0x248>)
 800c796:	429d      	cmp	r5, r3
 800c798:	bf08      	it	eq
 800c79a:	68f5      	ldreq	r5, [r6, #12]
 800c79c:	e7da      	b.n	800c754 <_vfiprintf_r+0x20>
 800c79e:	89ab      	ldrh	r3, [r5, #12]
 800c7a0:	0598      	lsls	r0, r3, #22
 800c7a2:	d4ed      	bmi.n	800c780 <_vfiprintf_r+0x4c>
 800c7a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c7a6:	f7ff ff53 	bl	800c650 <__retarget_lock_release_recursive>
 800c7aa:	e7e9      	b.n	800c780 <_vfiprintf_r+0x4c>
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c7b0:	2320      	movs	r3, #32
 800c7b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c7b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7ba:	2330      	movs	r3, #48	; 0x30
 800c7bc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c980 <_vfiprintf_r+0x24c>
 800c7c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c7c4:	f04f 0901 	mov.w	r9, #1
 800c7c8:	4623      	mov	r3, r4
 800c7ca:	469a      	mov	sl, r3
 800c7cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7d0:	b10a      	cbz	r2, 800c7d6 <_vfiprintf_r+0xa2>
 800c7d2:	2a25      	cmp	r2, #37	; 0x25
 800c7d4:	d1f9      	bne.n	800c7ca <_vfiprintf_r+0x96>
 800c7d6:	ebba 0b04 	subs.w	fp, sl, r4
 800c7da:	d00b      	beq.n	800c7f4 <_vfiprintf_r+0xc0>
 800c7dc:	465b      	mov	r3, fp
 800c7de:	4622      	mov	r2, r4
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	4630      	mov	r0, r6
 800c7e4:	f7ff ff93 	bl	800c70e <__sfputs_r>
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	f000 80aa 	beq.w	800c942 <_vfiprintf_r+0x20e>
 800c7ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7f0:	445a      	add	r2, fp
 800c7f2:	9209      	str	r2, [sp, #36]	; 0x24
 800c7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	f000 80a2 	beq.w	800c942 <_vfiprintf_r+0x20e>
 800c7fe:	2300      	movs	r3, #0
 800c800:	f04f 32ff 	mov.w	r2, #4294967295
 800c804:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c808:	f10a 0a01 	add.w	sl, sl, #1
 800c80c:	9304      	str	r3, [sp, #16]
 800c80e:	9307      	str	r3, [sp, #28]
 800c810:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c814:	931a      	str	r3, [sp, #104]	; 0x68
 800c816:	4654      	mov	r4, sl
 800c818:	2205      	movs	r2, #5
 800c81a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c81e:	4858      	ldr	r0, [pc, #352]	; (800c980 <_vfiprintf_r+0x24c>)
 800c820:	f7f3 fcb6 	bl	8000190 <memchr>
 800c824:	9a04      	ldr	r2, [sp, #16]
 800c826:	b9d8      	cbnz	r0, 800c860 <_vfiprintf_r+0x12c>
 800c828:	06d1      	lsls	r1, r2, #27
 800c82a:	bf44      	itt	mi
 800c82c:	2320      	movmi	r3, #32
 800c82e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c832:	0713      	lsls	r3, r2, #28
 800c834:	bf44      	itt	mi
 800c836:	232b      	movmi	r3, #43	; 0x2b
 800c838:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c83c:	f89a 3000 	ldrb.w	r3, [sl]
 800c840:	2b2a      	cmp	r3, #42	; 0x2a
 800c842:	d015      	beq.n	800c870 <_vfiprintf_r+0x13c>
 800c844:	9a07      	ldr	r2, [sp, #28]
 800c846:	4654      	mov	r4, sl
 800c848:	2000      	movs	r0, #0
 800c84a:	f04f 0c0a 	mov.w	ip, #10
 800c84e:	4621      	mov	r1, r4
 800c850:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c854:	3b30      	subs	r3, #48	; 0x30
 800c856:	2b09      	cmp	r3, #9
 800c858:	d94e      	bls.n	800c8f8 <_vfiprintf_r+0x1c4>
 800c85a:	b1b0      	cbz	r0, 800c88a <_vfiprintf_r+0x156>
 800c85c:	9207      	str	r2, [sp, #28]
 800c85e:	e014      	b.n	800c88a <_vfiprintf_r+0x156>
 800c860:	eba0 0308 	sub.w	r3, r0, r8
 800c864:	fa09 f303 	lsl.w	r3, r9, r3
 800c868:	4313      	orrs	r3, r2
 800c86a:	9304      	str	r3, [sp, #16]
 800c86c:	46a2      	mov	sl, r4
 800c86e:	e7d2      	b.n	800c816 <_vfiprintf_r+0xe2>
 800c870:	9b03      	ldr	r3, [sp, #12]
 800c872:	1d19      	adds	r1, r3, #4
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	9103      	str	r1, [sp, #12]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	bfbb      	ittet	lt
 800c87c:	425b      	neglt	r3, r3
 800c87e:	f042 0202 	orrlt.w	r2, r2, #2
 800c882:	9307      	strge	r3, [sp, #28]
 800c884:	9307      	strlt	r3, [sp, #28]
 800c886:	bfb8      	it	lt
 800c888:	9204      	strlt	r2, [sp, #16]
 800c88a:	7823      	ldrb	r3, [r4, #0]
 800c88c:	2b2e      	cmp	r3, #46	; 0x2e
 800c88e:	d10c      	bne.n	800c8aa <_vfiprintf_r+0x176>
 800c890:	7863      	ldrb	r3, [r4, #1]
 800c892:	2b2a      	cmp	r3, #42	; 0x2a
 800c894:	d135      	bne.n	800c902 <_vfiprintf_r+0x1ce>
 800c896:	9b03      	ldr	r3, [sp, #12]
 800c898:	1d1a      	adds	r2, r3, #4
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	9203      	str	r2, [sp, #12]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	bfb8      	it	lt
 800c8a2:	f04f 33ff 	movlt.w	r3, #4294967295
 800c8a6:	3402      	adds	r4, #2
 800c8a8:	9305      	str	r3, [sp, #20]
 800c8aa:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c984 <_vfiprintf_r+0x250>
 800c8ae:	7821      	ldrb	r1, [r4, #0]
 800c8b0:	2203      	movs	r2, #3
 800c8b2:	4650      	mov	r0, sl
 800c8b4:	f7f3 fc6c 	bl	8000190 <memchr>
 800c8b8:	b140      	cbz	r0, 800c8cc <_vfiprintf_r+0x198>
 800c8ba:	2340      	movs	r3, #64	; 0x40
 800c8bc:	eba0 000a 	sub.w	r0, r0, sl
 800c8c0:	fa03 f000 	lsl.w	r0, r3, r0
 800c8c4:	9b04      	ldr	r3, [sp, #16]
 800c8c6:	4303      	orrs	r3, r0
 800c8c8:	3401      	adds	r4, #1
 800c8ca:	9304      	str	r3, [sp, #16]
 800c8cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8d0:	482d      	ldr	r0, [pc, #180]	; (800c988 <_vfiprintf_r+0x254>)
 800c8d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c8d6:	2206      	movs	r2, #6
 800c8d8:	f7f3 fc5a 	bl	8000190 <memchr>
 800c8dc:	2800      	cmp	r0, #0
 800c8de:	d03f      	beq.n	800c960 <_vfiprintf_r+0x22c>
 800c8e0:	4b2a      	ldr	r3, [pc, #168]	; (800c98c <_vfiprintf_r+0x258>)
 800c8e2:	bb1b      	cbnz	r3, 800c92c <_vfiprintf_r+0x1f8>
 800c8e4:	9b03      	ldr	r3, [sp, #12]
 800c8e6:	3307      	adds	r3, #7
 800c8e8:	f023 0307 	bic.w	r3, r3, #7
 800c8ec:	3308      	adds	r3, #8
 800c8ee:	9303      	str	r3, [sp, #12]
 800c8f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8f2:	443b      	add	r3, r7
 800c8f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c8f6:	e767      	b.n	800c7c8 <_vfiprintf_r+0x94>
 800c8f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8fc:	460c      	mov	r4, r1
 800c8fe:	2001      	movs	r0, #1
 800c900:	e7a5      	b.n	800c84e <_vfiprintf_r+0x11a>
 800c902:	2300      	movs	r3, #0
 800c904:	3401      	adds	r4, #1
 800c906:	9305      	str	r3, [sp, #20]
 800c908:	4619      	mov	r1, r3
 800c90a:	f04f 0c0a 	mov.w	ip, #10
 800c90e:	4620      	mov	r0, r4
 800c910:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c914:	3a30      	subs	r2, #48	; 0x30
 800c916:	2a09      	cmp	r2, #9
 800c918:	d903      	bls.n	800c922 <_vfiprintf_r+0x1ee>
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d0c5      	beq.n	800c8aa <_vfiprintf_r+0x176>
 800c91e:	9105      	str	r1, [sp, #20]
 800c920:	e7c3      	b.n	800c8aa <_vfiprintf_r+0x176>
 800c922:	fb0c 2101 	mla	r1, ip, r1, r2
 800c926:	4604      	mov	r4, r0
 800c928:	2301      	movs	r3, #1
 800c92a:	e7f0      	b.n	800c90e <_vfiprintf_r+0x1da>
 800c92c:	ab03      	add	r3, sp, #12
 800c92e:	9300      	str	r3, [sp, #0]
 800c930:	462a      	mov	r2, r5
 800c932:	4b17      	ldr	r3, [pc, #92]	; (800c990 <_vfiprintf_r+0x25c>)
 800c934:	a904      	add	r1, sp, #16
 800c936:	4630      	mov	r0, r6
 800c938:	f7fc f980 	bl	8008c3c <_printf_float>
 800c93c:	4607      	mov	r7, r0
 800c93e:	1c78      	adds	r0, r7, #1
 800c940:	d1d6      	bne.n	800c8f0 <_vfiprintf_r+0x1bc>
 800c942:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c944:	07d9      	lsls	r1, r3, #31
 800c946:	d405      	bmi.n	800c954 <_vfiprintf_r+0x220>
 800c948:	89ab      	ldrh	r3, [r5, #12]
 800c94a:	059a      	lsls	r2, r3, #22
 800c94c:	d402      	bmi.n	800c954 <_vfiprintf_r+0x220>
 800c94e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c950:	f7ff fe7e 	bl	800c650 <__retarget_lock_release_recursive>
 800c954:	89ab      	ldrh	r3, [r5, #12]
 800c956:	065b      	lsls	r3, r3, #25
 800c958:	f53f af12 	bmi.w	800c780 <_vfiprintf_r+0x4c>
 800c95c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c95e:	e711      	b.n	800c784 <_vfiprintf_r+0x50>
 800c960:	ab03      	add	r3, sp, #12
 800c962:	9300      	str	r3, [sp, #0]
 800c964:	462a      	mov	r2, r5
 800c966:	4b0a      	ldr	r3, [pc, #40]	; (800c990 <_vfiprintf_r+0x25c>)
 800c968:	a904      	add	r1, sp, #16
 800c96a:	4630      	mov	r0, r6
 800c96c:	f7fc fbfe 	bl	800916c <_printf_i>
 800c970:	e7e4      	b.n	800c93c <_vfiprintf_r+0x208>
 800c972:	bf00      	nop
 800c974:	0800d97c 	.word	0x0800d97c
 800c978:	0800d99c 	.word	0x0800d99c
 800c97c:	0800d95c 	.word	0x0800d95c
 800c980:	0800d90c 	.word	0x0800d90c
 800c984:	0800d912 	.word	0x0800d912
 800c988:	0800d916 	.word	0x0800d916
 800c98c:	08008c3d 	.word	0x08008c3d
 800c990:	0800c70f 	.word	0x0800c70f

0800c994 <__swbuf_r>:
 800c994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c996:	460e      	mov	r6, r1
 800c998:	4614      	mov	r4, r2
 800c99a:	4605      	mov	r5, r0
 800c99c:	b118      	cbz	r0, 800c9a6 <__swbuf_r+0x12>
 800c99e:	6983      	ldr	r3, [r0, #24]
 800c9a0:	b90b      	cbnz	r3, 800c9a6 <__swbuf_r+0x12>
 800c9a2:	f000 f9d5 	bl	800cd50 <__sinit>
 800c9a6:	4b21      	ldr	r3, [pc, #132]	; (800ca2c <__swbuf_r+0x98>)
 800c9a8:	429c      	cmp	r4, r3
 800c9aa:	d12b      	bne.n	800ca04 <__swbuf_r+0x70>
 800c9ac:	686c      	ldr	r4, [r5, #4]
 800c9ae:	69a3      	ldr	r3, [r4, #24]
 800c9b0:	60a3      	str	r3, [r4, #8]
 800c9b2:	89a3      	ldrh	r3, [r4, #12]
 800c9b4:	071a      	lsls	r2, r3, #28
 800c9b6:	d52f      	bpl.n	800ca18 <__swbuf_r+0x84>
 800c9b8:	6923      	ldr	r3, [r4, #16]
 800c9ba:	b36b      	cbz	r3, 800ca18 <__swbuf_r+0x84>
 800c9bc:	6923      	ldr	r3, [r4, #16]
 800c9be:	6820      	ldr	r0, [r4, #0]
 800c9c0:	1ac0      	subs	r0, r0, r3
 800c9c2:	6963      	ldr	r3, [r4, #20]
 800c9c4:	b2f6      	uxtb	r6, r6
 800c9c6:	4283      	cmp	r3, r0
 800c9c8:	4637      	mov	r7, r6
 800c9ca:	dc04      	bgt.n	800c9d6 <__swbuf_r+0x42>
 800c9cc:	4621      	mov	r1, r4
 800c9ce:	4628      	mov	r0, r5
 800c9d0:	f000 f92a 	bl	800cc28 <_fflush_r>
 800c9d4:	bb30      	cbnz	r0, 800ca24 <__swbuf_r+0x90>
 800c9d6:	68a3      	ldr	r3, [r4, #8]
 800c9d8:	3b01      	subs	r3, #1
 800c9da:	60a3      	str	r3, [r4, #8]
 800c9dc:	6823      	ldr	r3, [r4, #0]
 800c9de:	1c5a      	adds	r2, r3, #1
 800c9e0:	6022      	str	r2, [r4, #0]
 800c9e2:	701e      	strb	r6, [r3, #0]
 800c9e4:	6963      	ldr	r3, [r4, #20]
 800c9e6:	3001      	adds	r0, #1
 800c9e8:	4283      	cmp	r3, r0
 800c9ea:	d004      	beq.n	800c9f6 <__swbuf_r+0x62>
 800c9ec:	89a3      	ldrh	r3, [r4, #12]
 800c9ee:	07db      	lsls	r3, r3, #31
 800c9f0:	d506      	bpl.n	800ca00 <__swbuf_r+0x6c>
 800c9f2:	2e0a      	cmp	r6, #10
 800c9f4:	d104      	bne.n	800ca00 <__swbuf_r+0x6c>
 800c9f6:	4621      	mov	r1, r4
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	f000 f915 	bl	800cc28 <_fflush_r>
 800c9fe:	b988      	cbnz	r0, 800ca24 <__swbuf_r+0x90>
 800ca00:	4638      	mov	r0, r7
 800ca02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca04:	4b0a      	ldr	r3, [pc, #40]	; (800ca30 <__swbuf_r+0x9c>)
 800ca06:	429c      	cmp	r4, r3
 800ca08:	d101      	bne.n	800ca0e <__swbuf_r+0x7a>
 800ca0a:	68ac      	ldr	r4, [r5, #8]
 800ca0c:	e7cf      	b.n	800c9ae <__swbuf_r+0x1a>
 800ca0e:	4b09      	ldr	r3, [pc, #36]	; (800ca34 <__swbuf_r+0xa0>)
 800ca10:	429c      	cmp	r4, r3
 800ca12:	bf08      	it	eq
 800ca14:	68ec      	ldreq	r4, [r5, #12]
 800ca16:	e7ca      	b.n	800c9ae <__swbuf_r+0x1a>
 800ca18:	4621      	mov	r1, r4
 800ca1a:	4628      	mov	r0, r5
 800ca1c:	f000 f80c 	bl	800ca38 <__swsetup_r>
 800ca20:	2800      	cmp	r0, #0
 800ca22:	d0cb      	beq.n	800c9bc <__swbuf_r+0x28>
 800ca24:	f04f 37ff 	mov.w	r7, #4294967295
 800ca28:	e7ea      	b.n	800ca00 <__swbuf_r+0x6c>
 800ca2a:	bf00      	nop
 800ca2c:	0800d97c 	.word	0x0800d97c
 800ca30:	0800d99c 	.word	0x0800d99c
 800ca34:	0800d95c 	.word	0x0800d95c

0800ca38 <__swsetup_r>:
 800ca38:	4b32      	ldr	r3, [pc, #200]	; (800cb04 <__swsetup_r+0xcc>)
 800ca3a:	b570      	push	{r4, r5, r6, lr}
 800ca3c:	681d      	ldr	r5, [r3, #0]
 800ca3e:	4606      	mov	r6, r0
 800ca40:	460c      	mov	r4, r1
 800ca42:	b125      	cbz	r5, 800ca4e <__swsetup_r+0x16>
 800ca44:	69ab      	ldr	r3, [r5, #24]
 800ca46:	b913      	cbnz	r3, 800ca4e <__swsetup_r+0x16>
 800ca48:	4628      	mov	r0, r5
 800ca4a:	f000 f981 	bl	800cd50 <__sinit>
 800ca4e:	4b2e      	ldr	r3, [pc, #184]	; (800cb08 <__swsetup_r+0xd0>)
 800ca50:	429c      	cmp	r4, r3
 800ca52:	d10f      	bne.n	800ca74 <__swsetup_r+0x3c>
 800ca54:	686c      	ldr	r4, [r5, #4]
 800ca56:	89a3      	ldrh	r3, [r4, #12]
 800ca58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca5c:	0719      	lsls	r1, r3, #28
 800ca5e:	d42c      	bmi.n	800caba <__swsetup_r+0x82>
 800ca60:	06dd      	lsls	r5, r3, #27
 800ca62:	d411      	bmi.n	800ca88 <__swsetup_r+0x50>
 800ca64:	2309      	movs	r3, #9
 800ca66:	6033      	str	r3, [r6, #0]
 800ca68:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ca6c:	81a3      	strh	r3, [r4, #12]
 800ca6e:	f04f 30ff 	mov.w	r0, #4294967295
 800ca72:	e03e      	b.n	800caf2 <__swsetup_r+0xba>
 800ca74:	4b25      	ldr	r3, [pc, #148]	; (800cb0c <__swsetup_r+0xd4>)
 800ca76:	429c      	cmp	r4, r3
 800ca78:	d101      	bne.n	800ca7e <__swsetup_r+0x46>
 800ca7a:	68ac      	ldr	r4, [r5, #8]
 800ca7c:	e7eb      	b.n	800ca56 <__swsetup_r+0x1e>
 800ca7e:	4b24      	ldr	r3, [pc, #144]	; (800cb10 <__swsetup_r+0xd8>)
 800ca80:	429c      	cmp	r4, r3
 800ca82:	bf08      	it	eq
 800ca84:	68ec      	ldreq	r4, [r5, #12]
 800ca86:	e7e6      	b.n	800ca56 <__swsetup_r+0x1e>
 800ca88:	0758      	lsls	r0, r3, #29
 800ca8a:	d512      	bpl.n	800cab2 <__swsetup_r+0x7a>
 800ca8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ca8e:	b141      	cbz	r1, 800caa2 <__swsetup_r+0x6a>
 800ca90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ca94:	4299      	cmp	r1, r3
 800ca96:	d002      	beq.n	800ca9e <__swsetup_r+0x66>
 800ca98:	4630      	mov	r0, r6
 800ca9a:	f7fb ff53 	bl	8008944 <_free_r>
 800ca9e:	2300      	movs	r3, #0
 800caa0:	6363      	str	r3, [r4, #52]	; 0x34
 800caa2:	89a3      	ldrh	r3, [r4, #12]
 800caa4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800caa8:	81a3      	strh	r3, [r4, #12]
 800caaa:	2300      	movs	r3, #0
 800caac:	6063      	str	r3, [r4, #4]
 800caae:	6923      	ldr	r3, [r4, #16]
 800cab0:	6023      	str	r3, [r4, #0]
 800cab2:	89a3      	ldrh	r3, [r4, #12]
 800cab4:	f043 0308 	orr.w	r3, r3, #8
 800cab8:	81a3      	strh	r3, [r4, #12]
 800caba:	6923      	ldr	r3, [r4, #16]
 800cabc:	b94b      	cbnz	r3, 800cad2 <__swsetup_r+0x9a>
 800cabe:	89a3      	ldrh	r3, [r4, #12]
 800cac0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cac8:	d003      	beq.n	800cad2 <__swsetup_r+0x9a>
 800caca:	4621      	mov	r1, r4
 800cacc:	4630      	mov	r0, r6
 800cace:	f000 fa01 	bl	800ced4 <__smakebuf_r>
 800cad2:	89a0      	ldrh	r0, [r4, #12]
 800cad4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cad8:	f010 0301 	ands.w	r3, r0, #1
 800cadc:	d00a      	beq.n	800caf4 <__swsetup_r+0xbc>
 800cade:	2300      	movs	r3, #0
 800cae0:	60a3      	str	r3, [r4, #8]
 800cae2:	6963      	ldr	r3, [r4, #20]
 800cae4:	425b      	negs	r3, r3
 800cae6:	61a3      	str	r3, [r4, #24]
 800cae8:	6923      	ldr	r3, [r4, #16]
 800caea:	b943      	cbnz	r3, 800cafe <__swsetup_r+0xc6>
 800caec:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800caf0:	d1ba      	bne.n	800ca68 <__swsetup_r+0x30>
 800caf2:	bd70      	pop	{r4, r5, r6, pc}
 800caf4:	0781      	lsls	r1, r0, #30
 800caf6:	bf58      	it	pl
 800caf8:	6963      	ldrpl	r3, [r4, #20]
 800cafa:	60a3      	str	r3, [r4, #8]
 800cafc:	e7f4      	b.n	800cae8 <__swsetup_r+0xb0>
 800cafe:	2000      	movs	r0, #0
 800cb00:	e7f7      	b.n	800caf2 <__swsetup_r+0xba>
 800cb02:	bf00      	nop
 800cb04:	20000010 	.word	0x20000010
 800cb08:	0800d97c 	.word	0x0800d97c
 800cb0c:	0800d99c 	.word	0x0800d99c
 800cb10:	0800d95c 	.word	0x0800d95c

0800cb14 <abort>:
 800cb14:	b508      	push	{r3, lr}
 800cb16:	2006      	movs	r0, #6
 800cb18:	f000 fa4c 	bl	800cfb4 <raise>
 800cb1c:	2001      	movs	r0, #1
 800cb1e:	f7f7 f816 	bl	8003b4e <_exit>
	...

0800cb24 <__sflush_r>:
 800cb24:	898a      	ldrh	r2, [r1, #12]
 800cb26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb28:	4605      	mov	r5, r0
 800cb2a:	0710      	lsls	r0, r2, #28
 800cb2c:	460c      	mov	r4, r1
 800cb2e:	d457      	bmi.n	800cbe0 <__sflush_r+0xbc>
 800cb30:	684b      	ldr	r3, [r1, #4]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	dc04      	bgt.n	800cb40 <__sflush_r+0x1c>
 800cb36:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	dc01      	bgt.n	800cb40 <__sflush_r+0x1c>
 800cb3c:	2000      	movs	r0, #0
 800cb3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb42:	2e00      	cmp	r6, #0
 800cb44:	d0fa      	beq.n	800cb3c <__sflush_r+0x18>
 800cb46:	2300      	movs	r3, #0
 800cb48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cb4c:	682f      	ldr	r7, [r5, #0]
 800cb4e:	602b      	str	r3, [r5, #0]
 800cb50:	d032      	beq.n	800cbb8 <__sflush_r+0x94>
 800cb52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cb54:	89a3      	ldrh	r3, [r4, #12]
 800cb56:	075a      	lsls	r2, r3, #29
 800cb58:	d505      	bpl.n	800cb66 <__sflush_r+0x42>
 800cb5a:	6863      	ldr	r3, [r4, #4]
 800cb5c:	1ac0      	subs	r0, r0, r3
 800cb5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cb60:	b10b      	cbz	r3, 800cb66 <__sflush_r+0x42>
 800cb62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cb64:	1ac0      	subs	r0, r0, r3
 800cb66:	2300      	movs	r3, #0
 800cb68:	4602      	mov	r2, r0
 800cb6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cb6c:	6a21      	ldr	r1, [r4, #32]
 800cb6e:	4628      	mov	r0, r5
 800cb70:	47b0      	blx	r6
 800cb72:	1c43      	adds	r3, r0, #1
 800cb74:	89a3      	ldrh	r3, [r4, #12]
 800cb76:	d106      	bne.n	800cb86 <__sflush_r+0x62>
 800cb78:	6829      	ldr	r1, [r5, #0]
 800cb7a:	291d      	cmp	r1, #29
 800cb7c:	d82c      	bhi.n	800cbd8 <__sflush_r+0xb4>
 800cb7e:	4a29      	ldr	r2, [pc, #164]	; (800cc24 <__sflush_r+0x100>)
 800cb80:	40ca      	lsrs	r2, r1
 800cb82:	07d6      	lsls	r6, r2, #31
 800cb84:	d528      	bpl.n	800cbd8 <__sflush_r+0xb4>
 800cb86:	2200      	movs	r2, #0
 800cb88:	6062      	str	r2, [r4, #4]
 800cb8a:	04d9      	lsls	r1, r3, #19
 800cb8c:	6922      	ldr	r2, [r4, #16]
 800cb8e:	6022      	str	r2, [r4, #0]
 800cb90:	d504      	bpl.n	800cb9c <__sflush_r+0x78>
 800cb92:	1c42      	adds	r2, r0, #1
 800cb94:	d101      	bne.n	800cb9a <__sflush_r+0x76>
 800cb96:	682b      	ldr	r3, [r5, #0]
 800cb98:	b903      	cbnz	r3, 800cb9c <__sflush_r+0x78>
 800cb9a:	6560      	str	r0, [r4, #84]	; 0x54
 800cb9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb9e:	602f      	str	r7, [r5, #0]
 800cba0:	2900      	cmp	r1, #0
 800cba2:	d0cb      	beq.n	800cb3c <__sflush_r+0x18>
 800cba4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cba8:	4299      	cmp	r1, r3
 800cbaa:	d002      	beq.n	800cbb2 <__sflush_r+0x8e>
 800cbac:	4628      	mov	r0, r5
 800cbae:	f7fb fec9 	bl	8008944 <_free_r>
 800cbb2:	2000      	movs	r0, #0
 800cbb4:	6360      	str	r0, [r4, #52]	; 0x34
 800cbb6:	e7c2      	b.n	800cb3e <__sflush_r+0x1a>
 800cbb8:	6a21      	ldr	r1, [r4, #32]
 800cbba:	2301      	movs	r3, #1
 800cbbc:	4628      	mov	r0, r5
 800cbbe:	47b0      	blx	r6
 800cbc0:	1c41      	adds	r1, r0, #1
 800cbc2:	d1c7      	bne.n	800cb54 <__sflush_r+0x30>
 800cbc4:	682b      	ldr	r3, [r5, #0]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d0c4      	beq.n	800cb54 <__sflush_r+0x30>
 800cbca:	2b1d      	cmp	r3, #29
 800cbcc:	d001      	beq.n	800cbd2 <__sflush_r+0xae>
 800cbce:	2b16      	cmp	r3, #22
 800cbd0:	d101      	bne.n	800cbd6 <__sflush_r+0xb2>
 800cbd2:	602f      	str	r7, [r5, #0]
 800cbd4:	e7b2      	b.n	800cb3c <__sflush_r+0x18>
 800cbd6:	89a3      	ldrh	r3, [r4, #12]
 800cbd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbdc:	81a3      	strh	r3, [r4, #12]
 800cbde:	e7ae      	b.n	800cb3e <__sflush_r+0x1a>
 800cbe0:	690f      	ldr	r7, [r1, #16]
 800cbe2:	2f00      	cmp	r7, #0
 800cbe4:	d0aa      	beq.n	800cb3c <__sflush_r+0x18>
 800cbe6:	0793      	lsls	r3, r2, #30
 800cbe8:	680e      	ldr	r6, [r1, #0]
 800cbea:	bf08      	it	eq
 800cbec:	694b      	ldreq	r3, [r1, #20]
 800cbee:	600f      	str	r7, [r1, #0]
 800cbf0:	bf18      	it	ne
 800cbf2:	2300      	movne	r3, #0
 800cbf4:	1bf6      	subs	r6, r6, r7
 800cbf6:	608b      	str	r3, [r1, #8]
 800cbf8:	2e00      	cmp	r6, #0
 800cbfa:	dd9f      	ble.n	800cb3c <__sflush_r+0x18>
 800cbfc:	6a21      	ldr	r1, [r4, #32]
 800cbfe:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cc02:	4633      	mov	r3, r6
 800cc04:	463a      	mov	r2, r7
 800cc06:	4628      	mov	r0, r5
 800cc08:	47e0      	blx	ip
 800cc0a:	2800      	cmp	r0, #0
 800cc0c:	dc06      	bgt.n	800cc1c <__sflush_r+0xf8>
 800cc0e:	89a3      	ldrh	r3, [r4, #12]
 800cc10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc14:	81a3      	strh	r3, [r4, #12]
 800cc16:	f04f 30ff 	mov.w	r0, #4294967295
 800cc1a:	e790      	b.n	800cb3e <__sflush_r+0x1a>
 800cc1c:	4407      	add	r7, r0
 800cc1e:	1a36      	subs	r6, r6, r0
 800cc20:	e7ea      	b.n	800cbf8 <__sflush_r+0xd4>
 800cc22:	bf00      	nop
 800cc24:	20400001 	.word	0x20400001

0800cc28 <_fflush_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	690b      	ldr	r3, [r1, #16]
 800cc2c:	4605      	mov	r5, r0
 800cc2e:	460c      	mov	r4, r1
 800cc30:	b913      	cbnz	r3, 800cc38 <_fflush_r+0x10>
 800cc32:	2500      	movs	r5, #0
 800cc34:	4628      	mov	r0, r5
 800cc36:	bd38      	pop	{r3, r4, r5, pc}
 800cc38:	b118      	cbz	r0, 800cc42 <_fflush_r+0x1a>
 800cc3a:	6983      	ldr	r3, [r0, #24]
 800cc3c:	b90b      	cbnz	r3, 800cc42 <_fflush_r+0x1a>
 800cc3e:	f000 f887 	bl	800cd50 <__sinit>
 800cc42:	4b14      	ldr	r3, [pc, #80]	; (800cc94 <_fflush_r+0x6c>)
 800cc44:	429c      	cmp	r4, r3
 800cc46:	d11b      	bne.n	800cc80 <_fflush_r+0x58>
 800cc48:	686c      	ldr	r4, [r5, #4]
 800cc4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d0ef      	beq.n	800cc32 <_fflush_r+0xa>
 800cc52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cc54:	07d0      	lsls	r0, r2, #31
 800cc56:	d404      	bmi.n	800cc62 <_fflush_r+0x3a>
 800cc58:	0599      	lsls	r1, r3, #22
 800cc5a:	d402      	bmi.n	800cc62 <_fflush_r+0x3a>
 800cc5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc5e:	f7ff fcf6 	bl	800c64e <__retarget_lock_acquire_recursive>
 800cc62:	4628      	mov	r0, r5
 800cc64:	4621      	mov	r1, r4
 800cc66:	f7ff ff5d 	bl	800cb24 <__sflush_r>
 800cc6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cc6c:	07da      	lsls	r2, r3, #31
 800cc6e:	4605      	mov	r5, r0
 800cc70:	d4e0      	bmi.n	800cc34 <_fflush_r+0xc>
 800cc72:	89a3      	ldrh	r3, [r4, #12]
 800cc74:	059b      	lsls	r3, r3, #22
 800cc76:	d4dd      	bmi.n	800cc34 <_fflush_r+0xc>
 800cc78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cc7a:	f7ff fce9 	bl	800c650 <__retarget_lock_release_recursive>
 800cc7e:	e7d9      	b.n	800cc34 <_fflush_r+0xc>
 800cc80:	4b05      	ldr	r3, [pc, #20]	; (800cc98 <_fflush_r+0x70>)
 800cc82:	429c      	cmp	r4, r3
 800cc84:	d101      	bne.n	800cc8a <_fflush_r+0x62>
 800cc86:	68ac      	ldr	r4, [r5, #8]
 800cc88:	e7df      	b.n	800cc4a <_fflush_r+0x22>
 800cc8a:	4b04      	ldr	r3, [pc, #16]	; (800cc9c <_fflush_r+0x74>)
 800cc8c:	429c      	cmp	r4, r3
 800cc8e:	bf08      	it	eq
 800cc90:	68ec      	ldreq	r4, [r5, #12]
 800cc92:	e7da      	b.n	800cc4a <_fflush_r+0x22>
 800cc94:	0800d97c 	.word	0x0800d97c
 800cc98:	0800d99c 	.word	0x0800d99c
 800cc9c:	0800d95c 	.word	0x0800d95c

0800cca0 <std>:
 800cca0:	2300      	movs	r3, #0
 800cca2:	b510      	push	{r4, lr}
 800cca4:	4604      	mov	r4, r0
 800cca6:	e9c0 3300 	strd	r3, r3, [r0]
 800ccaa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ccae:	6083      	str	r3, [r0, #8]
 800ccb0:	8181      	strh	r1, [r0, #12]
 800ccb2:	6643      	str	r3, [r0, #100]	; 0x64
 800ccb4:	81c2      	strh	r2, [r0, #14]
 800ccb6:	6183      	str	r3, [r0, #24]
 800ccb8:	4619      	mov	r1, r3
 800ccba:	2208      	movs	r2, #8
 800ccbc:	305c      	adds	r0, #92	; 0x5c
 800ccbe:	f7fb fe39 	bl	8008934 <memset>
 800ccc2:	4b05      	ldr	r3, [pc, #20]	; (800ccd8 <std+0x38>)
 800ccc4:	6263      	str	r3, [r4, #36]	; 0x24
 800ccc6:	4b05      	ldr	r3, [pc, #20]	; (800ccdc <std+0x3c>)
 800ccc8:	62a3      	str	r3, [r4, #40]	; 0x28
 800ccca:	4b05      	ldr	r3, [pc, #20]	; (800cce0 <std+0x40>)
 800cccc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ccce:	4b05      	ldr	r3, [pc, #20]	; (800cce4 <std+0x44>)
 800ccd0:	6224      	str	r4, [r4, #32]
 800ccd2:	6323      	str	r3, [r4, #48]	; 0x30
 800ccd4:	bd10      	pop	{r4, pc}
 800ccd6:	bf00      	nop
 800ccd8:	0800cfed 	.word	0x0800cfed
 800ccdc:	0800d00f 	.word	0x0800d00f
 800cce0:	0800d047 	.word	0x0800d047
 800cce4:	0800d06b 	.word	0x0800d06b

0800cce8 <_cleanup_r>:
 800cce8:	4901      	ldr	r1, [pc, #4]	; (800ccf0 <_cleanup_r+0x8>)
 800ccea:	f000 b8af 	b.w	800ce4c <_fwalk_reent>
 800ccee:	bf00      	nop
 800ccf0:	0800cc29 	.word	0x0800cc29

0800ccf4 <__sfmoreglue>:
 800ccf4:	b570      	push	{r4, r5, r6, lr}
 800ccf6:	2268      	movs	r2, #104	; 0x68
 800ccf8:	1e4d      	subs	r5, r1, #1
 800ccfa:	4355      	muls	r5, r2
 800ccfc:	460e      	mov	r6, r1
 800ccfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cd02:	f7fb fe89 	bl	8008a18 <_malloc_r>
 800cd06:	4604      	mov	r4, r0
 800cd08:	b140      	cbz	r0, 800cd1c <__sfmoreglue+0x28>
 800cd0a:	2100      	movs	r1, #0
 800cd0c:	e9c0 1600 	strd	r1, r6, [r0]
 800cd10:	300c      	adds	r0, #12
 800cd12:	60a0      	str	r0, [r4, #8]
 800cd14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cd18:	f7fb fe0c 	bl	8008934 <memset>
 800cd1c:	4620      	mov	r0, r4
 800cd1e:	bd70      	pop	{r4, r5, r6, pc}

0800cd20 <__sfp_lock_acquire>:
 800cd20:	4801      	ldr	r0, [pc, #4]	; (800cd28 <__sfp_lock_acquire+0x8>)
 800cd22:	f7ff bc94 	b.w	800c64e <__retarget_lock_acquire_recursive>
 800cd26:	bf00      	nop
 800cd28:	200005f1 	.word	0x200005f1

0800cd2c <__sfp_lock_release>:
 800cd2c:	4801      	ldr	r0, [pc, #4]	; (800cd34 <__sfp_lock_release+0x8>)
 800cd2e:	f7ff bc8f 	b.w	800c650 <__retarget_lock_release_recursive>
 800cd32:	bf00      	nop
 800cd34:	200005f1 	.word	0x200005f1

0800cd38 <__sinit_lock_acquire>:
 800cd38:	4801      	ldr	r0, [pc, #4]	; (800cd40 <__sinit_lock_acquire+0x8>)
 800cd3a:	f7ff bc88 	b.w	800c64e <__retarget_lock_acquire_recursive>
 800cd3e:	bf00      	nop
 800cd40:	200005f2 	.word	0x200005f2

0800cd44 <__sinit_lock_release>:
 800cd44:	4801      	ldr	r0, [pc, #4]	; (800cd4c <__sinit_lock_release+0x8>)
 800cd46:	f7ff bc83 	b.w	800c650 <__retarget_lock_release_recursive>
 800cd4a:	bf00      	nop
 800cd4c:	200005f2 	.word	0x200005f2

0800cd50 <__sinit>:
 800cd50:	b510      	push	{r4, lr}
 800cd52:	4604      	mov	r4, r0
 800cd54:	f7ff fff0 	bl	800cd38 <__sinit_lock_acquire>
 800cd58:	69a3      	ldr	r3, [r4, #24]
 800cd5a:	b11b      	cbz	r3, 800cd64 <__sinit+0x14>
 800cd5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd60:	f7ff bff0 	b.w	800cd44 <__sinit_lock_release>
 800cd64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cd68:	6523      	str	r3, [r4, #80]	; 0x50
 800cd6a:	4b13      	ldr	r3, [pc, #76]	; (800cdb8 <__sinit+0x68>)
 800cd6c:	4a13      	ldr	r2, [pc, #76]	; (800cdbc <__sinit+0x6c>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	62a2      	str	r2, [r4, #40]	; 0x28
 800cd72:	42a3      	cmp	r3, r4
 800cd74:	bf04      	itt	eq
 800cd76:	2301      	moveq	r3, #1
 800cd78:	61a3      	streq	r3, [r4, #24]
 800cd7a:	4620      	mov	r0, r4
 800cd7c:	f000 f820 	bl	800cdc0 <__sfp>
 800cd80:	6060      	str	r0, [r4, #4]
 800cd82:	4620      	mov	r0, r4
 800cd84:	f000 f81c 	bl	800cdc0 <__sfp>
 800cd88:	60a0      	str	r0, [r4, #8]
 800cd8a:	4620      	mov	r0, r4
 800cd8c:	f000 f818 	bl	800cdc0 <__sfp>
 800cd90:	2200      	movs	r2, #0
 800cd92:	60e0      	str	r0, [r4, #12]
 800cd94:	2104      	movs	r1, #4
 800cd96:	6860      	ldr	r0, [r4, #4]
 800cd98:	f7ff ff82 	bl	800cca0 <std>
 800cd9c:	68a0      	ldr	r0, [r4, #8]
 800cd9e:	2201      	movs	r2, #1
 800cda0:	2109      	movs	r1, #9
 800cda2:	f7ff ff7d 	bl	800cca0 <std>
 800cda6:	68e0      	ldr	r0, [r4, #12]
 800cda8:	2202      	movs	r2, #2
 800cdaa:	2112      	movs	r1, #18
 800cdac:	f7ff ff78 	bl	800cca0 <std>
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	61a3      	str	r3, [r4, #24]
 800cdb4:	e7d2      	b.n	800cd5c <__sinit+0xc>
 800cdb6:	bf00      	nop
 800cdb8:	0800d518 	.word	0x0800d518
 800cdbc:	0800cce9 	.word	0x0800cce9

0800cdc0 <__sfp>:
 800cdc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdc2:	4607      	mov	r7, r0
 800cdc4:	f7ff ffac 	bl	800cd20 <__sfp_lock_acquire>
 800cdc8:	4b1e      	ldr	r3, [pc, #120]	; (800ce44 <__sfp+0x84>)
 800cdca:	681e      	ldr	r6, [r3, #0]
 800cdcc:	69b3      	ldr	r3, [r6, #24]
 800cdce:	b913      	cbnz	r3, 800cdd6 <__sfp+0x16>
 800cdd0:	4630      	mov	r0, r6
 800cdd2:	f7ff ffbd 	bl	800cd50 <__sinit>
 800cdd6:	3648      	adds	r6, #72	; 0x48
 800cdd8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cddc:	3b01      	subs	r3, #1
 800cdde:	d503      	bpl.n	800cde8 <__sfp+0x28>
 800cde0:	6833      	ldr	r3, [r6, #0]
 800cde2:	b30b      	cbz	r3, 800ce28 <__sfp+0x68>
 800cde4:	6836      	ldr	r6, [r6, #0]
 800cde6:	e7f7      	b.n	800cdd8 <__sfp+0x18>
 800cde8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cdec:	b9d5      	cbnz	r5, 800ce24 <__sfp+0x64>
 800cdee:	4b16      	ldr	r3, [pc, #88]	; (800ce48 <__sfp+0x88>)
 800cdf0:	60e3      	str	r3, [r4, #12]
 800cdf2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cdf6:	6665      	str	r5, [r4, #100]	; 0x64
 800cdf8:	f7ff fc28 	bl	800c64c <__retarget_lock_init_recursive>
 800cdfc:	f7ff ff96 	bl	800cd2c <__sfp_lock_release>
 800ce00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ce04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ce08:	6025      	str	r5, [r4, #0]
 800ce0a:	61a5      	str	r5, [r4, #24]
 800ce0c:	2208      	movs	r2, #8
 800ce0e:	4629      	mov	r1, r5
 800ce10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ce14:	f7fb fd8e 	bl	8008934 <memset>
 800ce18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ce1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ce20:	4620      	mov	r0, r4
 800ce22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce24:	3468      	adds	r4, #104	; 0x68
 800ce26:	e7d9      	b.n	800cddc <__sfp+0x1c>
 800ce28:	2104      	movs	r1, #4
 800ce2a:	4638      	mov	r0, r7
 800ce2c:	f7ff ff62 	bl	800ccf4 <__sfmoreglue>
 800ce30:	4604      	mov	r4, r0
 800ce32:	6030      	str	r0, [r6, #0]
 800ce34:	2800      	cmp	r0, #0
 800ce36:	d1d5      	bne.n	800cde4 <__sfp+0x24>
 800ce38:	f7ff ff78 	bl	800cd2c <__sfp_lock_release>
 800ce3c:	230c      	movs	r3, #12
 800ce3e:	603b      	str	r3, [r7, #0]
 800ce40:	e7ee      	b.n	800ce20 <__sfp+0x60>
 800ce42:	bf00      	nop
 800ce44:	0800d518 	.word	0x0800d518
 800ce48:	ffff0001 	.word	0xffff0001

0800ce4c <_fwalk_reent>:
 800ce4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce50:	4606      	mov	r6, r0
 800ce52:	4688      	mov	r8, r1
 800ce54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ce58:	2700      	movs	r7, #0
 800ce5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce5e:	f1b9 0901 	subs.w	r9, r9, #1
 800ce62:	d505      	bpl.n	800ce70 <_fwalk_reent+0x24>
 800ce64:	6824      	ldr	r4, [r4, #0]
 800ce66:	2c00      	cmp	r4, #0
 800ce68:	d1f7      	bne.n	800ce5a <_fwalk_reent+0xe>
 800ce6a:	4638      	mov	r0, r7
 800ce6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce70:	89ab      	ldrh	r3, [r5, #12]
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d907      	bls.n	800ce86 <_fwalk_reent+0x3a>
 800ce76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	d003      	beq.n	800ce86 <_fwalk_reent+0x3a>
 800ce7e:	4629      	mov	r1, r5
 800ce80:	4630      	mov	r0, r6
 800ce82:	47c0      	blx	r8
 800ce84:	4307      	orrs	r7, r0
 800ce86:	3568      	adds	r5, #104	; 0x68
 800ce88:	e7e9      	b.n	800ce5e <_fwalk_reent+0x12>

0800ce8a <__swhatbuf_r>:
 800ce8a:	b570      	push	{r4, r5, r6, lr}
 800ce8c:	460e      	mov	r6, r1
 800ce8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce92:	2900      	cmp	r1, #0
 800ce94:	b096      	sub	sp, #88	; 0x58
 800ce96:	4614      	mov	r4, r2
 800ce98:	461d      	mov	r5, r3
 800ce9a:	da08      	bge.n	800ceae <__swhatbuf_r+0x24>
 800ce9c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cea0:	2200      	movs	r2, #0
 800cea2:	602a      	str	r2, [r5, #0]
 800cea4:	061a      	lsls	r2, r3, #24
 800cea6:	d410      	bmi.n	800ceca <__swhatbuf_r+0x40>
 800cea8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ceac:	e00e      	b.n	800cecc <__swhatbuf_r+0x42>
 800ceae:	466a      	mov	r2, sp
 800ceb0:	f000 f902 	bl	800d0b8 <_fstat_r>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	dbf1      	blt.n	800ce9c <__swhatbuf_r+0x12>
 800ceb8:	9a01      	ldr	r2, [sp, #4]
 800ceba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cebe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cec2:	425a      	negs	r2, r3
 800cec4:	415a      	adcs	r2, r3
 800cec6:	602a      	str	r2, [r5, #0]
 800cec8:	e7ee      	b.n	800cea8 <__swhatbuf_r+0x1e>
 800ceca:	2340      	movs	r3, #64	; 0x40
 800cecc:	2000      	movs	r0, #0
 800cece:	6023      	str	r3, [r4, #0]
 800ced0:	b016      	add	sp, #88	; 0x58
 800ced2:	bd70      	pop	{r4, r5, r6, pc}

0800ced4 <__smakebuf_r>:
 800ced4:	898b      	ldrh	r3, [r1, #12]
 800ced6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ced8:	079d      	lsls	r5, r3, #30
 800ceda:	4606      	mov	r6, r0
 800cedc:	460c      	mov	r4, r1
 800cede:	d507      	bpl.n	800cef0 <__smakebuf_r+0x1c>
 800cee0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cee4:	6023      	str	r3, [r4, #0]
 800cee6:	6123      	str	r3, [r4, #16]
 800cee8:	2301      	movs	r3, #1
 800ceea:	6163      	str	r3, [r4, #20]
 800ceec:	b002      	add	sp, #8
 800ceee:	bd70      	pop	{r4, r5, r6, pc}
 800cef0:	ab01      	add	r3, sp, #4
 800cef2:	466a      	mov	r2, sp
 800cef4:	f7ff ffc9 	bl	800ce8a <__swhatbuf_r>
 800cef8:	9900      	ldr	r1, [sp, #0]
 800cefa:	4605      	mov	r5, r0
 800cefc:	4630      	mov	r0, r6
 800cefe:	f7fb fd8b 	bl	8008a18 <_malloc_r>
 800cf02:	b948      	cbnz	r0, 800cf18 <__smakebuf_r+0x44>
 800cf04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf08:	059a      	lsls	r2, r3, #22
 800cf0a:	d4ef      	bmi.n	800ceec <__smakebuf_r+0x18>
 800cf0c:	f023 0303 	bic.w	r3, r3, #3
 800cf10:	f043 0302 	orr.w	r3, r3, #2
 800cf14:	81a3      	strh	r3, [r4, #12]
 800cf16:	e7e3      	b.n	800cee0 <__smakebuf_r+0xc>
 800cf18:	4b0d      	ldr	r3, [pc, #52]	; (800cf50 <__smakebuf_r+0x7c>)
 800cf1a:	62b3      	str	r3, [r6, #40]	; 0x28
 800cf1c:	89a3      	ldrh	r3, [r4, #12]
 800cf1e:	6020      	str	r0, [r4, #0]
 800cf20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf24:	81a3      	strh	r3, [r4, #12]
 800cf26:	9b00      	ldr	r3, [sp, #0]
 800cf28:	6163      	str	r3, [r4, #20]
 800cf2a:	9b01      	ldr	r3, [sp, #4]
 800cf2c:	6120      	str	r0, [r4, #16]
 800cf2e:	b15b      	cbz	r3, 800cf48 <__smakebuf_r+0x74>
 800cf30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf34:	4630      	mov	r0, r6
 800cf36:	f000 f8d1 	bl	800d0dc <_isatty_r>
 800cf3a:	b128      	cbz	r0, 800cf48 <__smakebuf_r+0x74>
 800cf3c:	89a3      	ldrh	r3, [r4, #12]
 800cf3e:	f023 0303 	bic.w	r3, r3, #3
 800cf42:	f043 0301 	orr.w	r3, r3, #1
 800cf46:	81a3      	strh	r3, [r4, #12]
 800cf48:	89a0      	ldrh	r0, [r4, #12]
 800cf4a:	4305      	orrs	r5, r0
 800cf4c:	81a5      	strh	r5, [r4, #12]
 800cf4e:	e7cd      	b.n	800ceec <__smakebuf_r+0x18>
 800cf50:	0800cce9 	.word	0x0800cce9

0800cf54 <_malloc_usable_size_r>:
 800cf54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf58:	1f18      	subs	r0, r3, #4
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	bfbc      	itt	lt
 800cf5e:	580b      	ldrlt	r3, [r1, r0]
 800cf60:	18c0      	addlt	r0, r0, r3
 800cf62:	4770      	bx	lr

0800cf64 <_raise_r>:
 800cf64:	291f      	cmp	r1, #31
 800cf66:	b538      	push	{r3, r4, r5, lr}
 800cf68:	4604      	mov	r4, r0
 800cf6a:	460d      	mov	r5, r1
 800cf6c:	d904      	bls.n	800cf78 <_raise_r+0x14>
 800cf6e:	2316      	movs	r3, #22
 800cf70:	6003      	str	r3, [r0, #0]
 800cf72:	f04f 30ff 	mov.w	r0, #4294967295
 800cf76:	bd38      	pop	{r3, r4, r5, pc}
 800cf78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cf7a:	b112      	cbz	r2, 800cf82 <_raise_r+0x1e>
 800cf7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf80:	b94b      	cbnz	r3, 800cf96 <_raise_r+0x32>
 800cf82:	4620      	mov	r0, r4
 800cf84:	f000 f830 	bl	800cfe8 <_getpid_r>
 800cf88:	462a      	mov	r2, r5
 800cf8a:	4601      	mov	r1, r0
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf92:	f000 b817 	b.w	800cfc4 <_kill_r>
 800cf96:	2b01      	cmp	r3, #1
 800cf98:	d00a      	beq.n	800cfb0 <_raise_r+0x4c>
 800cf9a:	1c59      	adds	r1, r3, #1
 800cf9c:	d103      	bne.n	800cfa6 <_raise_r+0x42>
 800cf9e:	2316      	movs	r3, #22
 800cfa0:	6003      	str	r3, [r0, #0]
 800cfa2:	2001      	movs	r0, #1
 800cfa4:	e7e7      	b.n	800cf76 <_raise_r+0x12>
 800cfa6:	2400      	movs	r4, #0
 800cfa8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cfac:	4628      	mov	r0, r5
 800cfae:	4798      	blx	r3
 800cfb0:	2000      	movs	r0, #0
 800cfb2:	e7e0      	b.n	800cf76 <_raise_r+0x12>

0800cfb4 <raise>:
 800cfb4:	4b02      	ldr	r3, [pc, #8]	; (800cfc0 <raise+0xc>)
 800cfb6:	4601      	mov	r1, r0
 800cfb8:	6818      	ldr	r0, [r3, #0]
 800cfba:	f7ff bfd3 	b.w	800cf64 <_raise_r>
 800cfbe:	bf00      	nop
 800cfc0:	20000010 	.word	0x20000010

0800cfc4 <_kill_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4d07      	ldr	r5, [pc, #28]	; (800cfe4 <_kill_r+0x20>)
 800cfc8:	2300      	movs	r3, #0
 800cfca:	4604      	mov	r4, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	4611      	mov	r1, r2
 800cfd0:	602b      	str	r3, [r5, #0]
 800cfd2:	f7f6 fdac 	bl	8003b2e <_kill>
 800cfd6:	1c43      	adds	r3, r0, #1
 800cfd8:	d102      	bne.n	800cfe0 <_kill_r+0x1c>
 800cfda:	682b      	ldr	r3, [r5, #0]
 800cfdc:	b103      	cbz	r3, 800cfe0 <_kill_r+0x1c>
 800cfde:	6023      	str	r3, [r4, #0]
 800cfe0:	bd38      	pop	{r3, r4, r5, pc}
 800cfe2:	bf00      	nop
 800cfe4:	200005ec 	.word	0x200005ec

0800cfe8 <_getpid_r>:
 800cfe8:	f7f6 bd9a 	b.w	8003b20 <_getpid>

0800cfec <__sread>:
 800cfec:	b510      	push	{r4, lr}
 800cfee:	460c      	mov	r4, r1
 800cff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cff4:	f000 f894 	bl	800d120 <_read_r>
 800cff8:	2800      	cmp	r0, #0
 800cffa:	bfab      	itete	ge
 800cffc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cffe:	89a3      	ldrhlt	r3, [r4, #12]
 800d000:	181b      	addge	r3, r3, r0
 800d002:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d006:	bfac      	ite	ge
 800d008:	6563      	strge	r3, [r4, #84]	; 0x54
 800d00a:	81a3      	strhlt	r3, [r4, #12]
 800d00c:	bd10      	pop	{r4, pc}

0800d00e <__swrite>:
 800d00e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d012:	461f      	mov	r7, r3
 800d014:	898b      	ldrh	r3, [r1, #12]
 800d016:	05db      	lsls	r3, r3, #23
 800d018:	4605      	mov	r5, r0
 800d01a:	460c      	mov	r4, r1
 800d01c:	4616      	mov	r6, r2
 800d01e:	d505      	bpl.n	800d02c <__swrite+0x1e>
 800d020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d024:	2302      	movs	r3, #2
 800d026:	2200      	movs	r2, #0
 800d028:	f000 f868 	bl	800d0fc <_lseek_r>
 800d02c:	89a3      	ldrh	r3, [r4, #12]
 800d02e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d032:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d036:	81a3      	strh	r3, [r4, #12]
 800d038:	4632      	mov	r2, r6
 800d03a:	463b      	mov	r3, r7
 800d03c:	4628      	mov	r0, r5
 800d03e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d042:	f000 b817 	b.w	800d074 <_write_r>

0800d046 <__sseek>:
 800d046:	b510      	push	{r4, lr}
 800d048:	460c      	mov	r4, r1
 800d04a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d04e:	f000 f855 	bl	800d0fc <_lseek_r>
 800d052:	1c43      	adds	r3, r0, #1
 800d054:	89a3      	ldrh	r3, [r4, #12]
 800d056:	bf15      	itete	ne
 800d058:	6560      	strne	r0, [r4, #84]	; 0x54
 800d05a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d05e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d062:	81a3      	strheq	r3, [r4, #12]
 800d064:	bf18      	it	ne
 800d066:	81a3      	strhne	r3, [r4, #12]
 800d068:	bd10      	pop	{r4, pc}

0800d06a <__sclose>:
 800d06a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d06e:	f000 b813 	b.w	800d098 <_close_r>
	...

0800d074 <_write_r>:
 800d074:	b538      	push	{r3, r4, r5, lr}
 800d076:	4d07      	ldr	r5, [pc, #28]	; (800d094 <_write_r+0x20>)
 800d078:	4604      	mov	r4, r0
 800d07a:	4608      	mov	r0, r1
 800d07c:	4611      	mov	r1, r2
 800d07e:	2200      	movs	r2, #0
 800d080:	602a      	str	r2, [r5, #0]
 800d082:	461a      	mov	r2, r3
 800d084:	f7f6 fd8a 	bl	8003b9c <_write>
 800d088:	1c43      	adds	r3, r0, #1
 800d08a:	d102      	bne.n	800d092 <_write_r+0x1e>
 800d08c:	682b      	ldr	r3, [r5, #0]
 800d08e:	b103      	cbz	r3, 800d092 <_write_r+0x1e>
 800d090:	6023      	str	r3, [r4, #0]
 800d092:	bd38      	pop	{r3, r4, r5, pc}
 800d094:	200005ec 	.word	0x200005ec

0800d098 <_close_r>:
 800d098:	b538      	push	{r3, r4, r5, lr}
 800d09a:	4d06      	ldr	r5, [pc, #24]	; (800d0b4 <_close_r+0x1c>)
 800d09c:	2300      	movs	r3, #0
 800d09e:	4604      	mov	r4, r0
 800d0a0:	4608      	mov	r0, r1
 800d0a2:	602b      	str	r3, [r5, #0]
 800d0a4:	f7f6 fd96 	bl	8003bd4 <_close>
 800d0a8:	1c43      	adds	r3, r0, #1
 800d0aa:	d102      	bne.n	800d0b2 <_close_r+0x1a>
 800d0ac:	682b      	ldr	r3, [r5, #0]
 800d0ae:	b103      	cbz	r3, 800d0b2 <_close_r+0x1a>
 800d0b0:	6023      	str	r3, [r4, #0]
 800d0b2:	bd38      	pop	{r3, r4, r5, pc}
 800d0b4:	200005ec 	.word	0x200005ec

0800d0b8 <_fstat_r>:
 800d0b8:	b538      	push	{r3, r4, r5, lr}
 800d0ba:	4d07      	ldr	r5, [pc, #28]	; (800d0d8 <_fstat_r+0x20>)
 800d0bc:	2300      	movs	r3, #0
 800d0be:	4604      	mov	r4, r0
 800d0c0:	4608      	mov	r0, r1
 800d0c2:	4611      	mov	r1, r2
 800d0c4:	602b      	str	r3, [r5, #0]
 800d0c6:	f7f6 fd90 	bl	8003bea <_fstat>
 800d0ca:	1c43      	adds	r3, r0, #1
 800d0cc:	d102      	bne.n	800d0d4 <_fstat_r+0x1c>
 800d0ce:	682b      	ldr	r3, [r5, #0]
 800d0d0:	b103      	cbz	r3, 800d0d4 <_fstat_r+0x1c>
 800d0d2:	6023      	str	r3, [r4, #0]
 800d0d4:	bd38      	pop	{r3, r4, r5, pc}
 800d0d6:	bf00      	nop
 800d0d8:	200005ec 	.word	0x200005ec

0800d0dc <_isatty_r>:
 800d0dc:	b538      	push	{r3, r4, r5, lr}
 800d0de:	4d06      	ldr	r5, [pc, #24]	; (800d0f8 <_isatty_r+0x1c>)
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	4604      	mov	r4, r0
 800d0e4:	4608      	mov	r0, r1
 800d0e6:	602b      	str	r3, [r5, #0]
 800d0e8:	f7f6 fd8e 	bl	8003c08 <_isatty>
 800d0ec:	1c43      	adds	r3, r0, #1
 800d0ee:	d102      	bne.n	800d0f6 <_isatty_r+0x1a>
 800d0f0:	682b      	ldr	r3, [r5, #0]
 800d0f2:	b103      	cbz	r3, 800d0f6 <_isatty_r+0x1a>
 800d0f4:	6023      	str	r3, [r4, #0]
 800d0f6:	bd38      	pop	{r3, r4, r5, pc}
 800d0f8:	200005ec 	.word	0x200005ec

0800d0fc <_lseek_r>:
 800d0fc:	b538      	push	{r3, r4, r5, lr}
 800d0fe:	4d07      	ldr	r5, [pc, #28]	; (800d11c <_lseek_r+0x20>)
 800d100:	4604      	mov	r4, r0
 800d102:	4608      	mov	r0, r1
 800d104:	4611      	mov	r1, r2
 800d106:	2200      	movs	r2, #0
 800d108:	602a      	str	r2, [r5, #0]
 800d10a:	461a      	mov	r2, r3
 800d10c:	f7f6 fd86 	bl	8003c1c <_lseek>
 800d110:	1c43      	adds	r3, r0, #1
 800d112:	d102      	bne.n	800d11a <_lseek_r+0x1e>
 800d114:	682b      	ldr	r3, [r5, #0]
 800d116:	b103      	cbz	r3, 800d11a <_lseek_r+0x1e>
 800d118:	6023      	str	r3, [r4, #0]
 800d11a:	bd38      	pop	{r3, r4, r5, pc}
 800d11c:	200005ec 	.word	0x200005ec

0800d120 <_read_r>:
 800d120:	b538      	push	{r3, r4, r5, lr}
 800d122:	4d07      	ldr	r5, [pc, #28]	; (800d140 <_read_r+0x20>)
 800d124:	4604      	mov	r4, r0
 800d126:	4608      	mov	r0, r1
 800d128:	4611      	mov	r1, r2
 800d12a:	2200      	movs	r2, #0
 800d12c:	602a      	str	r2, [r5, #0]
 800d12e:	461a      	mov	r2, r3
 800d130:	f7f6 fd17 	bl	8003b62 <_read>
 800d134:	1c43      	adds	r3, r0, #1
 800d136:	d102      	bne.n	800d13e <_read_r+0x1e>
 800d138:	682b      	ldr	r3, [r5, #0]
 800d13a:	b103      	cbz	r3, 800d13e <_read_r+0x1e>
 800d13c:	6023      	str	r3, [r4, #0]
 800d13e:	bd38      	pop	{r3, r4, r5, pc}
 800d140:	200005ec 	.word	0x200005ec

0800d144 <_init>:
 800d144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d146:	bf00      	nop
 800d148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d14a:	bc08      	pop	{r3}
 800d14c:	469e      	mov	lr, r3
 800d14e:	4770      	bx	lr

0800d150 <_fini>:
 800d150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d152:	bf00      	nop
 800d154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d156:	bc08      	pop	{r3}
 800d158:	469e      	mov	lr, r3
 800d15a:	4770      	bx	lr
