

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Fri Apr 09 01:56:19 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTB	set	3969
    48  0000                     _TRISB	set	3987
    49  0000                     _PORTA	set	3968
    50  0000                     _TRISA	set	3986
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FEA                     __pcinit:
    56                           	callstack 0
    57  007FEA                     start_initialization:
    58                           	callstack 0
    59  007FEA                     __initialization:
    60                           	callstack 0
    61  007FEA                     end_of_initialization:
    62                           	callstack 0
    63  007FEA                     __end_of__initialization:
    64                           	callstack 0
    65  007FEA  0100               	movlb	0
    66  007FEC  EFF8  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000000                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000000                     
    72                           ; 1 bytes @ 0x0
    73 ;;
    74 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    75 ;;
    76 ;; *************** function _main *****************
    77 ;; Defined at:
    78 ;;		line 66 in file "newmain.c"
    79 ;; Parameters:    Size  Location     Type
    80 ;;		None
    81 ;; Auto vars:     Size  Location     Type
    82 ;;		None
    83 ;; Return value:  Size  Location     Type
    84 ;;                  1    wreg      void 
    85 ;; Registers used:
    86 ;;		wreg, status,2
    87 ;; Tracked objects:
    88 ;;		On entry : 0/0
    89 ;;		On exit  : 0/0
    90 ;;		Unchanged: 0/0
    91 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    92 ;;      Params:         0       0       0       0       0       0       0
    93 ;;      Locals:         0       0       0       0       0       0       0
    94 ;;      Temps:          0       0       0       0       0       0       0
    95 ;;      Totals:         0       0       0       0       0       0       0
    96 ;;Total ram usage:        0 bytes
    97 ;; This function calls:
    98 ;;		Nothing
    99 ;; This function is called by:
   100 ;;		Startup code after reset
   101 ;; This function uses a non-reentrant model
   102 ;;
   103                           
   104                           	psect	text0
   105  007FF0                     __ptext0:
   106                           	callstack 0
   107  007FF0                     _main:
   108                           	callstack 31
   109  007FF0                     
   110                           ;newmain.c: 68:     TRISA = 0;
   111  007FF0  0E00               	movlw	0
   112  007FF2  6E92               	movwf	146,c	;volatile
   113  007FF4                     
   114                           ;newmain.c: 69:     PORTA = 0xff;
   115  007FF4  6880               	setf	128,c	;volatile
   116                           
   117                           ;newmain.c: 70:     TRISB = 0;
   118  007FF6  0E00               	movlw	0
   119  007FF8  6E93               	movwf	147,c	;volatile
   120  007FFA                     
   121                           ;newmain.c: 71:     PORTB = 0xff;
   122  007FFA  6881               	setf	129,c	;volatile
   123  007FFC  EF00  F000         	goto	start
   124  008000                     __end_of_main:
   125                           	callstack 0
   126  0000                     
   127                           	psect	rparam
   128  0000                     
   129                           	psect	idloc
   130                           
   131                           ;Config register IDLOC0 @ 0x200000
   132                           ;	unspecified, using default values
   133  200000                     	org	2097152
   134  200000  FF                 	db	255
   135                           
   136                           ;Config register IDLOC1 @ 0x200001
   137                           ;	unspecified, using default values
   138  200001                     	org	2097153
   139  200001  FF                 	db	255
   140                           
   141                           ;Config register IDLOC2 @ 0x200002
   142                           ;	unspecified, using default values
   143  200002                     	org	2097154
   144  200002  FF                 	db	255
   145                           
   146                           ;Config register IDLOC3 @ 0x200003
   147                           ;	unspecified, using default values
   148  200003                     	org	2097155
   149  200003  FF                 	db	255
   150                           
   151                           ;Config register IDLOC4 @ 0x200004
   152                           ;	unspecified, using default values
   153  200004                     	org	2097156
   154  200004  FF                 	db	255
   155                           
   156                           ;Config register IDLOC5 @ 0x200005
   157                           ;	unspecified, using default values
   158  200005                     	org	2097157
   159  200005  FF                 	db	255
   160                           
   161                           ;Config register IDLOC6 @ 0x200006
   162                           ;	unspecified, using default values
   163  200006                     	org	2097158
   164  200006  FF                 	db	255
   165                           
   166                           ;Config register IDLOC7 @ 0x200007
   167                           ;	unspecified, using default values
   168  200007                     	org	2097159
   169  200007  FF                 	db	255
   170                           
   171                           	psect	config
   172                           
   173                           ; Padding undefined space
   174  300000                     	org	3145728
   175  300000  FF                 	db	255
   176                           
   177                           ;Config register CONFIG1H @ 0x300001
   178                           ;	Oscillator Selection bits
   179                           ;	OSC = RCIO6, External RC oscillator, port function on RA6
   180                           ;	Fail-Safe Clock Monitor Enable bit
   181                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   182                           ;	Internal/External Oscillator Switchover bit
   183                           ;	IESO = OFF, Oscillator Switchover mode disabled
   184  300001                     	org	3145729
   185  300001  07                 	db	7
   186                           
   187                           ;Config register CONFIG2L @ 0x300002
   188                           ;	Power-up Timer Enable bit
   189                           ;	PWRT = OFF, PWRT disabled
   190                           ;	Brown-out Reset Enable bits
   191                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   192                           ;	Brown Out Reset Voltage bits
   193                           ;	BORV = 3, Minimum setting
   194  300002                     	org	3145730
   195  300002  19                 	db	25
   196                           
   197                           ;Config register CONFIG2H @ 0x300003
   198                           ;	Watchdog Timer Enable bit
   199                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   200                           ;	Watchdog Timer Postscale Select bits
   201                           ;	WDTPS = 32768, 1:32768
   202  300003                     	org	3145731
   203  300003  1E                 	db	30
   204                           
   205                           ; Padding undefined space
   206  300004                     	org	3145732
   207  300004  FF                 	db	255
   208                           
   209                           ;Config register CONFIG3H @ 0x300005
   210                           ;	CCP2 MUX bit
   211                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   212                           ;	PORTB A/D Enable bit
   213                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   214                           ;	Low-Power Timer1 Oscillator Enable bit
   215                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   216                           ;	MCLR Pin Enable bit
   217                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   218  300005                     	org	3145733
   219  300005  01                 	db	1
   220                           
   221                           ;Config register CONFIG4L @ 0x300006
   222                           ;	Stack Full/Underflow Reset Enable bit
   223                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   224                           ;	Single-Supply ICSP Enable bit
   225                           ;	LVP = OFF, Single-Supply ICSP disabled
   226                           ;	Extended Instruction Set Enable bit
   227                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   228                           ;	Background Debugger Enable bit
   229                           ;	DEBUG = 0x1, unprogrammed default
   230  300006                     	org	3145734
   231  300006  80                 	db	128
   232                           
   233                           ; Padding undefined space
   234  300007                     	org	3145735
   235  300007  FF                 	db	255
   236                           
   237                           ;Config register CONFIG5L @ 0x300008
   238                           ;	Code Protection bit
   239                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   240                           ;	Code Protection bit
   241                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   242                           ;	Code Protection bit
   243                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   244                           ;	Code Protection bit
   245                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   246  300008                     	org	3145736
   247  300008  0F                 	db	15
   248                           
   249                           ;Config register CONFIG5H @ 0x300009
   250                           ;	Boot Block Code Protection bit
   251                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   252                           ;	Data EEPROM Code Protection bit
   253                           ;	CPD = OFF, Data EEPROM not code-protected
   254  300009                     	org	3145737
   255  300009  C0                 	db	192
   256                           
   257                           ;Config register CONFIG6L @ 0x30000A
   258                           ;	Write Protection bit
   259                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   260                           ;	Write Protection bit
   261                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   262                           ;	Write Protection bit
   263                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   264                           ;	Write Protection bit
   265                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   266  30000A                     	org	3145738
   267  30000A  0F                 	db	15
   268                           
   269                           ;Config register CONFIG6H @ 0x30000B
   270                           ;	Configuration Register Write Protection bit
   271                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   272                           ;	Boot Block Write Protection bit
   273                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   274                           ;	Data EEPROM Write Protection bit
   275                           ;	WRTD = OFF, Data EEPROM not write-protected
   276  30000B                     	org	3145739
   277  30000B  E0                 	db	224
   278                           
   279                           ;Config register CONFIG7L @ 0x30000C
   280                           ;	Table Read Protection bit
   281                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   282                           ;	Table Read Protection bit
   283                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   284                           ;	Table Read Protection bit
   285                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   286                           ;	Table Read Protection bit
   287                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   288  30000C                     	org	3145740
   289  30000C  0F                 	db	15
   290                           
   291                           ;Config register CONFIG7H @ 0x30000D
   292                           ;	Boot Block Table Read Protection bit
   293                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   294  30000D                     	org	3145741
   295  30000D  40                 	db	64
   296                           tosu	equ	0xFFF
   297                           tosh	equ	0xFFE
   298                           tosl	equ	0xFFD
   299                           stkptr	equ	0xFFC
   300                           pclatu	equ	0xFFB
   301                           pclath	equ	0xFFA
   302                           pcl	equ	0xFF9
   303                           tblptru	equ	0xFF8
   304                           tblptrh	equ	0xFF7
   305                           tblptrl	equ	0xFF6
   306                           tablat	equ	0xFF5
   307                           prodh	equ	0xFF4
   308                           prodl	equ	0xFF3
   309                           indf0	equ	0xFEF
   310                           postinc0	equ	0xFEE
   311                           postdec0	equ	0xFED
   312                           preinc0	equ	0xFEC
   313                           plusw0	equ	0xFEB
   314                           fsr0h	equ	0xFEA
   315                           fsr0l	equ	0xFE9
   316                           wreg	equ	0xFE8
   317                           indf1	equ	0xFE7
   318                           postinc1	equ	0xFE6
   319                           postdec1	equ	0xFE5
   320                           preinc1	equ	0xFE4
   321                           plusw1	equ	0xFE3
   322                           fsr1h	equ	0xFE2
   323                           fsr1l	equ	0xFE1
   324                           bsr	equ	0xFE0
   325                           indf2	equ	0xFDF
   326                           postinc2	equ	0xFDE
   327                           postdec2	equ	0xFDD
   328                           preinc2	equ	0xFDC
   329                           plusw2	equ	0xFDB
   330                           fsr2h	equ	0xFDA
   331                           fsr2l	equ	0xFD9
   332                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Fri Apr 09 01:56:19 2021

                     l13 7FFC                      l691 7FF4                      l693 7FFA  
                    l689 7FF0                     _main 7FF0                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _PORTA 000F80  
                  _PORTB 000F81                    _TRISA 000F92                    _TRISB 000F93  
        __initialization 7FEA             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0080  
__end_of__initialization 7FEA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FEA  
                __ramtop 0600                  __ptext0 7FF0     end_of_initialization 7FEA  
    start_initialization 7FEA                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0010                 isa$xinst 000000  
