# do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:18 on Feb 01,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 16:00:18 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./commands_uart_top.tcl line 2
# D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog uart_top.sv uart_top_tb.sv"
vlib work
do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:30 on Feb 01,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 16:00:31 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:31 on Feb 01,2025
# vlog -reportprogress 300 ../uart_transmitter/uart_tx.sv ../uart_transmitter/uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:00:31 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:31 on Feb 01,2025
# vlog -reportprogress 300 ../uart_receiver/uart_rx.sv ../uart_receiver/uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:00:31 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_top_tb 
# Start time: 16:00:31 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# -----SUCCESS-----Data tx: 2d, Data rx: 2d
# -----SUCCESS-----Data tx: 7f, Data rx: 7f
# -----SUCCESS-----Data tx: 66, Data rx: 66
# -----SUCCESS-----Data tx: 4a, Data rx: 4a
# -----SUCCESS-----Data tx: 5a, Data rx: 5a
# -----SUCCESS-----Data tx: 70, Data rx: 70
# -----SUCCESS-----Data tx: 6e, Data rx: 6e
# -----SUCCESS-----Data tx: 5d, Data rx: 5d
# -----SUCCESS-----Data tx: 44, Data rx: 44
# -----SUCCESS-----Data tx: 22, Data rx: 22
# ** Note: $stop    : uart_top_tb.sv(68)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_top_tb
# Break in Module uart_top_tb at uart_top_tb.sv line 68
# 0 ps
# 201590 ps
do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:34 on Feb 01,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 16:01:34 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:34 on Feb 01,2025
# vlog -reportprogress 300 ../uart_transmitter/uart_tx.sv ../uart_transmitter/uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:01:34 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:34 on Feb 01,2025
# vlog -reportprogress 300 ../uart_receiver/uart_rx.sv ../uart_receiver/uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:01:34 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:01:37 on Feb 01,2025, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim work.uart_top_tb 
# Start time: 16:01:37 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# -----SUCCESS-----Data tx: 2d, Data rx: 2d
# -----SUCCESS-----Data tx: 7f, Data rx: 7f
# -----SUCCESS-----Data tx: 66, Data rx: 66
# -----SUCCESS-----Data tx: 4a, Data rx: 4a
# -----SUCCESS-----Data tx: 5a, Data rx: 5a
# -----SUCCESS-----Data tx: 70, Data rx: 70
# -----SUCCESS-----Data tx: 6e, Data rx: 6e
# -----SUCCESS-----Data tx: 5d, Data rx: 5d
# -----SUCCESS-----Data tx: 44, Data rx: 44
# -----SUCCESS-----Data tx: 22, Data rx: 22
# ** Note: $stop    : uart_top_tb.sv(68)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_top_tb
# Break in Module uart_top_tb at uart_top_tb.sv line 68
# 0 ps
# 201590 ps
quit -sim
# End time: 16:06:43 on Feb 01,2025, Elapsed time: 0:05:06
# Errors: 0, Warnings: 0
cd ..
cd uart_transmitter
vlib work
do commands_uart_tx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:59 on Feb 01,2025
# vlog -reportprogress 300 uart_tx.sv uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:06:59 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_tx_tb 
# Start time: 16:06:59 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_tx_tb
# Loading work.uart_tx
# ** Note: $stop    : uart_tx_tb.sv(65)
#    Time: 38390 ps  Iteration: 2  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 65
# 0 ps
# 40310 ps
quit -sim
# End time: 16:08:06 on Feb 01,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
cd ..
cd uart_receiver
do commands_uart_rx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:30 on Feb 01,2025
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 16:08:30 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./commands_uart_rx.tcl line 2
# D:/quartus/QUARTUS/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog uart_rx.sv uart_rx_tb.sv"
vlib work
do commands_uart_rx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:37 on Feb 01,2025
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:08:38 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.uart_rx_tb 
# Start time: 16:08:39 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
# ------------SUCCESS: Data Tx: 24, Data Rx: 24------------
# ------------SUCCESS: Data Tx: 81, Data Rx: 81------------
# ** Note: $stop    : uart_rx_tb.sv(65)
#    Time: 33190 ps  Iteration: 2  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 65
# 0 ps
# 34850 ps
do commands_uart_rx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:39 on Feb 01,2025
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:12:39 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:12:46 on Feb 01,2025, Elapsed time: 0:04:07
# Errors: 0, Warnings: 0
# vsim work.uart_rx_tb 
# Start time: 16:12:46 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
# ------------SUCCESS: Data Tx: 24, Data Rx: 24------------
# ** Note: $stop    : uart_rx_tb.sv(65)
#    Time: 16590 ps  Iteration: 2  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 65
# 0 ps
# 17420 ps
quit -sim
# End time: 16:13:53 on Feb 01,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
cd ..
.main clear
pwd
# D:/quartus/QUARTUS/projects/quartus_projects/UART_kashaf
ls
# uart_receiver
# uart_top
# uart_transmitter
cd uart_top
!.
# .main clear
do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:30 on Feb 01,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 16:14:30 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:30 on Feb 01,2025
# vlog -reportprogress 300 ../uart_transmitter/uart_tx.sv ../uart_transmitter/uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:14:31 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:31 on Feb 01,2025
# vlog -reportprogress 300 ../uart_receiver/uart_rx.sv ../uart_receiver/uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:14:31 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_top_tb 
# Start time: 16:14:31 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# -----SUCCESS-----Data tx: 2d, Data rx: 2d
# -----SUCCESS-----Data tx: 7f, Data rx: 7f
# -----SUCCESS-----Data tx: 66, Data rx: 66
# -----SUCCESS-----Data tx: 4a, Data rx: 4a
# -----SUCCESS-----Data tx: 5a, Data rx: 5a
# -----SUCCESS-----Data tx: 70, Data rx: 70
# -----SUCCESS-----Data tx: 6e, Data rx: 6e
# -----SUCCESS-----Data tx: 5d, Data rx: 5d
# -----SUCCESS-----Data tx: 44, Data rx: 44
# -----SUCCESS-----Data tx: 22, Data rx: 22
# ** Note: $stop    : uart_top_tb.sv(68)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_top_tb
# Break in Module uart_top_tb at uart_top_tb.sv line 68
# 0 ps
# 201590 ps
quit -sim
# End time: 16:15:33 on Feb 01,2025, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
!.
# .main clear
cd ..
cd uart_transmitter
do commands_uart_tx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:48 on Feb 01,2025
# vlog -reportprogress 300 uart_tx.sv uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:15:49 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.uart_tx_tb 
# Start time: 16:15:49 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_tx_tb
# Loading work.uart_tx
# ** Note: $stop    : uart_tx_tb.sv(65)
#    Time: 38390 ps  Iteration: 2  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 65
# 0 ps
# 40310 ps
do commands_uart_tx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:59 on Feb 01,2025
# vlog -reportprogress 300 uart_tx.sv uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:25:59 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:26:06 on Feb 01,2025, Elapsed time: 0:10:17
# Errors: 0, Warnings: 0
# vsim work.uart_tx_tb 
# Start time: 16:26:06 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_tx_tb
# Loading work.uart_tx
# ** Note: $stop    : uart_tx_tb.sv(65)
#    Time: 38390 ps  Iteration: 2  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 65
# 0 ps
# 40310 ps
do commands_uart_tx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:25 on Feb 01,2025
# vlog -reportprogress 300 uart_tx.sv uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:28:25 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:28:35 on Feb 01,2025, Elapsed time: 0:02:29
# Errors: 0, Warnings: 0
# vsim work.uart_tx_tb 
# Start time: 16:28:35 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_tx_tb
# Loading work.uart_tx
# ** Note: $stop    : uart_tx_tb.sv(65)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_tx_tb
# Break in Module uart_tx_tb at uart_tx_tb.sv line 65
# 0 ps
# 201590 ps
quit -sim
# End time: 16:29:47 on Feb 01,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
cd ..
cd uart_receiver
do commands_uart_rx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:59 on Feb 01,2025
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:29:59 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_rx_tb 
# Start time: 16:30:00 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
# ------------SUCCESS: Data Tx: 24, Data Rx: 24------------
# ** Note: $stop    : uart_rx_tb.sv(65)
#    Time: 16590 ps  Iteration: 2  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 65
# 0 ps
# 17420 ps
do commands_uart_rx.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:53 on Feb 01,2025
# vlog -reportprogress 300 uart_rx.sv uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:31:53 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:32:01 on Feb 01,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim work.uart_rx_tb 
# Start time: 16:32:01 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_rx_tb
# Loading work.uart_rx
# ------------SUCCESS: Data Tx: 24, Data Rx: 24------------
# ------------SUCCESS: Data Tx: 81, Data Rx: 81------------
# ------------SUCCESS: Data Tx: 09, Data Rx: 09------------
# ------------SUCCESS: Data Tx: 63, Data Rx: 63------------
# ------------SUCCESS: Data Tx: 0d, Data Rx: 0d------------
# ------------SUCCESS: Data Tx: 8d, Data Rx: 8d------------
# ------------SUCCESS: Data Tx: 65, Data Rx: 65------------
# ------------SUCCESS: Data Tx: 12, Data Rx: 12------------
# ------------SUCCESS: Data Tx: 01, Data Rx: 01------------
# ------------SUCCESS: Data Tx: 0d, Data Rx: 0d------------
# ** Note: $stop    : uart_rx_tb.sv(65)
#    Time: 165990 ps  Iteration: 2  Instance: /uart_rx_tb
# Break in Module uart_rx_tb at uart_rx_tb.sv line 65
# 0 ps
# 174290 ps
quit -sim
# End time: 16:34:54 on Feb 01,2025, Elapsed time: 0:02:53
# Errors: 0, Warnings: 0
cd ..
cd uart_top
do commands_uart_top.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:05 on Feb 01,2025
# vlog -reportprogress 300 uart_top.sv uart_top_tb.sv 
# -- Compiling module uart_top
# -- Compiling module uart_top_tb
# 
# Top level modules:
# 	uart_top_tb
# End time: 16:35:05 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:05 on Feb 01,2025
# vlog -reportprogress 300 ../uart_transmitter/uart_tx.sv ../uart_transmitter/uart_tx_tb.sv 
# -- Compiling module uart_tx
# -- Compiling module uart_tx_tb
# 
# Top level modules:
# 	uart_tx_tb
# End time: 16:35:06 on Feb 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:35:06 on Feb 01,2025
# vlog -reportprogress 300 ../uart_receiver/uart_rx.sv ../uart_receiver/uart_rx_tb.sv 
# -- Compiling module uart_rx
# -- Compiling module uart_rx_tb
# 
# Top level modules:
# 	uart_rx_tb
# End time: 16:35:06 on Feb 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.uart_top_tb 
# Start time: 16:35:06 on Feb 01,2025
# Loading sv_std.std
# Loading work.uart_top_tb
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# -----SUCCESS-----Data tx: 2d, Data rx: 2d
# -----SUCCESS-----Data tx: 7f, Data rx: 7f
# -----SUCCESS-----Data tx: 66, Data rx: 66
# -----SUCCESS-----Data tx: 4a, Data rx: 4a
# -----SUCCESS-----Data tx: 5a, Data rx: 5a
# -----SUCCESS-----Data tx: 70, Data rx: 70
# -----SUCCESS-----Data tx: 6e, Data rx: 6e
# -----SUCCESS-----Data tx: 5d, Data rx: 5d
# -----SUCCESS-----Data tx: 44, Data rx: 44
# -----SUCCESS-----Data tx: 22, Data rx: 22
# ** Note: $stop    : uart_top_tb.sv(68)
#    Time: 191990 ps  Iteration: 2  Instance: /uart_top_tb
# Break in Module uart_top_tb at uart_top_tb.sv line 68
# 0 ps
# 201590 ps
# End time: 17:16:54 on Feb 01,2025, Elapsed time: 0:41:48
# Errors: 0, Warnings: 0
