// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_38 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_5_val,
        x_7_val,
        x_11_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_7_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_318_p2;
reg   [0:0] icmp_ln86_reg_1306;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1306_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1073_fu_324_p2;
reg   [0:0] icmp_ln86_1073_reg_1313;
reg   [0:0] icmp_ln86_1073_reg_1313_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1074_fu_330_p2;
reg   [0:0] icmp_ln86_1074_reg_1319;
wire   [0:0] icmp_ln86_1075_fu_336_p2;
reg   [0:0] icmp_ln86_1075_reg_1325;
reg   [0:0] icmp_ln86_1075_reg_1325_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1076_fu_342_p2;
reg   [0:0] icmp_ln86_1076_reg_1331;
reg   [0:0] icmp_ln86_1076_reg_1331_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1077_fu_348_p2;
reg   [0:0] icmp_ln86_1077_reg_1337;
reg   [0:0] icmp_ln86_1077_reg_1337_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1077_reg_1337_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1077_reg_1337_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1078_fu_354_p2;
reg   [0:0] icmp_ln86_1078_reg_1343;
wire   [0:0] icmp_ln86_1079_fu_360_p2;
reg   [0:0] icmp_ln86_1079_reg_1349;
reg   [0:0] icmp_ln86_1079_reg_1349_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1080_fu_366_p2;
reg   [0:0] icmp_ln86_1080_reg_1355;
reg   [0:0] icmp_ln86_1080_reg_1355_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1080_reg_1355_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1081_fu_372_p2;
reg   [0:0] icmp_ln86_1081_reg_1361;
reg   [0:0] icmp_ln86_1081_reg_1361_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1081_reg_1361_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1081_reg_1361_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1082_fu_378_p2;
reg   [0:0] icmp_ln86_1082_reg_1367;
reg   [0:0] icmp_ln86_1082_reg_1367_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1082_reg_1367_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1082_reg_1367_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1083_fu_384_p2;
reg   [0:0] icmp_ln86_1083_reg_1373;
reg   [0:0] icmp_ln86_1083_reg_1373_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1083_reg_1373_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1083_reg_1373_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1083_reg_1373_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1084_fu_390_p2;
reg   [0:0] icmp_ln86_1084_reg_1379;
reg   [0:0] icmp_ln86_1084_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1084_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1084_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1084_reg_1379_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1084_reg_1379_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1085_fu_396_p2;
reg   [0:0] icmp_ln86_1085_reg_1385;
reg   [0:0] icmp_ln86_1085_reg_1385_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1085_reg_1385_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1085_reg_1385_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1085_reg_1385_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1085_reg_1385_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1086_fu_402_p2;
reg   [0:0] icmp_ln86_1086_reg_1391;
wire   [0:0] icmp_ln86_1087_fu_408_p2;
reg   [0:0] icmp_ln86_1087_reg_1397;
reg   [0:0] icmp_ln86_1087_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1088_fu_414_p2;
reg   [0:0] icmp_ln86_1088_reg_1402;
reg   [0:0] icmp_ln86_1088_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1089_fu_420_p2;
reg   [0:0] icmp_ln86_1089_reg_1407;
reg   [0:0] icmp_ln86_1089_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1089_reg_1407_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1090_fu_426_p2;
reg   [0:0] icmp_ln86_1090_reg_1412;
reg   [0:0] icmp_ln86_1090_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1090_reg_1412_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1091_fu_432_p2;
reg   [0:0] icmp_ln86_1091_reg_1417;
reg   [0:0] icmp_ln86_1091_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1091_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1092_fu_438_p2;
reg   [0:0] icmp_ln86_1092_reg_1422;
reg   [0:0] icmp_ln86_1092_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1092_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1092_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1093_fu_444_p2;
reg   [0:0] icmp_ln86_1093_reg_1427;
reg   [0:0] icmp_ln86_1093_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1093_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1093_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1094_fu_450_p2;
reg   [0:0] icmp_ln86_1094_reg_1432;
reg   [0:0] icmp_ln86_1094_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1094_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1094_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1095_fu_456_p2;
reg   [0:0] icmp_ln86_1095_reg_1437;
reg   [0:0] icmp_ln86_1095_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1095_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1095_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1095_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1096_fu_462_p2;
reg   [0:0] icmp_ln86_1096_reg_1442;
reg   [0:0] icmp_ln86_1096_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1096_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1096_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1096_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1097_fu_468_p2;
reg   [0:0] icmp_ln86_1097_reg_1447;
reg   [0:0] icmp_ln86_1097_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1097_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1097_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1097_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1098_fu_474_p2;
reg   [0:0] icmp_ln86_1098_reg_1452;
reg   [0:0] icmp_ln86_1098_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1098_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1098_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1098_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1098_reg_1452_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1099_fu_480_p2;
reg   [0:0] icmp_ln86_1099_reg_1457;
reg   [0:0] icmp_ln86_1099_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1099_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1099_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1099_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1099_reg_1457_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1100_fu_486_p2;
reg   [0:0] icmp_ln86_1100_reg_1462;
reg   [0:0] icmp_ln86_1100_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1100_reg_1462_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1100_reg_1462_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1100_reg_1462_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1100_reg_1462_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1101_fu_492_p2;
reg   [0:0] icmp_ln86_1101_reg_1467;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1101_reg_1467_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_498_p2;
reg   [0:0] xor_ln104_reg_1472;
wire   [0:0] and_ln102_fu_504_p2;
reg   [0:0] and_ln102_reg_1478;
wire   [0:0] and_ln102_1037_fu_508_p2;
reg   [0:0] and_ln102_1037_reg_1484;
reg   [0:0] and_ln102_1037_reg_1484_pp0_iter2_reg;
reg   [0:0] and_ln102_1037_reg_1484_pp0_iter3_reg;
reg   [0:0] and_ln102_1037_reg_1484_pp0_iter4_reg;
wire   [0:0] and_ln102_1038_fu_522_p2;
reg   [0:0] and_ln102_1038_reg_1491;
wire   [0:0] and_ln102_1041_fu_527_p2;
reg   [0:0] and_ln102_1041_reg_1497;
reg   [0:0] and_ln102_1041_reg_1497_pp0_iter2_reg;
reg   [0:0] and_ln102_1041_reg_1497_pp0_iter3_reg;
reg   [0:0] and_ln102_1041_reg_1497_pp0_iter4_reg;
reg   [0:0] and_ln102_1041_reg_1497_pp0_iter5_reg;
wire   [0:0] and_ln102_1042_fu_543_p2;
reg   [0:0] and_ln102_1042_reg_1504;
wire   [0:0] and_ln102_1049_fu_548_p2;
reg   [0:0] and_ln102_1049_reg_1510;
wire   [0:0] and_ln104_214_fu_558_p2;
reg   [0:0] and_ln104_214_reg_1520;
reg   [0:0] and_ln104_214_reg_1520_pp0_iter2_reg;
reg   [0:0] and_ln104_214_reg_1520_pp0_iter3_reg;
reg   [0:0] and_ln104_214_reg_1520_pp0_iter4_reg;
reg   [0:0] and_ln104_214_reg_1520_pp0_iter5_reg;
reg   [0:0] and_ln104_214_reg_1520_pp0_iter6_reg;
wire   [0:0] and_ln104_210_fu_579_p2;
reg   [0:0] and_ln104_210_reg_1526;
wire   [0:0] and_ln102_1039_fu_584_p2;
reg   [0:0] and_ln102_1039_reg_1531;
reg   [0:0] and_ln102_1039_reg_1531_pp0_iter3_reg;
wire   [0:0] and_ln104_211_fu_594_p2;
reg   [0:0] and_ln104_211_reg_1538;
reg   [0:0] and_ln104_211_reg_1538_pp0_iter3_reg;
wire   [0:0] and_ln102_1043_fu_605_p2;
reg   [0:0] and_ln102_1043_reg_1544;
wire   [0:0] or_ln117_979_fu_668_p2;
reg   [0:0] or_ln117_979_reg_1549;
wire   [2:0] select_ln117_1043_fu_680_p3;
reg   [2:0] select_ln117_1043_reg_1554;
wire   [0:0] or_ln117_981_fu_688_p2;
reg   [0:0] or_ln117_981_reg_1559;
wire   [0:0] or_ln117_983_fu_694_p2;
reg   [0:0] or_ln117_983_reg_1565;
wire   [0:0] or_ln117_991_fu_698_p2;
reg   [0:0] or_ln117_991_reg_1573;
reg   [0:0] or_ln117_991_reg_1573_pp0_iter3_reg;
reg   [0:0] or_ln117_991_reg_1573_pp0_iter4_reg;
wire   [0:0] and_ln102_1045_fu_711_p2;
reg   [0:0] and_ln102_1045_reg_1582;
wire   [0:0] or_ln117_985_fu_782_p2;
reg   [0:0] or_ln117_985_reg_1588;
wire   [3:0] select_ln117_1049_fu_795_p3;
reg   [3:0] select_ln117_1049_reg_1593;
wire   [0:0] or_ln117_987_fu_803_p2;
reg   [0:0] or_ln117_987_reg_1598;
wire   [0:0] and_ln102_1040_fu_807_p2;
reg   [0:0] and_ln102_1040_reg_1605;
wire   [0:0] and_ln104_212_fu_816_p2;
reg   [0:0] and_ln104_212_reg_1611;
reg   [0:0] and_ln104_212_reg_1611_pp0_iter5_reg;
wire   [0:0] and_ln102_1046_fu_831_p2;
reg   [0:0] and_ln102_1046_reg_1617;
wire   [4:0] select_ln117_1055_fu_922_p3;
reg   [4:0] select_ln117_1055_reg_1622;
wire   [0:0] or_ln117_993_fu_929_p2;
reg   [0:0] or_ln117_993_reg_1627;
wire   [0:0] and_ln102_1048_fu_943_p2;
reg   [0:0] and_ln102_1048_reg_1633;
wire   [0:0] or_ln117_997_fu_1016_p2;
reg   [0:0] or_ln117_997_reg_1639;
wire   [4:0] select_ln117_1061_fu_1030_p3;
reg   [4:0] select_ln117_1061_reg_1644;
wire   [0:0] or_ln117_999_fu_1038_p2;
reg   [0:0] or_ln117_999_reg_1649;
wire   [0:0] or_ln117_1003_fu_1126_p2;
reg   [0:0] or_ln117_1003_reg_1657;
wire   [4:0] select_ln117_1067_fu_1138_p3;
reg   [4:0] select_ln117_1067_reg_1663;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_518_fu_512_p2;
wire   [0:0] and_ln104_209_fu_517_p2;
wire   [0:0] xor_ln104_522_fu_532_p2;
wire   [0:0] and_ln104_213_fu_537_p2;
wire   [0:0] xor_ln104_530_fu_553_p2;
wire   [0:0] xor_ln104_517_fu_564_p2;
wire   [0:0] xor_ln104_519_fu_574_p2;
wire   [0:0] and_ln104_fu_569_p2;
wire   [0:0] xor_ln104_520_fu_589_p2;
wire   [0:0] xor_ln104_523_fu_600_p2;
wire   [0:0] and_ln102_1065_fu_614_p2;
wire   [0:0] and_ln102_1050_fu_610_p2;
wire   [0:0] xor_ln117_fu_629_p2;
wire   [0:0] or_ln117_fu_624_p2;
wire   [1:0] zext_ln117_fu_634_p1;
wire   [0:0] or_ln117_977_fu_638_p2;
wire   [0:0] and_ln102_1051_fu_619_p2;
wire   [1:0] select_ln117_fu_642_p3;
wire   [1:0] select_ln117_1041_fu_656_p3;
wire   [0:0] or_ln117_978_fu_650_p2;
wire   [2:0] zext_ln117_115_fu_664_p1;
wire   [2:0] select_ln117_1042_fu_672_p3;
wire   [0:0] xor_ln104_524_fu_702_p2;
wire   [0:0] and_ln102_1066_fu_719_p2;
wire   [0:0] and_ln102_1044_fu_707_p2;
wire   [0:0] and_ln102_1052_fu_715_p2;
wire   [0:0] or_ln117_980_fu_734_p2;
wire   [0:0] and_ln102_1053_fu_724_p2;
wire   [2:0] select_ln117_1044_fu_739_p3;
wire   [2:0] select_ln117_1045_fu_751_p3;
wire   [0:0] or_ln117_982_fu_746_p2;
wire   [3:0] zext_ln117_116_fu_758_p1;
wire   [0:0] and_ln102_1054_fu_729_p2;
wire   [3:0] select_ln117_1046_fu_762_p3;
wire   [0:0] or_ln117_984_fu_770_p2;
wire   [3:0] select_ln117_1047_fu_775_p3;
wire   [3:0] select_ln117_1048_fu_787_p3;
wire   [0:0] xor_ln104_521_fu_811_p2;
wire   [0:0] xor_ln104_525_fu_821_p2;
wire   [0:0] and_ln102_1067_fu_836_p2;
wire   [0:0] xor_ln104_526_fu_826_p2;
wire   [0:0] and_ln102_1068_fu_850_p2;
wire   [0:0] and_ln102_1055_fu_841_p2;
wire   [0:0] or_ln117_986_fu_860_p2;
wire   [0:0] and_ln102_1056_fu_846_p2;
wire   [3:0] select_ln117_1050_fu_865_p3;
wire   [0:0] or_ln117_988_fu_872_p2;
wire   [3:0] select_ln117_1051_fu_877_p3;
wire   [0:0] or_ln117_989_fu_884_p2;
wire   [0:0] and_ln102_1057_fu_855_p2;
wire   [3:0] select_ln117_1052_fu_888_p3;
wire   [3:0] select_ln117_1053_fu_902_p3;
wire   [0:0] or_ln117_990_fu_896_p2;
wire   [4:0] zext_ln117_117_fu_910_p1;
wire   [4:0] select_ln117_1054_fu_914_p3;
wire   [0:0] xor_ln104_527_fu_934_p2;
wire   [0:0] and_ln102_1069_fu_951_p2;
wire   [0:0] and_ln102_1047_fu_939_p2;
wire   [0:0] and_ln102_1058_fu_947_p2;
wire   [0:0] or_ln117_992_fu_966_p2;
wire   [0:0] and_ln102_1059_fu_956_p2;
wire   [4:0] select_ln117_1056_fu_971_p3;
wire   [0:0] or_ln117_994_fu_978_p2;
wire   [4:0] select_ln117_1057_fu_983_p3;
wire   [0:0] or_ln117_995_fu_990_p2;
wire   [0:0] and_ln102_1060_fu_961_p2;
wire   [4:0] select_ln117_1058_fu_994_p3;
wire   [0:0] or_ln117_996_fu_1002_p2;
wire   [4:0] select_ln117_1059_fu_1008_p3;
wire   [4:0] select_ln117_1060_fu_1022_p3;
wire   [0:0] xor_ln104_528_fu_1042_p2;
wire   [0:0] and_ln102_1070_fu_1052_p2;
wire   [0:0] xor_ln104_529_fu_1047_p2;
wire   [0:0] and_ln102_1071_fu_1066_p2;
wire   [0:0] and_ln102_1061_fu_1057_p2;
wire   [0:0] or_ln117_998_fu_1076_p2;
wire   [0:0] and_ln102_1062_fu_1062_p2;
wire   [4:0] select_ln117_1062_fu_1081_p3;
wire   [0:0] or_ln117_1000_fu_1088_p2;
wire   [4:0] select_ln117_1063_fu_1093_p3;
wire   [0:0] or_ln117_1001_fu_1100_p2;
wire   [0:0] and_ln102_1063_fu_1071_p2;
wire   [4:0] select_ln117_1064_fu_1104_p3;
wire   [0:0] or_ln117_1002_fu_1112_p2;
wire   [4:0] select_ln117_1065_fu_1118_p3;
wire   [4:0] select_ln117_1066_fu_1130_p3;
wire   [0:0] and_ln102_1064_fu_1146_p2;
wire   [0:0] or_ln117_1004_fu_1150_p2;
wire   [11:0] tmp_fu_1166_p63;
wire   [4:0] tmp_fu_1166_p64;
wire   [0:0] or_ln117_1005_fu_1155_p2;
wire   [11:0] tmp_fu_1166_p65;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1166_p1;
wire   [4:0] tmp_fu_1166_p3;
wire   [4:0] tmp_fu_1166_p5;
wire   [4:0] tmp_fu_1166_p7;
wire   [4:0] tmp_fu_1166_p9;
wire   [4:0] tmp_fu_1166_p11;
wire   [4:0] tmp_fu_1166_p13;
wire   [4:0] tmp_fu_1166_p15;
wire   [4:0] tmp_fu_1166_p17;
wire   [4:0] tmp_fu_1166_p19;
wire   [4:0] tmp_fu_1166_p21;
wire   [4:0] tmp_fu_1166_p23;
wire   [4:0] tmp_fu_1166_p25;
wire   [4:0] tmp_fu_1166_p27;
wire   [4:0] tmp_fu_1166_p29;
wire   [4:0] tmp_fu_1166_p31;
wire  signed [4:0] tmp_fu_1166_p33;
wire  signed [4:0] tmp_fu_1166_p35;
wire  signed [4:0] tmp_fu_1166_p37;
wire  signed [4:0] tmp_fu_1166_p39;
wire  signed [4:0] tmp_fu_1166_p41;
wire  signed [4:0] tmp_fu_1166_p43;
wire  signed [4:0] tmp_fu_1166_p45;
wire  signed [4:0] tmp_fu_1166_p47;
wire  signed [4:0] tmp_fu_1166_p49;
wire  signed [4:0] tmp_fu_1166_p51;
wire  signed [4:0] tmp_fu_1166_p53;
wire  signed [4:0] tmp_fu_1166_p55;
wire  signed [4:0] tmp_fu_1166_p57;
wire  signed [4:0] tmp_fu_1166_p59;
wire  signed [4:0] tmp_fu_1166_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_63_5_12_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x_U783(
    .din0(12'd1644),
    .din1(12'd893),
    .din2(12'd290),
    .din3(12'd78),
    .din4(12'd729),
    .din5(12'd294),
    .din6(12'd3958),
    .din7(12'd282),
    .din8(12'd3789),
    .din9(12'd1),
    .din10(12'd101),
    .din11(12'd3803),
    .din12(12'd117),
    .din13(12'd3835),
    .din14(12'd4028),
    .din15(12'd186),
    .din16(12'd4092),
    .din17(12'd4077),
    .din18(12'd3691),
    .din19(12'd4052),
    .din20(12'd238),
    .din21(12'd3686),
    .din22(12'd1275),
    .din23(12'd253),
    .din24(12'd3934),
    .din25(12'd206),
    .din26(12'd3860),
    .din27(12'd3706),
    .din28(12'd756),
    .din29(12'd3944),
    .din30(12'd4058),
    .def(tmp_fu_1166_p63),
    .sel(tmp_fu_1166_p64),
    .dout(tmp_fu_1166_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1037_reg_1484 <= and_ln102_1037_fu_508_p2;
        and_ln102_1037_reg_1484_pp0_iter2_reg <= and_ln102_1037_reg_1484;
        and_ln102_1037_reg_1484_pp0_iter3_reg <= and_ln102_1037_reg_1484_pp0_iter2_reg;
        and_ln102_1037_reg_1484_pp0_iter4_reg <= and_ln102_1037_reg_1484_pp0_iter3_reg;
        and_ln102_1038_reg_1491 <= and_ln102_1038_fu_522_p2;
        and_ln102_1039_reg_1531 <= and_ln102_1039_fu_584_p2;
        and_ln102_1039_reg_1531_pp0_iter3_reg <= and_ln102_1039_reg_1531;
        and_ln102_1040_reg_1605 <= and_ln102_1040_fu_807_p2;
        and_ln102_1041_reg_1497 <= and_ln102_1041_fu_527_p2;
        and_ln102_1041_reg_1497_pp0_iter2_reg <= and_ln102_1041_reg_1497;
        and_ln102_1041_reg_1497_pp0_iter3_reg <= and_ln102_1041_reg_1497_pp0_iter2_reg;
        and_ln102_1041_reg_1497_pp0_iter4_reg <= and_ln102_1041_reg_1497_pp0_iter3_reg;
        and_ln102_1041_reg_1497_pp0_iter5_reg <= and_ln102_1041_reg_1497_pp0_iter4_reg;
        and_ln102_1042_reg_1504 <= and_ln102_1042_fu_543_p2;
        and_ln102_1043_reg_1544 <= and_ln102_1043_fu_605_p2;
        and_ln102_1045_reg_1582 <= and_ln102_1045_fu_711_p2;
        and_ln102_1046_reg_1617 <= and_ln102_1046_fu_831_p2;
        and_ln102_1048_reg_1633 <= and_ln102_1048_fu_943_p2;
        and_ln102_1049_reg_1510 <= and_ln102_1049_fu_548_p2;
        and_ln102_reg_1478 <= and_ln102_fu_504_p2;
        and_ln104_210_reg_1526 <= and_ln104_210_fu_579_p2;
        and_ln104_211_reg_1538 <= and_ln104_211_fu_594_p2;
        and_ln104_211_reg_1538_pp0_iter3_reg <= and_ln104_211_reg_1538;
        and_ln104_212_reg_1611 <= and_ln104_212_fu_816_p2;
        and_ln104_212_reg_1611_pp0_iter5_reg <= and_ln104_212_reg_1611;
        and_ln104_214_reg_1520 <= and_ln104_214_fu_558_p2;
        and_ln104_214_reg_1520_pp0_iter2_reg <= and_ln104_214_reg_1520;
        and_ln104_214_reg_1520_pp0_iter3_reg <= and_ln104_214_reg_1520_pp0_iter2_reg;
        and_ln104_214_reg_1520_pp0_iter4_reg <= and_ln104_214_reg_1520_pp0_iter3_reg;
        and_ln104_214_reg_1520_pp0_iter5_reg <= and_ln104_214_reg_1520_pp0_iter4_reg;
        and_ln104_214_reg_1520_pp0_iter6_reg <= and_ln104_214_reg_1520_pp0_iter5_reg;
        icmp_ln86_1073_reg_1313 <= icmp_ln86_1073_fu_324_p2;
        icmp_ln86_1073_reg_1313_pp0_iter1_reg <= icmp_ln86_1073_reg_1313;
        icmp_ln86_1074_reg_1319 <= icmp_ln86_1074_fu_330_p2;
        icmp_ln86_1075_reg_1325 <= icmp_ln86_1075_fu_336_p2;
        icmp_ln86_1075_reg_1325_pp0_iter1_reg <= icmp_ln86_1075_reg_1325;
        icmp_ln86_1076_reg_1331 <= icmp_ln86_1076_fu_342_p2;
        icmp_ln86_1076_reg_1331_pp0_iter1_reg <= icmp_ln86_1076_reg_1331;
        icmp_ln86_1077_reg_1337 <= icmp_ln86_1077_fu_348_p2;
        icmp_ln86_1077_reg_1337_pp0_iter1_reg <= icmp_ln86_1077_reg_1337;
        icmp_ln86_1077_reg_1337_pp0_iter2_reg <= icmp_ln86_1077_reg_1337_pp0_iter1_reg;
        icmp_ln86_1077_reg_1337_pp0_iter3_reg <= icmp_ln86_1077_reg_1337_pp0_iter2_reg;
        icmp_ln86_1078_reg_1343 <= icmp_ln86_1078_fu_354_p2;
        icmp_ln86_1079_reg_1349 <= icmp_ln86_1079_fu_360_p2;
        icmp_ln86_1079_reg_1349_pp0_iter1_reg <= icmp_ln86_1079_reg_1349;
        icmp_ln86_1080_reg_1355 <= icmp_ln86_1080_fu_366_p2;
        icmp_ln86_1080_reg_1355_pp0_iter1_reg <= icmp_ln86_1080_reg_1355;
        icmp_ln86_1080_reg_1355_pp0_iter2_reg <= icmp_ln86_1080_reg_1355_pp0_iter1_reg;
        icmp_ln86_1081_reg_1361 <= icmp_ln86_1081_fu_372_p2;
        icmp_ln86_1081_reg_1361_pp0_iter1_reg <= icmp_ln86_1081_reg_1361;
        icmp_ln86_1081_reg_1361_pp0_iter2_reg <= icmp_ln86_1081_reg_1361_pp0_iter1_reg;
        icmp_ln86_1081_reg_1361_pp0_iter3_reg <= icmp_ln86_1081_reg_1361_pp0_iter2_reg;
        icmp_ln86_1082_reg_1367 <= icmp_ln86_1082_fu_378_p2;
        icmp_ln86_1082_reg_1367_pp0_iter1_reg <= icmp_ln86_1082_reg_1367;
        icmp_ln86_1082_reg_1367_pp0_iter2_reg <= icmp_ln86_1082_reg_1367_pp0_iter1_reg;
        icmp_ln86_1082_reg_1367_pp0_iter3_reg <= icmp_ln86_1082_reg_1367_pp0_iter2_reg;
        icmp_ln86_1083_reg_1373 <= icmp_ln86_1083_fu_384_p2;
        icmp_ln86_1083_reg_1373_pp0_iter1_reg <= icmp_ln86_1083_reg_1373;
        icmp_ln86_1083_reg_1373_pp0_iter2_reg <= icmp_ln86_1083_reg_1373_pp0_iter1_reg;
        icmp_ln86_1083_reg_1373_pp0_iter3_reg <= icmp_ln86_1083_reg_1373_pp0_iter2_reg;
        icmp_ln86_1083_reg_1373_pp0_iter4_reg <= icmp_ln86_1083_reg_1373_pp0_iter3_reg;
        icmp_ln86_1084_reg_1379 <= icmp_ln86_1084_fu_390_p2;
        icmp_ln86_1084_reg_1379_pp0_iter1_reg <= icmp_ln86_1084_reg_1379;
        icmp_ln86_1084_reg_1379_pp0_iter2_reg <= icmp_ln86_1084_reg_1379_pp0_iter1_reg;
        icmp_ln86_1084_reg_1379_pp0_iter3_reg <= icmp_ln86_1084_reg_1379_pp0_iter2_reg;
        icmp_ln86_1084_reg_1379_pp0_iter4_reg <= icmp_ln86_1084_reg_1379_pp0_iter3_reg;
        icmp_ln86_1084_reg_1379_pp0_iter5_reg <= icmp_ln86_1084_reg_1379_pp0_iter4_reg;
        icmp_ln86_1085_reg_1385 <= icmp_ln86_1085_fu_396_p2;
        icmp_ln86_1085_reg_1385_pp0_iter1_reg <= icmp_ln86_1085_reg_1385;
        icmp_ln86_1085_reg_1385_pp0_iter2_reg <= icmp_ln86_1085_reg_1385_pp0_iter1_reg;
        icmp_ln86_1085_reg_1385_pp0_iter3_reg <= icmp_ln86_1085_reg_1385_pp0_iter2_reg;
        icmp_ln86_1085_reg_1385_pp0_iter4_reg <= icmp_ln86_1085_reg_1385_pp0_iter3_reg;
        icmp_ln86_1085_reg_1385_pp0_iter5_reg <= icmp_ln86_1085_reg_1385_pp0_iter4_reg;
        icmp_ln86_1086_reg_1391 <= icmp_ln86_1086_fu_402_p2;
        icmp_ln86_1087_reg_1397 <= icmp_ln86_1087_fu_408_p2;
        icmp_ln86_1087_reg_1397_pp0_iter1_reg <= icmp_ln86_1087_reg_1397;
        icmp_ln86_1088_reg_1402 <= icmp_ln86_1088_fu_414_p2;
        icmp_ln86_1088_reg_1402_pp0_iter1_reg <= icmp_ln86_1088_reg_1402;
        icmp_ln86_1089_reg_1407 <= icmp_ln86_1089_fu_420_p2;
        icmp_ln86_1089_reg_1407_pp0_iter1_reg <= icmp_ln86_1089_reg_1407;
        icmp_ln86_1089_reg_1407_pp0_iter2_reg <= icmp_ln86_1089_reg_1407_pp0_iter1_reg;
        icmp_ln86_1090_reg_1412 <= icmp_ln86_1090_fu_426_p2;
        icmp_ln86_1090_reg_1412_pp0_iter1_reg <= icmp_ln86_1090_reg_1412;
        icmp_ln86_1090_reg_1412_pp0_iter2_reg <= icmp_ln86_1090_reg_1412_pp0_iter1_reg;
        icmp_ln86_1091_reg_1417 <= icmp_ln86_1091_fu_432_p2;
        icmp_ln86_1091_reg_1417_pp0_iter1_reg <= icmp_ln86_1091_reg_1417;
        icmp_ln86_1091_reg_1417_pp0_iter2_reg <= icmp_ln86_1091_reg_1417_pp0_iter1_reg;
        icmp_ln86_1092_reg_1422 <= icmp_ln86_1092_fu_438_p2;
        icmp_ln86_1092_reg_1422_pp0_iter1_reg <= icmp_ln86_1092_reg_1422;
        icmp_ln86_1092_reg_1422_pp0_iter2_reg <= icmp_ln86_1092_reg_1422_pp0_iter1_reg;
        icmp_ln86_1092_reg_1422_pp0_iter3_reg <= icmp_ln86_1092_reg_1422_pp0_iter2_reg;
        icmp_ln86_1093_reg_1427 <= icmp_ln86_1093_fu_444_p2;
        icmp_ln86_1093_reg_1427_pp0_iter1_reg <= icmp_ln86_1093_reg_1427;
        icmp_ln86_1093_reg_1427_pp0_iter2_reg <= icmp_ln86_1093_reg_1427_pp0_iter1_reg;
        icmp_ln86_1093_reg_1427_pp0_iter3_reg <= icmp_ln86_1093_reg_1427_pp0_iter2_reg;
        icmp_ln86_1094_reg_1432 <= icmp_ln86_1094_fu_450_p2;
        icmp_ln86_1094_reg_1432_pp0_iter1_reg <= icmp_ln86_1094_reg_1432;
        icmp_ln86_1094_reg_1432_pp0_iter2_reg <= icmp_ln86_1094_reg_1432_pp0_iter1_reg;
        icmp_ln86_1094_reg_1432_pp0_iter3_reg <= icmp_ln86_1094_reg_1432_pp0_iter2_reg;
        icmp_ln86_1095_reg_1437 <= icmp_ln86_1095_fu_456_p2;
        icmp_ln86_1095_reg_1437_pp0_iter1_reg <= icmp_ln86_1095_reg_1437;
        icmp_ln86_1095_reg_1437_pp0_iter2_reg <= icmp_ln86_1095_reg_1437_pp0_iter1_reg;
        icmp_ln86_1095_reg_1437_pp0_iter3_reg <= icmp_ln86_1095_reg_1437_pp0_iter2_reg;
        icmp_ln86_1095_reg_1437_pp0_iter4_reg <= icmp_ln86_1095_reg_1437_pp0_iter3_reg;
        icmp_ln86_1096_reg_1442 <= icmp_ln86_1096_fu_462_p2;
        icmp_ln86_1096_reg_1442_pp0_iter1_reg <= icmp_ln86_1096_reg_1442;
        icmp_ln86_1096_reg_1442_pp0_iter2_reg <= icmp_ln86_1096_reg_1442_pp0_iter1_reg;
        icmp_ln86_1096_reg_1442_pp0_iter3_reg <= icmp_ln86_1096_reg_1442_pp0_iter2_reg;
        icmp_ln86_1096_reg_1442_pp0_iter4_reg <= icmp_ln86_1096_reg_1442_pp0_iter3_reg;
        icmp_ln86_1097_reg_1447 <= icmp_ln86_1097_fu_468_p2;
        icmp_ln86_1097_reg_1447_pp0_iter1_reg <= icmp_ln86_1097_reg_1447;
        icmp_ln86_1097_reg_1447_pp0_iter2_reg <= icmp_ln86_1097_reg_1447_pp0_iter1_reg;
        icmp_ln86_1097_reg_1447_pp0_iter3_reg <= icmp_ln86_1097_reg_1447_pp0_iter2_reg;
        icmp_ln86_1097_reg_1447_pp0_iter4_reg <= icmp_ln86_1097_reg_1447_pp0_iter3_reg;
        icmp_ln86_1098_reg_1452 <= icmp_ln86_1098_fu_474_p2;
        icmp_ln86_1098_reg_1452_pp0_iter1_reg <= icmp_ln86_1098_reg_1452;
        icmp_ln86_1098_reg_1452_pp0_iter2_reg <= icmp_ln86_1098_reg_1452_pp0_iter1_reg;
        icmp_ln86_1098_reg_1452_pp0_iter3_reg <= icmp_ln86_1098_reg_1452_pp0_iter2_reg;
        icmp_ln86_1098_reg_1452_pp0_iter4_reg <= icmp_ln86_1098_reg_1452_pp0_iter3_reg;
        icmp_ln86_1098_reg_1452_pp0_iter5_reg <= icmp_ln86_1098_reg_1452_pp0_iter4_reg;
        icmp_ln86_1099_reg_1457 <= icmp_ln86_1099_fu_480_p2;
        icmp_ln86_1099_reg_1457_pp0_iter1_reg <= icmp_ln86_1099_reg_1457;
        icmp_ln86_1099_reg_1457_pp0_iter2_reg <= icmp_ln86_1099_reg_1457_pp0_iter1_reg;
        icmp_ln86_1099_reg_1457_pp0_iter3_reg <= icmp_ln86_1099_reg_1457_pp0_iter2_reg;
        icmp_ln86_1099_reg_1457_pp0_iter4_reg <= icmp_ln86_1099_reg_1457_pp0_iter3_reg;
        icmp_ln86_1099_reg_1457_pp0_iter5_reg <= icmp_ln86_1099_reg_1457_pp0_iter4_reg;
        icmp_ln86_1100_reg_1462 <= icmp_ln86_1100_fu_486_p2;
        icmp_ln86_1100_reg_1462_pp0_iter1_reg <= icmp_ln86_1100_reg_1462;
        icmp_ln86_1100_reg_1462_pp0_iter2_reg <= icmp_ln86_1100_reg_1462_pp0_iter1_reg;
        icmp_ln86_1100_reg_1462_pp0_iter3_reg <= icmp_ln86_1100_reg_1462_pp0_iter2_reg;
        icmp_ln86_1100_reg_1462_pp0_iter4_reg <= icmp_ln86_1100_reg_1462_pp0_iter3_reg;
        icmp_ln86_1100_reg_1462_pp0_iter5_reg <= icmp_ln86_1100_reg_1462_pp0_iter4_reg;
        icmp_ln86_1101_reg_1467 <= icmp_ln86_1101_fu_492_p2;
        icmp_ln86_1101_reg_1467_pp0_iter1_reg <= icmp_ln86_1101_reg_1467;
        icmp_ln86_1101_reg_1467_pp0_iter2_reg <= icmp_ln86_1101_reg_1467_pp0_iter1_reg;
        icmp_ln86_1101_reg_1467_pp0_iter3_reg <= icmp_ln86_1101_reg_1467_pp0_iter2_reg;
        icmp_ln86_1101_reg_1467_pp0_iter4_reg <= icmp_ln86_1101_reg_1467_pp0_iter3_reg;
        icmp_ln86_1101_reg_1467_pp0_iter5_reg <= icmp_ln86_1101_reg_1467_pp0_iter4_reg;
        icmp_ln86_1101_reg_1467_pp0_iter6_reg <= icmp_ln86_1101_reg_1467_pp0_iter5_reg;
        icmp_ln86_reg_1306 <= icmp_ln86_fu_318_p2;
        icmp_ln86_reg_1306_pp0_iter1_reg <= icmp_ln86_reg_1306;
        or_ln117_1003_reg_1657 <= or_ln117_1003_fu_1126_p2;
        or_ln117_979_reg_1549 <= or_ln117_979_fu_668_p2;
        or_ln117_981_reg_1559 <= or_ln117_981_fu_688_p2;
        or_ln117_983_reg_1565 <= or_ln117_983_fu_694_p2;
        or_ln117_985_reg_1588 <= or_ln117_985_fu_782_p2;
        or_ln117_987_reg_1598 <= or_ln117_987_fu_803_p2;
        or_ln117_991_reg_1573 <= or_ln117_991_fu_698_p2;
        or_ln117_991_reg_1573_pp0_iter3_reg <= or_ln117_991_reg_1573;
        or_ln117_991_reg_1573_pp0_iter4_reg <= or_ln117_991_reg_1573_pp0_iter3_reg;
        or_ln117_993_reg_1627 <= or_ln117_993_fu_929_p2;
        or_ln117_997_reg_1639 <= or_ln117_997_fu_1016_p2;
        or_ln117_999_reg_1649 <= or_ln117_999_fu_1038_p2;
        select_ln117_1043_reg_1554 <= select_ln117_1043_fu_680_p3;
        select_ln117_1049_reg_1593 <= select_ln117_1049_fu_795_p3;
        select_ln117_1055_reg_1622 <= select_ln117_1055_fu_922_p3;
        select_ln117_1061_reg_1644 <= select_ln117_1061_fu_1030_p3;
        select_ln117_1067_reg_1663 <= select_ln117_1067_fu_1138_p3;
        xor_ln104_reg_1472 <= xor_ln104_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_7_val_int_reg <= x_7_val;
    end
end

assign and_ln102_1037_fu_508_p2 = (xor_ln104_reg_1472 & icmp_ln86_1074_reg_1319);

assign and_ln102_1038_fu_522_p2 = (icmp_ln86_1075_reg_1325 & and_ln102_fu_504_p2);

assign and_ln102_1039_fu_584_p2 = (icmp_ln86_1076_reg_1331_pp0_iter1_reg & and_ln104_fu_569_p2);

assign and_ln102_1040_fu_807_p2 = (icmp_ln86_1077_reg_1337_pp0_iter3_reg & and_ln102_1037_reg_1484_pp0_iter3_reg);

assign and_ln102_1041_fu_527_p2 = (icmp_ln86_1078_reg_1343 & and_ln104_209_fu_517_p2);

assign and_ln102_1042_fu_543_p2 = (icmp_ln86_1079_reg_1349 & and_ln102_1038_fu_522_p2);

assign and_ln102_1043_fu_605_p2 = (icmp_ln86_1080_reg_1355_pp0_iter1_reg & and_ln104_210_fu_579_p2);

assign and_ln102_1044_fu_707_p2 = (icmp_ln86_1081_reg_1361_pp0_iter2_reg & and_ln102_1039_reg_1531);

assign and_ln102_1045_fu_711_p2 = (icmp_ln86_1082_reg_1367_pp0_iter2_reg & and_ln104_211_reg_1538);

assign and_ln102_1046_fu_831_p2 = (icmp_ln86_1083_reg_1373_pp0_iter3_reg & and_ln102_1040_fu_807_p2);

assign and_ln102_1047_fu_939_p2 = (icmp_ln86_1084_reg_1379_pp0_iter4_reg & and_ln104_212_reg_1611);

assign and_ln102_1048_fu_943_p2 = (icmp_ln86_1085_reg_1385_pp0_iter4_reg & and_ln102_1041_reg_1497_pp0_iter4_reg);

assign and_ln102_1049_fu_548_p2 = (icmp_ln86_1086_reg_1391 & and_ln104_213_fu_537_p2);

assign and_ln102_1050_fu_610_p2 = (icmp_ln86_1087_reg_1397_pp0_iter1_reg & and_ln102_1042_reg_1504);

assign and_ln102_1051_fu_619_p2 = (and_ln102_1065_fu_614_p2 & and_ln102_1038_reg_1491);

assign and_ln102_1052_fu_715_p2 = (icmp_ln86_1089_reg_1407_pp0_iter2_reg & and_ln102_1043_reg_1544);

assign and_ln102_1053_fu_724_p2 = (and_ln104_210_reg_1526 & and_ln102_1066_fu_719_p2);

assign and_ln102_1054_fu_729_p2 = (icmp_ln86_1091_reg_1417_pp0_iter2_reg & and_ln102_1044_fu_707_p2);

assign and_ln102_1055_fu_841_p2 = (and_ln102_1067_fu_836_p2 & and_ln102_1039_reg_1531_pp0_iter3_reg);

assign and_ln102_1056_fu_846_p2 = (icmp_ln86_1093_reg_1427_pp0_iter3_reg & and_ln102_1045_reg_1582);

assign and_ln102_1057_fu_855_p2 = (and_ln104_211_reg_1538_pp0_iter3_reg & and_ln102_1068_fu_850_p2);

assign and_ln102_1058_fu_947_p2 = (icmp_ln86_1095_reg_1437_pp0_iter4_reg & and_ln102_1046_reg_1617);

assign and_ln102_1059_fu_956_p2 = (and_ln102_1069_fu_951_p2 & and_ln102_1040_reg_1605);

assign and_ln102_1060_fu_961_p2 = (icmp_ln86_1097_reg_1447_pp0_iter4_reg & and_ln102_1047_fu_939_p2);

assign and_ln102_1061_fu_1057_p2 = (and_ln104_212_reg_1611_pp0_iter5_reg & and_ln102_1070_fu_1052_p2);

assign and_ln102_1062_fu_1062_p2 = (icmp_ln86_1099_reg_1457_pp0_iter5_reg & and_ln102_1048_reg_1633);

assign and_ln102_1063_fu_1071_p2 = (and_ln102_1071_fu_1066_p2 & and_ln102_1041_reg_1497_pp0_iter5_reg);

assign and_ln102_1064_fu_1146_p2 = (icmp_ln86_1101_reg_1467_pp0_iter6_reg & and_ln104_214_reg_1520_pp0_iter6_reg);

assign and_ln102_1065_fu_614_p2 = (xor_ln104_523_fu_600_p2 & icmp_ln86_1088_reg_1402_pp0_iter1_reg);

assign and_ln102_1066_fu_719_p2 = (xor_ln104_524_fu_702_p2 & icmp_ln86_1090_reg_1412_pp0_iter2_reg);

assign and_ln102_1067_fu_836_p2 = (xor_ln104_525_fu_821_p2 & icmp_ln86_1092_reg_1422_pp0_iter3_reg);

assign and_ln102_1068_fu_850_p2 = (xor_ln104_526_fu_826_p2 & icmp_ln86_1094_reg_1432_pp0_iter3_reg);

assign and_ln102_1069_fu_951_p2 = (xor_ln104_527_fu_934_p2 & icmp_ln86_1096_reg_1442_pp0_iter4_reg);

assign and_ln102_1070_fu_1052_p2 = (xor_ln104_528_fu_1042_p2 & icmp_ln86_1098_reg_1452_pp0_iter5_reg);

assign and_ln102_1071_fu_1066_p2 = (xor_ln104_529_fu_1047_p2 & icmp_ln86_1100_reg_1462_pp0_iter5_reg);

assign and_ln102_fu_504_p2 = (icmp_ln86_reg_1306 & icmp_ln86_1073_reg_1313);

assign and_ln104_209_fu_517_p2 = (xor_ln104_reg_1472 & xor_ln104_518_fu_512_p2);

assign and_ln104_210_fu_579_p2 = (xor_ln104_519_fu_574_p2 & and_ln102_reg_1478);

assign and_ln104_211_fu_594_p2 = (xor_ln104_520_fu_589_p2 & and_ln104_fu_569_p2);

assign and_ln104_212_fu_816_p2 = (xor_ln104_521_fu_811_p2 & and_ln102_1037_reg_1484_pp0_iter3_reg);

assign and_ln104_213_fu_537_p2 = (xor_ln104_522_fu_532_p2 & and_ln104_209_fu_517_p2);

assign and_ln104_214_fu_558_p2 = (xor_ln104_530_fu_553_p2 & and_ln104_213_fu_537_p2);

assign and_ln104_fu_569_p2 = (xor_ln104_517_fu_564_p2 & icmp_ln86_reg_1306_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1005_fu_1155_p2[0:0] == 1'b1) ? tmp_fu_1166_p65 : 12'd0);

assign icmp_ln86_1073_fu_324_p2 = (($signed(x_0_val_int_reg) < $signed(18'd260961)) ? 1'b1 : 1'b0);

assign icmp_ln86_1074_fu_330_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261112)) ? 1'b1 : 1'b0);

assign icmp_ln86_1075_fu_336_p2 = (($signed(x_1_val_int_reg) < $signed(18'd841)) ? 1'b1 : 1'b0);

assign icmp_ln86_1076_fu_342_p2 = (($signed(x_14_val_int_reg) < $signed(18'd221)) ? 1'b1 : 1'b0);

assign icmp_ln86_1077_fu_348_p2 = (($signed(x_14_val_int_reg) < $signed(18'd316)) ? 1'b1 : 1'b0);

assign icmp_ln86_1078_fu_354_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261374)) ? 1'b1 : 1'b0);

assign icmp_ln86_1079_fu_360_p2 = (($signed(x_15_val_int_reg) < $signed(18'd737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1080_fu_366_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262024)) ? 1'b1 : 1'b0);

assign icmp_ln86_1081_fu_372_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262077)) ? 1'b1 : 1'b0);

assign icmp_ln86_1082_fu_378_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262047)) ? 1'b1 : 1'b0);

assign icmp_ln86_1083_fu_384_p2 = (($signed(x_14_val_int_reg) < $signed(18'd217)) ? 1'b1 : 1'b0);

assign icmp_ln86_1084_fu_390_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262097)) ? 1'b1 : 1'b0);

assign icmp_ln86_1085_fu_396_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261162)) ? 1'b1 : 1'b0);

assign icmp_ln86_1086_fu_402_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261375)) ? 1'b1 : 1'b0);

assign icmp_ln86_1087_fu_408_p2 = (($signed(x_13_val_int_reg) < $signed(18'd448)) ? 1'b1 : 1'b0);

assign icmp_ln86_1088_fu_414_p2 = (($signed(x_11_val_int_reg) < $signed(18'd1944)) ? 1'b1 : 1'b0);

assign icmp_ln86_1089_fu_420_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261733)) ? 1'b1 : 1'b0);

assign icmp_ln86_1090_fu_426_p2 = (($signed(x_3_val_int_reg) < $signed(18'd152)) ? 1'b1 : 1'b0);

assign icmp_ln86_1091_fu_432_p2 = (($signed(x_14_val_int_reg) < $signed(18'd110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1092_fu_438_p2 = (($signed(x_14_val_int_reg) < $signed(18'd208)) ? 1'b1 : 1'b0);

assign icmp_ln86_1093_fu_444_p2 = (($signed(x_14_val_int_reg) < $signed(18'd254)) ? 1'b1 : 1'b0);

assign icmp_ln86_1094_fu_450_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261680)) ? 1'b1 : 1'b0);

assign icmp_ln86_1095_fu_456_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262063)) ? 1'b1 : 1'b0);

assign icmp_ln86_1096_fu_462_p2 = (($signed(x_12_val_int_reg) < $signed(18'd658)) ? 1'b1 : 1'b0);

assign icmp_ln86_1097_fu_468_p2 = (($signed(x_14_val_int_reg) < $signed(18'd904)) ? 1'b1 : 1'b0);

assign icmp_ln86_1098_fu_474_p2 = (($signed(x_2_val_int_reg) < $signed(18'd442)) ? 1'b1 : 1'b0);

assign icmp_ln86_1099_fu_480_p2 = (($signed(x_11_val_int_reg) < $signed(18'd177)) ? 1'b1 : 1'b0);

assign icmp_ln86_1100_fu_486_p2 = (($signed(x_7_val_int_reg) < $signed(18'd4183)) ? 1'b1 : 1'b0);

assign icmp_ln86_1101_fu_492_p2 = (($signed(x_11_val_int_reg) < $signed(18'd262140)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_318_p2 = (($signed(x_15_val_int_reg) < $signed(18'd879)) ? 1'b1 : 1'b0);

assign or_ln117_1000_fu_1088_p2 = (or_ln117_999_reg_1649 | and_ln102_1062_fu_1062_p2);

assign or_ln117_1001_fu_1100_p2 = (or_ln117_999_reg_1649 | and_ln102_1048_reg_1633);

assign or_ln117_1002_fu_1112_p2 = (or_ln117_1001_fu_1100_p2 | and_ln102_1063_fu_1071_p2);

assign or_ln117_1003_fu_1126_p2 = (or_ln117_999_reg_1649 | and_ln102_1041_reg_1497_pp0_iter5_reg);

assign or_ln117_1004_fu_1150_p2 = (or_ln117_1003_reg_1657 | and_ln102_1064_fu_1146_p2);

assign or_ln117_1005_fu_1155_p2 = (or_ln117_1003_reg_1657 | and_ln104_214_reg_1520_pp0_iter6_reg);

assign or_ln117_977_fu_638_p2 = (and_ln102_1049_reg_1510 | and_ln102_1042_reg_1504);

assign or_ln117_978_fu_650_p2 = (or_ln117_977_fu_638_p2 | and_ln102_1051_fu_619_p2);

assign or_ln117_979_fu_668_p2 = (and_ln102_1049_reg_1510 | and_ln102_1038_reg_1491);

assign or_ln117_980_fu_734_p2 = (or_ln117_979_reg_1549 | and_ln102_1052_fu_715_p2);

assign or_ln117_981_fu_688_p2 = (or_ln117_979_fu_668_p2 | and_ln102_1043_fu_605_p2);

assign or_ln117_982_fu_746_p2 = (or_ln117_981_reg_1559 | and_ln102_1053_fu_724_p2);

assign or_ln117_983_fu_694_p2 = (and_ln102_reg_1478 | and_ln102_1049_reg_1510);

assign or_ln117_984_fu_770_p2 = (or_ln117_983_reg_1565 | and_ln102_1054_fu_729_p2);

assign or_ln117_985_fu_782_p2 = (or_ln117_983_reg_1565 | and_ln102_1044_fu_707_p2);

assign or_ln117_986_fu_860_p2 = (or_ln117_985_reg_1588 | and_ln102_1055_fu_841_p2);

assign or_ln117_987_fu_803_p2 = (or_ln117_983_reg_1565 | and_ln102_1039_reg_1531);

assign or_ln117_988_fu_872_p2 = (or_ln117_987_reg_1598 | and_ln102_1056_fu_846_p2);

assign or_ln117_989_fu_884_p2 = (or_ln117_987_reg_1598 | and_ln102_1045_reg_1582);

assign or_ln117_990_fu_896_p2 = (or_ln117_989_fu_884_p2 | and_ln102_1057_fu_855_p2);

assign or_ln117_991_fu_698_p2 = (icmp_ln86_reg_1306_pp0_iter1_reg | and_ln102_1049_reg_1510);

assign or_ln117_992_fu_966_p2 = (or_ln117_991_reg_1573_pp0_iter4_reg | and_ln102_1058_fu_947_p2);

assign or_ln117_993_fu_929_p2 = (or_ln117_991_reg_1573_pp0_iter3_reg | and_ln102_1046_fu_831_p2);

assign or_ln117_994_fu_978_p2 = (or_ln117_993_reg_1627 | and_ln102_1059_fu_956_p2);

assign or_ln117_995_fu_990_p2 = (or_ln117_991_reg_1573_pp0_iter4_reg | and_ln102_1040_reg_1605);

assign or_ln117_996_fu_1002_p2 = (or_ln117_995_fu_990_p2 | and_ln102_1060_fu_961_p2);

assign or_ln117_997_fu_1016_p2 = (or_ln117_995_fu_990_p2 | and_ln102_1047_fu_939_p2);

assign or_ln117_998_fu_1076_p2 = (or_ln117_997_reg_1639 | and_ln102_1061_fu_1057_p2);

assign or_ln117_999_fu_1038_p2 = (or_ln117_991_reg_1573_pp0_iter4_reg | and_ln102_1037_reg_1484_pp0_iter4_reg);

assign or_ln117_fu_624_p2 = (and_ln102_1050_fu_610_p2 | and_ln102_1049_reg_1510);

assign select_ln117_1041_fu_656_p3 = ((or_ln117_977_fu_638_p2[0:0] == 1'b1) ? select_ln117_fu_642_p3 : 2'd3);

assign select_ln117_1042_fu_672_p3 = ((or_ln117_978_fu_650_p2[0:0] == 1'b1) ? zext_ln117_115_fu_664_p1 : 3'd4);

assign select_ln117_1043_fu_680_p3 = ((or_ln117_979_fu_668_p2[0:0] == 1'b1) ? select_ln117_1042_fu_672_p3 : 3'd5);

assign select_ln117_1044_fu_739_p3 = ((or_ln117_980_fu_734_p2[0:0] == 1'b1) ? select_ln117_1043_reg_1554 : 3'd6);

assign select_ln117_1045_fu_751_p3 = ((or_ln117_981_reg_1559[0:0] == 1'b1) ? select_ln117_1044_fu_739_p3 : 3'd7);

assign select_ln117_1046_fu_762_p3 = ((or_ln117_982_fu_746_p2[0:0] == 1'b1) ? zext_ln117_116_fu_758_p1 : 4'd8);

assign select_ln117_1047_fu_775_p3 = ((or_ln117_983_reg_1565[0:0] == 1'b1) ? select_ln117_1046_fu_762_p3 : 4'd9);

assign select_ln117_1048_fu_787_p3 = ((or_ln117_984_fu_770_p2[0:0] == 1'b1) ? select_ln117_1047_fu_775_p3 : 4'd10);

assign select_ln117_1049_fu_795_p3 = ((or_ln117_985_fu_782_p2[0:0] == 1'b1) ? select_ln117_1048_fu_787_p3 : 4'd11);

assign select_ln117_1050_fu_865_p3 = ((or_ln117_986_fu_860_p2[0:0] == 1'b1) ? select_ln117_1049_reg_1593 : 4'd12);

assign select_ln117_1051_fu_877_p3 = ((or_ln117_987_reg_1598[0:0] == 1'b1) ? select_ln117_1050_fu_865_p3 : 4'd13);

assign select_ln117_1052_fu_888_p3 = ((or_ln117_988_fu_872_p2[0:0] == 1'b1) ? select_ln117_1051_fu_877_p3 : 4'd14);

assign select_ln117_1053_fu_902_p3 = ((or_ln117_989_fu_884_p2[0:0] == 1'b1) ? select_ln117_1052_fu_888_p3 : 4'd15);

assign select_ln117_1054_fu_914_p3 = ((or_ln117_990_fu_896_p2[0:0] == 1'b1) ? zext_ln117_117_fu_910_p1 : 5'd16);

assign select_ln117_1055_fu_922_p3 = ((or_ln117_991_reg_1573_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1054_fu_914_p3 : 5'd17);

assign select_ln117_1056_fu_971_p3 = ((or_ln117_992_fu_966_p2[0:0] == 1'b1) ? select_ln117_1055_reg_1622 : 5'd18);

assign select_ln117_1057_fu_983_p3 = ((or_ln117_993_reg_1627[0:0] == 1'b1) ? select_ln117_1056_fu_971_p3 : 5'd19);

assign select_ln117_1058_fu_994_p3 = ((or_ln117_994_fu_978_p2[0:0] == 1'b1) ? select_ln117_1057_fu_983_p3 : 5'd20);

assign select_ln117_1059_fu_1008_p3 = ((or_ln117_995_fu_990_p2[0:0] == 1'b1) ? select_ln117_1058_fu_994_p3 : 5'd21);

assign select_ln117_1060_fu_1022_p3 = ((or_ln117_996_fu_1002_p2[0:0] == 1'b1) ? select_ln117_1059_fu_1008_p3 : 5'd22);

assign select_ln117_1061_fu_1030_p3 = ((or_ln117_997_fu_1016_p2[0:0] == 1'b1) ? select_ln117_1060_fu_1022_p3 : 5'd23);

assign select_ln117_1062_fu_1081_p3 = ((or_ln117_998_fu_1076_p2[0:0] == 1'b1) ? select_ln117_1061_reg_1644 : 5'd24);

assign select_ln117_1063_fu_1093_p3 = ((or_ln117_999_reg_1649[0:0] == 1'b1) ? select_ln117_1062_fu_1081_p3 : 5'd25);

assign select_ln117_1064_fu_1104_p3 = ((or_ln117_1000_fu_1088_p2[0:0] == 1'b1) ? select_ln117_1063_fu_1093_p3 : 5'd26);

assign select_ln117_1065_fu_1118_p3 = ((or_ln117_1001_fu_1100_p2[0:0] == 1'b1) ? select_ln117_1064_fu_1104_p3 : 5'd27);

assign select_ln117_1066_fu_1130_p3 = ((or_ln117_1002_fu_1112_p2[0:0] == 1'b1) ? select_ln117_1065_fu_1118_p3 : 5'd28);

assign select_ln117_1067_fu_1138_p3 = ((or_ln117_1003_fu_1126_p2[0:0] == 1'b1) ? select_ln117_1066_fu_1130_p3 : 5'd29);

assign select_ln117_fu_642_p3 = ((or_ln117_fu_624_p2[0:0] == 1'b1) ? zext_ln117_fu_634_p1 : 2'd2);

assign tmp_fu_1166_p63 = 'bx;

assign tmp_fu_1166_p64 = ((or_ln117_1004_fu_1150_p2[0:0] == 1'b1) ? select_ln117_1067_reg_1663 : 5'd30);

assign xor_ln104_517_fu_564_p2 = (icmp_ln86_1073_reg_1313_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_518_fu_512_p2 = (icmp_ln86_1074_reg_1319 ^ 1'd1);

assign xor_ln104_519_fu_574_p2 = (icmp_ln86_1075_reg_1325_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_520_fu_589_p2 = (icmp_ln86_1076_reg_1331_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_521_fu_811_p2 = (icmp_ln86_1077_reg_1337_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_522_fu_532_p2 = (icmp_ln86_1078_reg_1343 ^ 1'd1);

assign xor_ln104_523_fu_600_p2 = (icmp_ln86_1079_reg_1349_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_524_fu_702_p2 = (icmp_ln86_1080_reg_1355_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_525_fu_821_p2 = (icmp_ln86_1081_reg_1361_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_526_fu_826_p2 = (icmp_ln86_1082_reg_1367_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_527_fu_934_p2 = (icmp_ln86_1083_reg_1373_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_528_fu_1042_p2 = (icmp_ln86_1084_reg_1379_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_529_fu_1047_p2 = (icmp_ln86_1085_reg_1385_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_530_fu_553_p2 = (icmp_ln86_1086_reg_1391 ^ 1'd1);

assign xor_ln104_fu_498_p2 = (icmp_ln86_fu_318_p2 ^ 1'd1);

assign xor_ln117_fu_629_p2 = (1'd1 ^ and_ln102_1049_reg_1510);

assign zext_ln117_115_fu_664_p1 = select_ln117_1041_fu_656_p3;

assign zext_ln117_116_fu_758_p1 = select_ln117_1045_fu_751_p3;

assign zext_ln117_117_fu_910_p1 = select_ln117_1053_fu_902_p3;

assign zext_ln117_fu_634_p1 = xor_ln117_fu_629_p2;

endmodule //my_prj_decision_function_38
