// Seed: 670594107
module module_0 (
    output wor id_0,
    input tri id_1,
    input wire id_2,
    input tri1 id_3
    , id_21,
    input supply0 id_4
    , id_22,
    input tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    output uwire id_8,
    input wand id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output wor id_13,
    input wand id_14,
    input tri0 id_15,
    output wire id_16,
    output wor module_0,
    input tri1 id_18,
    output wand id_19
);
  wire id_23;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd74,
    parameter id_2 = 32'd26
) (
    input tri1 id_0,
    output uwire _id_1,
    output wor _id_2,
    output wor id_3,
    input supply0 id_4
);
  parameter id_6 = 1;
  assign id_3 = "" ? 1 : module_1 < id_0 ? -1'b0 : ~id_4 & 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3
  );
  logic [id_1 : id_2] id_7;
endmodule
