Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 06 23:58:30 2024
| Host         : Xialing running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file temperature_control_control_sets_placed.rpt
| Design       : temperature_control
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |   267 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            7 |
| No           | No                    | Yes                    |              32 |           28 |
| No           | Yes                   | No                     |              47 |           21 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |              16 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------+-----------------------------+------------------+----------------+
|         Clock Signal         |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG               |                             | seg_out_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  seg_out_reg[3]_LDC_i_1_n_0  |                             | seg_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  seg_out_reg[5]_LDC_i_1_n_0  |                             | seg_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  seg_out_reg[6]_LDC_i_1_n_0  |                             | seg_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  seg_out_reg[7]_LDC_i_1_n_0  |                             | seg_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  seg_out_reg[8]_LDC_i_1_n_0  |                             | seg_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  seg_out_reg[2]_LDC_i_1_n_0  |                             | seg_out_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             | seg_out_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               | set_done_i_1_n_0            | rst_IBUF                    |                1 |              1 |
|  seg_out_reg[0]_LDC_i_1_n_0  |                             | seg_out_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  seg_out_reg[10]_LDC_i_1_n_0 |                             | seg_out_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  seg_out_reg[11]_LDC_i_1_n_0 |                             | seg_out_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  seg_out_reg[12]_LDC_i_1_n_0 |                             | seg_out_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  seg_out_reg[1]_LDC_i_1_n_0  |                             | seg_out_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG               |                             |                             |                1 |              2 |
|  uut/uut1/CLK                |                             | uut/uut2/sel_iData          |                2 |              5 |
|  clk_IBUF_BUFG               | temp_offset[5]_i_1_n_0      | rst_IBUF                    |                4 |              6 |
|  uut/uut1/CLK                | uut/uut2/term_i[31]_i_1_n_0 |                             |                3 |              7 |
|  clk_IBUF_BUFG               | ideal_temp[8]_i_1_n_0       | rst_IBUF                    |                6 |              9 |
|  clk_IBUF_BUFG               |                             | rst_IBUF                    |                6 |             10 |
|  uut/uut1/CLK                |                             |                             |                6 |             13 |
|  clk_IBUF_BUFG               |                             | uut/uut1/o_clk              |                8 |             31 |
+------------------------------+-----------------------------+-----------------------------+------------------+----------------+


