--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: UsbMuxer_timesim.vhd
-- /___/   /\     Timestamp: Mon Nov 14 20:48:06 2016
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf UsbMuxer.pcf -mhf -rpw 100 -tpw 0 -ar Structure -tm UsbMuxer -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim UsbMuxer.ncd UsbMuxer_timesim.vhd 
-- Device	: 6slx4cpg196-3 (PRODUCTION 1.23 2013-10-13)
-- Input file	: UsbMuxer.ncd
-- Output file	: /home/michael/Xilinx/DSCable/netgen/par/UsbMuxer_timesim.vhd
-- # of Entities	: 1
-- Design Name	: UsbMuxer
-- Xilinx	: /opt/Xilinx/14.7/ISE_DS/ISE/
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity UsbMuxer is
  port (
    reset : in STD_LOGIC := 'X'; 
    usb_clk : in STD_LOGIC := 'X'; 
    rxf : in STD_LOGIC := 'X'; 
    txe : in STD_LOGIC := 'X'; 
    dclk : in STD_LOGIC := 'X'; 
    vsync : in STD_LOGIC := 'X'; 
    spi_din : in STD_LOGIC := 'X'; 
    rd : out STD_LOGIC; 
    wr : out STD_LOGIC; 
    siwu : out STD_LOGIC; 
    spi_clk : out STD_LOGIC; 
    spi_dout : out STD_LOGIC; 
    spi_cs : out STD_LOGIC; 
    ldr : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    ldg : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    ldb : in STD_LOGIC_VECTOR ( 5 downto 0 ); 
    adbus : inout STD_LOGIC_VECTOR ( 7 downto 0 ); 
    leds : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end UsbMuxer;

architecture Structure of UsbMuxer is
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1_0 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0 : STD_LOGIC; 
  signal wr_OBUF_0 : STD_LOGIC; 
  signal leds_3_OBUF_0 : STD_LOGIC; 
  signal leds_2_OBUF_0 : STD_LOGIC; 
  signal dclk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal leds_0_OBUF_0 : STD_LOGIC; 
  signal reset_IBUF_0 : STD_LOGIC; 
  signal vsync_IBUF_0 : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_buf_6011 : STD_LOGIC; 
  signal usb_clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal adbus_0_OBUF_6013 : STD_LOGIC; 
  signal adbus_1_OBUF_6014 : STD_LOGIC; 
  signal adbus_2_OBUF_6015 : STD_LOGIC; 
  signal adbus_3_OBUF_6016 : STD_LOGIC; 
  signal adbus_4_OBUF_6017 : STD_LOGIC; 
  signal adbus_5_OBUF_6018 : STD_LOGIC; 
  signal adbus_6_OBUF_6019 : STD_LOGIC; 
  signal adbus_7_OBUF_6020 : STD_LOGIC; 
  signal ldb_0_IBUF_0 : STD_LOGIC; 
  signal ldb_1_IBUF_0 : STD_LOGIC; 
  signal ldb_2_IBUF_0 : STD_LOGIC; 
  signal ldb_3_IBUF_0 : STD_LOGIC; 
  signal ldb_4_IBUF_0 : STD_LOGIC; 
  signal ldb_5_IBUF_0 : STD_LOGIC; 
  signal ldg_0_IBUF_0 : STD_LOGIC; 
  signal ldg_1_IBUF_0 : STD_LOGIC; 
  signal ldg_2_IBUF_0 : STD_LOGIC; 
  signal ldg_3_IBUF_0 : STD_LOGIC; 
  signal ldg_4_IBUF_0 : STD_LOGIC; 
  signal ldg_5_IBUF_0 : STD_LOGIC; 
  signal ldr_0_IBUF_0 : STD_LOGIC; 
  signal ldr_1_IBUF_0 : STD_LOGIC; 
  signal ldr_2_IBUF_0 : STD_LOGIC; 
  signal ldr_3_IBUF_0 : STD_LOGIC; 
  signal ldr_4_IBUF_0 : STD_LOGIC; 
  signal ldr_5_IBUF_0 : STD_LOGIC; 
  signal Inst_MCP3204_spi_cs_buf_6039 : STD_LOGIC; 
  signal Inst_MCP3204_spi_dout_buf_6040 : STD_LOGIC; 
  signal usb_clk_BUFGP : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_buf_rstpot_6042 : STD_LOGIC; 
  signal Inst_MCP3204_n0653_inv_0 : STD_LOGIC; 
  signal dclk_BUFGP : STD_LOGIC; 
  signal Inst_MCP3204_spi_cs_buf_rstpot : STD_LOGIC; 
  signal Inst_MCP3204_spi_dout_buf_rstpot_6065 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6076 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6077 : STD_LOGIC; 
  signal Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot : STD_LOGIC; 
  signal Inst_Video_fifo_scr_empty : STD_LOGIC; 
  signal Inst_Video_is_top_6080 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_dout_16_0 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_dout_17_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal video_fifo_data_2_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal video_fifo_data_3_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal video_fifo_data_4_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal video_fifo_data_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal video_fifo_data_8_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal video_fifo_data_9_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal video_fifo_data_10_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal video_fifo_data_11_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal video_fifo_data_12_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q : STD_LOGIC;
 
  signal video_fifo_data_13_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q : STD_LOGIC;
 
  signal video_fifo_data_16_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q : STD_LOGIC;
 
  signal video_fifo_data_17_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q : STD_LOGIC;
 
  signal video_fifo_data_18_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q : STD_LOGIC;
 
  signal video_fifo_data_19_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q : STD_LOGIC;
 
  signal video_fifo_data_20_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q : STD_LOGIC;
 
  signal video_fifo_data_21_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q : STD_LOGIC;
 
  signal video_fifo_data_24_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q : STD_LOGIC;
 
  signal video_fifo_data_25_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1 : STD_LOGIC; 
  signal Inst_Video_fifo_video_wr_en_6272 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300 : STD_LOGIC;
 
  signal Inst_Video_fifo_scr_rd_en_6301 : STD_LOGIC; 
  signal usb_fifo_full_inv : STD_LOGIC; 
  signal pump_index_FSM_FFd1_6304 : STD_LOGIC; 
  signal pump_type_6305 : STD_LOGIC; 
  signal video_fifo_data_0_Q : STD_LOGIC; 
  signal usb_fifo_din_0_BRB5_6309 : STD_LOGIC; 
  signal video_fifo_data_1_Q : STD_LOGIC; 
  signal usb_fifo_din_1_BRB5_6313 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB5_6316 : STD_LOGIC; 
  signal audio_fifo_empty : STD_LOGIC; 
  signal video_fifo_empty : STD_LOGIC; 
  signal usb_fifo_din_6_BRB5_6326 : STD_LOGIC; 
  signal usb_fifo_din_7_BRB5_6328 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_full : STD_LOGIC; 
  signal Inst_Video_fifo_scr_wr_en_6330 : STD_LOGIC; 
  signal Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o : STD_LOGIC; 
  signal Inst_MCP3204_sample_idle_6332 : STD_LOGIC; 
  signal Inst_MCP3204_n0679_inv1 : STD_LOGIC; 
  signal Inst_MCP3204_sample_side_buf_6334 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot : STD_LOGIC; 
  signal usb_fifo_rd_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338 : STD_LOGIC; 
  signal audio_fifo_rd_6341 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_Video_fifo_scr_dout_18_0 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_dout_19_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_0 : STD_LOGIC;
 
  signal usb_fifo_full_0 : STD_LOGIC; 
  signal pump_index_FSM_FFd2_6385 : STD_LOGIC; 
  signal Inst_MCP3204_sample_idle_inv : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407 : STD_LOGIC;
 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_In1_0 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd2_6411 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_6412 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd1_6413 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd4_6414 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd4_In12 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_6416 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd6_6417 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv : STD_LOGIC; 
  signal Inst_MCP3204_fifo_wr_en_6419 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6420 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en : STD_LOGIC; 
  signal video_fifo_rd_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_6434 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal Inst_MCP3204_spi_cs_buf_1_6440 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6442 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6443 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6444 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6445 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6446 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6447 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6448 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6449 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6450 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_9_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0 : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_buf_1_6472 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o1_6473 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o3_6478 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o5_6480 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o6_6481 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6484 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_14_o : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6491 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_9_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en : STD_LOGIC; 
  signal audio_fifo_data_8_0 : STD_LOGIC; 
  signal audio_fifo_data_9_0 : STD_LOGIC; 
  signal audio_fifo_data_10_0 : STD_LOGIC; 
  signal audio_fifo_data_11_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv : STD_LOGIC; 
  signal Inst_MCP3204_fifo_full : STD_LOGIC; 
  signal Inst_Video_fifo_video_full : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_9_Q : STD_LOGIC; 
  signal Inst_MCP3204_n0515_inv_6619 : STD_LOGIC; 
  signal usb_fifo_wr_en_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2_0 : STD_LOGIC; 
  signal Inst_Video_is_vsync_6627 : STD_LOGIC; 
  signal Inst_Video_i_vsync_reset_OR_1_o_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o13 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6635 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o16_6636 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o15_6637 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o17_6638 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB0_6665 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB1_6666 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB4_6667 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB0_6677 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB1_6678 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB2_6679 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB3_6680 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB4_6681 : STD_LOGIC; 
  signal usb_fifo_din_6_BRB3_6682 : STD_LOGIC; 
  signal usb_fifo_din_6_BRB4_6683 : STD_LOGIC; 
  signal usb_fifo_din_7_BRB3_6684 : STD_LOGIC; 
  signal usb_fifo_din_7_BRB4_6685 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_9_Q : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_8_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6770 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6771 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6772 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6773 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6774 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6775 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6776 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6777 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6778 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6779 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6780 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6781 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB2_0 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB3_0 : STD_LOGIC; 
  signal usb_fifo_din_1_BRB2_6787 : STD_LOGIC; 
  signal usb_fifo_din_1_BRB3_6788 : STD_LOGIC; 
  signal usb_fifo_empty_0 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_7_0 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv : STD_LOGIC; 
  signal Inst_MCP3204_fifo_wr_en_rstpot : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0 : STD_LOGIC; 
  signal write_state_2_6851 : STD_LOGIC; 
  signal write_state_1_6852 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_0 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_Q_6870 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_Q_6871 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_Q_6872 : STD_LOGIC;
 
  signal Inst_MCP3204_Mcount_sample_counter_cy_3_Q_6877 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter_cy_7_Q_6878 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Q_6881 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Q_6882 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Q_6883 : STD_LOGIC;
 
  signal leds_0_OBUF_direct : STD_LOGIC; 
  signal ldb_0_IBUF_direct : STD_LOGIC; 
  signal ldb_1_IBUF_direct : STD_LOGIC; 
  signal ldb_2_IBUF_direct : STD_LOGIC; 
  signal ldb_3_IBUF_direct : STD_LOGIC; 
  signal ldb_4_IBUF_direct : STD_LOGIC; 
  signal ldb_5_IBUF_direct : STD_LOGIC; 
  signal ldg_0_IBUF_direct : STD_LOGIC; 
  signal ldg_1_IBUF_direct : STD_LOGIC; 
  signal ldg_2_IBUF_direct : STD_LOGIC; 
  signal ldg_3_IBUF_direct : STD_LOGIC; 
  signal ldg_4_IBUF_direct : STD_LOGIC; 
  signal ldg_5_IBUF_direct : STD_LOGIC; 
  signal ldr_0_IBUF_direct : STD_LOGIC; 
  signal ldr_1_IBUF_direct : STD_LOGIC; 
  signal ldr_2_IBUF_direct : STD_LOGIC; 
  signal ldr_3_IBUF_direct : STD_LOGIC; 
  signal ldr_4_IBUF_direct : STD_LOGIC; 
  signal ldr_5_IBUF_direct : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_N14 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_N10 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q : STD_LOGIC; 
  signal usb_fifo_din_3_BRB5_6913 : STD_LOGIC; 
  signal usb_fifo_din_3_BRB4_6914 : STD_LOGIC; 
  signal usb_fifo_din_3_BRB3_6915 : STD_LOGIC; 
  signal Inst_MCP3204_spi_dout_buf_1_6916 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q : STD_LOGIC; 
  signal usb_fifo_din_5_BRB5_6928 : STD_LOGIC; 
  signal usb_fifo_din_5_BRB4_6929 : STD_LOGIC; 
  signal usb_fifo_din_5_BRB3_6930 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6931 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o14_6932 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o11 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_N8 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_237_o_MUX_54_o : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11_6936 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o2_6937 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o4_6938 : STD_LOGIC; 
  signal usb_fifo_din_4_BRB5_6939 : STD_LOGIC; 
  signal usb_fifo_din_4_BRB4_6940 : STD_LOGIC; 
  signal usb_fifo_din_4_BRB3_6941 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_N01 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_15_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_bdd0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_N2 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_6_o : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb : STD_LOGIC; 
  signal Inst_usb_buffer_N12 : STD_LOGIC; 
  signal Inst_usb_buffer_N10 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6959 : STD_LOGIC; 
  signal Q_n0097 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11_6961 : STD_LOGIC;
 
  signal Inst_usb_buffer_N2 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_8_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6966 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6967 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_N01 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_19_o : STD_LOGIC; 
  signal Inst_usb_buffer_N6 : STD_LOGIC; 
  signal Inst_usb_buffer_N4 : STD_LOGIC; 
  signal ProtoComp1_CYINITVCC_1_6 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1 : STD_LOGIC; 
  signal ProtoComp3_CYINITVCC_1 : STD_LOGIC; 
  signal ProtoComp5_CYINITVCC_1_87 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp5_CYINITVCC_1 : STD_LOGIC;
 
  signal leds_3_OBUF_146 : STD_LOGIC; 
  signal leds_2_OBUF_149 : STD_LOGIC; 
  signal dclk_BUFGP_IBUFG_152 : STD_LOGIC; 
  signal reset_IBUF_165 : STD_LOGIC; 
  signal vsync_IBUF_168 : STD_LOGIC; 
  signal leds_0_OBUF_173 : STD_LOGIC; 
  signal usb_clk_BUFGP_IBUFG_176 : STD_LOGIC; 
  signal ldb_0_IBUF_195 : STD_LOGIC; 
  signal ldb_1_IBUF_198 : STD_LOGIC; 
  signal ldb_2_IBUF_201 : STD_LOGIC; 
  signal ldb_3_IBUF_204 : STD_LOGIC; 
  signal ldb_4_IBUF_207 : STD_LOGIC; 
  signal ldb_5_IBUF_210 : STD_LOGIC; 
  signal ldg_0_IBUF_213 : STD_LOGIC; 
  signal ldg_1_IBUF_216 : STD_LOGIC; 
  signal ldg_2_IBUF_219 : STD_LOGIC; 
  signal ldg_3_IBUF_222 : STD_LOGIC; 
  signal ldg_4_IBUF_225 : STD_LOGIC; 
  signal ldg_5_IBUF_228 : STD_LOGIC; 
  signal ldr_0_IBUF_231 : STD_LOGIC; 
  signal ldr_1_IBUF_234 : STD_LOGIC; 
  signal ldr_2_IBUF_237 : STD_LOGIC; 
  signal ldr_3_IBUF_240 : STD_LOGIC; 
  signal ldr_4_IBUF_243 : STD_LOGIC; 
  signal ldr_5_IBUF_246 : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_buf_INV_Inst_MCP3204_spi_clock_bufCLK : STD_LOGIC; 
  signal leds_0_OBUF_INV_Inst_MCP3204_sample_val_right_0CLK : STD_LOGIC; 
  signal ProtoComp10_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ProtoComp10_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldb_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldb_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldb_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldb_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldb_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldb_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldb_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldb_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldb_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldb_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldg_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldg_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal ldr_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0 : STD_LOGIC; 
  signal ldr_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT : STD_LOGIC; 
  signal Inst_MCP3204_spi_cs_buf_INV_Inst_MCP3204_spi_cs_bufCLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_dout_buf_INV_Inst_MCP3204_spi_dout_bufCLK : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO1 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO2 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO3 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO4 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO5 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO6 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO7 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO8 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO9 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_lut_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_1999 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_rt_1995 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal ProtoComp149_CYINITGND_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_rt_1983 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_rt_2032 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_rt_2028 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_rt_2024 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_rt_2012 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_rt_2061 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_rt_2057 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_rt_2053 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_9_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_10_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_11_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_rt_2041 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_rt_2074 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_12_Q : STD_LOGIC;
 
  signal ProtoComp152_CYINITVCC_1 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet_3_ProtoComp1_CYINITVCC_1 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1 : STD_LOGIC; 
  signal ProtoComp153_CYINITVCC_1 : STD_LOGIC; 
  signal ProtoComp155_CYINITVCC_1 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2 : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_3CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_2CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_0CLK : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter1 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter2 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter3 : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_7CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_6CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_5CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_4CLK : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter4 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter5 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter6 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter7 : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_10CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_9CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_8CLK : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter8 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter9 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_sample_counter10 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_rt_2393 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_rt_2390 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_rt_2387 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal ProtoComp159_CYINITGND_0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_rt_2379 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_rt_2415 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_rt_2412 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_rt_2409 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_rt_2400 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_2437 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_rt_2434 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_rt_2431 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_rt_2422 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_rt_2446 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_Q : STD_LOGIC;
 
  signal ProtoComp162_CYINITVCC_1 : STD_LOGIC; 
  signal ProtoComp164_CYINITVCC_1 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_6CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_7CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_4CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_5CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_2CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_3CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_0CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_3_pack_6 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_3_dpot_2557 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_2_dpot_2556 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_5_pack_8 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_5_dpot_2548 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_4_dpot_2547 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_1_pack_4 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_1_dpot_2536 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_0_dpot_2535 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_7_pack_10 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_7_dpot_2524 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_6_dpot_2523 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_8CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_7CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_6CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_5CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_14CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_15CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_12CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_13CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_10CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_11CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_8CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_9CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_11_pack_6 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_11_dpot_2609 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_10_dpot_2608 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_13_pack_8 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_13_dpot_2600 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_12_dpot_2599 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_9_pack_4 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_9_dpot_2588 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_8_dpot_2587 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_15_pack_10 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_15_dpot_2576 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_14_dpot_2575 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_22CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_23CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_20CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_21CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_18CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_19CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_16CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_17CLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_19_pack_6 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_19_dpot_2651 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_18_dpot_2650 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_21_pack_8 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_21_dpot_2642 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_20_dpot_2641 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_17_pack_4 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_17_dpot_2630 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_16_dpot_2629 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_23_pack_10 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_23_dpot_2618 : STD_LOGIC; 
  signal Inst_MCP3204_fifo_in_22_dpot_2617 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_11CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_10CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_9CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_8CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_3CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_2CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_1CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_0CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_15CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_14CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_13CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_12CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_3CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_2CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_1CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_0CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_27CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_26CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_25CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_24CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_11CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_10CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_9CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_8CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_4CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_3CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_2CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_11CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_10CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_9CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_3CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_7CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_2CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_6CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_5CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_0CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_4CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_4_pack_1 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_3_rt_2771 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_5_pack_3 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_4_rt_2766 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_6_pack_5 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_5_rt_2761 : STD_LOGIC; 
  signal Inst_MCP3204_sample_val_left_6_rt_2754 : STD_LOGIC; 
  signal Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_7CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_6CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_5CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_4CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_7CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_6CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_5CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_4CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_15CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_14CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_13CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_12CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_12_dpot_2845 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_13_dpot_2838 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_14_dpot_2831 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_15_dpot_2820 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_15CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_14CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_13CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_12CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_31CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_30CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_29CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_28CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_11CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_10CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_9CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_8CLK : STD_LOGIC; 
  signal Inst_Video_is_top_INV_Inst_Video_is_topCLK : STD_LOGIC; 
  signal Inst_Video_is_top_dpot_2895 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd4CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd6CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd6_In_2927 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd4_In : STD_LOGIC; 
  signal N0_pack_12 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd5CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd3CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd2CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd1_In_2971 : STD_LOGIC; 
  signal N8_pack_13 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd2_In : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_In : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd5_In : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_pack_9 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_pack_13 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_Video_fifo_scr_din_36_INV_Inst_Video_fifo_scr_din_36CLK : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_3107 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_3100 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_3095 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_3090 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_2_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_1_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_6_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_7_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_5_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_4_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_3_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_23CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_22CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_21CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_20CLK : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_11_rt_3230 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_8_rt_3224 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_9_rt_3219 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_10_rt_3214 : STD_LOGIC;
 
  signal usb_fifo_din_0_BRB5_INV_usb_fifo_din_0_BRB5CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_1_3241 : STD_LOGIC; 
  signal usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB5CLK : STD_LOGIC; 
  signal usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB3CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_3_1_3264 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_19CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_18CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_17CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_16CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_17_dpot_3291 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_18_pack_7 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_18_dpot_3283 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_19_dpot_3282 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_16_dpot_3271 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_19_rt_3325 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_16_rt_3319 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_17_rt_3314 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_18_rt_3309 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_scr_rd_enCLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_video_wr_enCLK : STD_LOGIC; 
  signal Inst_Video_GND_4_o_is_top_MUX_78_o : STD_LOGIC; 
  signal Inst_Video_fifo_video_wr_en_pack_4 : STD_LOGIC; 
  signal Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_pack_1 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_dpot_3514 : STD_LOGIC;
 
  signal Inst_MCP3204_spi_cs_buf_1_INV_Inst_MCP3204_spi_cs_buf_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_dout_buf_1_INV_Inst_MCP3204_spi_dout_buf_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_idle_INV_Inst_MCP3204_sample_idleCLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_idle_rstpot_3566 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_3590 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_3585 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_3580 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_3574 : STD_LOGIC;
 
  signal Inst_MCP3204_n0653_inv_3594 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_wr_en_INV_Inst_Video_fifo_scr_wr_enCLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_full_INV_4_o : STD_LOGIC; 
  signal Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_fifo_wr_enCLK : STD_LOGIC; 
  signal Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_sample_side_bufCLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_side_buf_pack_1 : STD_LOGIC; 
  signal Inst_MCP3204_sample_side_buf_rstpot_3636 : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_In1 : STD_LOGIC; 
  signal Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_18CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_17CLK : STD_LOGIC; 
  signal Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_16CLK : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_42_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_41_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_3697 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_40_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_39_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_38_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_37_o : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_36_o : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_3732 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_3725 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_dpot_3719 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_10_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_9_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_8_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_rt_3811 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_rt_3806 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_rt_3801 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_rt_3795 : STD_LOGIC;
 
  signal Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_19CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_18CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_17CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_16CLK : STD_LOGIC; 
  signal usb_fifo_din_1_BRB5_INV_usb_fifo_din_1_BRB5CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_1_3888 : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_35CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_34CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_33CLK : STD_LOGIC; 
  signal Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_32CLK : STD_LOGIC; 
  signal usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB5CLK : STD_LOGIC; 
  signal usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB3CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_5_1_3906 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB5CLK : STD_LOGIC; 
  signal usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB3CLK : STD_LOGIC; 
  signal usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB2CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_2_1_3935 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In : STD_LOGIC;
 
  signal usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB3CLK : STD_LOGIC; 
  signal usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB3CLK : STD_LOGIC; 
  signal usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB2CLK : STD_LOGIC; 
  signal usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB2CLK : STD_LOGIC; 
  signal usb_fifo_din_0_BRB2_3999 : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_2_3998 : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_2_3997 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB3_3992 : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_3_3991 : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_3_3990 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_11CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_10CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_9CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_8CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_8_dpot_4090 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_9_dpot_4083 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_10_dpot_4076 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_11_dpot_4065 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_3CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_2CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_1CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_0CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_0_dpot_4121 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_1_dpot_4114 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_2_dpot_4107 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_3_dpot_4096 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_7CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_6CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_5CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_4CLK : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_4_dpot_4152 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_5_dpot_4145 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_6_dpot_4138 : STD_LOGIC; 
  signal Inst_Video_fifo_video_din_7_dpot_4127 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_12_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_pack_8 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_18_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_17_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_19_o : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_8_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_pack_11 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o : STD_LOGIC; 
  signal usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB5CLK : STD_LOGIC; 
  signal usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB3CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_4_1_4404 : STD_LOGIC; 
  signal usb_fifo_din_6_BRB5_INV_usb_fifo_din_6_BRB5CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_6_1_4420 : STD_LOGIC; 
  signal usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB1CLK : STD_LOGIC; 
  signal usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB0CLK : STD_LOGIC; 
  signal usb_fifo_din_0_BRB0_INV_usb_fifo_din_0_BRB0CLK : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_5 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_buf_1_INV_Inst_MCP3204_spi_clock_buf_1CLK : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_21_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_20_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_16_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_rt_4539 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_rt_4534 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_rt_4529 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_rt_4523 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_pack_9 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_pack_11 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_4617 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_2 : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_6_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_pack_10 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_12_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_N2_pack_9 : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_7_o : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_11_o : STD_LOGIC;
 
  signal usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB3CLK : STD_LOGIC; 
  signal usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB3CLK : STD_LOGIC; 
  signal pump_type_INV_pump_typeCLK : STD_LOGIC; 
  signal pump_type_INV_audio_fifo_rdCLK : STD_LOGIC; 
  signal pump_type_INV_video_fifo_rdCLK : STD_LOGIC; 
  signal video_fifo_rd_4760 : STD_LOGIC; 
  signal GND_3_o_pump_index_1_MUX_262_o : STD_LOGIC; 
  signal GND_3_o_pump_index_1_MUX_263_o : STD_LOGIC; 
  signal pump_type_rstpot_4750 : STD_LOGIC; 
  signal usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB4CLK : STD_LOGIC; 
  signal usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB1CLK : STD_LOGIC; 
  signal Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_INV_Inst_MCP3204_spi_clock_counter_2CLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_counter_2_pack_2 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_spi_clock_counter2 : STD_LOGIC; 
  signal Inst_Video_is_vsync_INV_Inst_Video_is_vsyncCLK : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_10_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_9_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_7_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_6_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_12_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_11_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_4958 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_4953 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_4948 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_4942 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_6_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_5_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_4_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_3_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_8_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_9_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_7_o : STD_LOGIC; 
  signal usb_fifo_din_7_BRB5_INV_usb_fifo_din_7_BRB5CLK : STD_LOGIC; 
  signal pump_index_1_video_fifo_data_7_wide_mux_11_OUT_7_1_5005 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_8_WR_PNTR_9_XOR_1_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_7_WR_PNTR_8_XOR_2_o : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_1CLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_0CLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_3CLK : STD_LOGIC; 
  signal Inst_MCP3204_spi_clock_counter_3_pack_3 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_spi_clock_counter3 : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_spi_clock_counter : STD_LOGIC; 
  signal Inst_MCP3204_Mcount_spi_clock_counter1 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o : STD_LOGIC; 
  signal write_state_2_pack_2 : STD_LOGIC; 
  signal write_state_2_glue_set_5098 : STD_LOGIC; 
  signal write_state_1_glue_set_5097 : STD_LOGIC; 
  signal Inst_Video_i_vsync_reset_OR_1_o : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_8_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_14_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_13_o : STD_LOGIC; 
  signal pump_index_FSM_FFd2_INV_pump_index_FSM_FFd2CLK : STD_LOGIC; 
  signal pump_index_FSM_FFd2_INV_usb_fifo_wr_enCLK : STD_LOGIC; 
  signal pump_index_FSM_FFd2_INV_pump_index_FSM_FFd1CLK : STD_LOGIC; 
  signal usb_fifo_wr_en_5198 : STD_LOGIC; 
  signal GND_3_o_pump_index_1_MUX_265_o : STD_LOGIC; 
  signal pump_index_FSM_FFd2_In : STD_LOGIC; 
  signal pump_index_FSM_FFd1_In : STD_LOGIC; 
  signal usb_fifo_full : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o_rt_5243 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_5260 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_dpot_5259 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_pack_1 : STD_LOGIC; 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_dpot_5268 : STD_LOGIC;
 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o : STD_LOGIC; 
  signal usb_fifo_empty : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o_rt_5296 : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_6_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_1 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_5358 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_dpot_5351 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_5341 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_63_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_62_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_61_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_60_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_59_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_58_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_57_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_rt_5434 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_6_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_rt_5427 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_7_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_rt_5419 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_8_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_pack_13 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o : STD_LOGIC; 
  signal wr_OBUF_5487 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_9 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_1_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_2_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_11 : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_3_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_4_Q : STD_LOGIC;
 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_5_Q : STD_LOGIC;
 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_4 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_4_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_6 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_5_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_9_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_5603 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_8_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_dpot_5626 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_7_RD_PNTR_8_XOR_56_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_8_RD_PNTR_9_XOR_55_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_5684 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_5679 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_5674 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_5668 : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_25_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_24_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_23_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_22_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_21_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_20_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_18_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_17_o : STD_LOGIC; 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_9_Q : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_dpot_5826 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_dpot_5820 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_dpot_5815 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_dpot_5810 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_dpot_5849 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_dpot_5843 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_dpot_5838 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_dpot_5833 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_dpot_5868 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_dpot_5863 : STD_LOGIC;
 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_dpot_5856 : STD_LOGIC;
 
  signal NlwBufferSignal_wr_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_leds_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_leds_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_leds_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_spi_clk_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_adbus_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_spi_cs_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_spi_dout_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_buf_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_buf_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp10_D2OFFBYP_SRC_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp10_D2OBYP_SRC_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_1_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_1_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_2_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_2_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_3_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_3_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_4_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_4_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_5_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_5_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_6_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_6_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_7_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_7_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_8_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_8_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_9_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_9_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_10_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_10_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_11_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_11_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_12_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_12_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_13_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_13_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_14_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_14_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_15_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_15_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_16_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_16_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_17_INA : STD_LOGIC; 
  signal NlwBufferSignal_ProtoComp11_D2OBYP_SRC_17_INA : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_cs_buf_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_cs_buf_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_dout_buf_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_dout_buf_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_dclk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_15_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_14_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_15_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_14_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_16_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_17_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_18_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_19_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_20_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_21_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_24_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_25_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_26_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_27_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_28_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_29_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_counter_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_fifo_in_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_right_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_val_left_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_33_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_32_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_is_top_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_36_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_3_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_3_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_3_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_3_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_3_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_fifo_scr_rd_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_wr_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_spi_cs_buf_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_dout_buf_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_idle_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_fifo_scr_wr_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_fifo_wr_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_sample_side_buf_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_video_data_top_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_top_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_36_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_36_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_35_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_video_data_final_34_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_1_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_35_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_35_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_34_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_34_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_33_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_33_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_32_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_scr_din_32_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_5_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_5_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_5_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_5_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_5_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_1_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_1_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_fifo_video_din_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_4_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_4_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_4_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_4_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_4_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_6_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB1_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_2_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB0_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_6_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_6_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_6_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_6_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_7_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_7_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_7_BRB3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_7_BRB3_IN : STD_LOGIC; 
  signal NlwBufferSignal_pump_type_CLK : STD_LOGIC; 
  signal NlwBufferSignal_audio_fifo_rd_CLK : STD_LOGIC; 
  signal NlwBufferSignal_video_fifo_rd_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB4_IN : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_0_BRB1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_counter_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_is_vsync_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_din_7_BRB5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_counter_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_counter_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_spi_clock_counter_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_write_state_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_write_state_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_pump_index_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_usb_fifo_wr_en_CLK : STD_LOGIC; 
  signal NlwBufferSignal_pump_index_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_IN : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : STD_LOGIC; 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_CLK : STD_LOGIC;
 
  signal NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_37_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_38_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_39_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_40_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_41_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_35_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_22_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_23_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_24_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_6_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_7_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_8_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_9_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ProtoComp10_D2OFFBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp10_D2OBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_1_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_1_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_2_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_2_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_3_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_3_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_4_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_4_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_5_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_5_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_6_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_6_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_7_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_7_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_8_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_8_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_9_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_9_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_10_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_10_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_11_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_11_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_12_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_12_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_13_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_13_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_14_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_14_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_15_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_15_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_16_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_16_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OFFBYP_SRC_17_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_ProtoComp11_D2OBYP_SRC_17_IB_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N0_5_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_42_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_11_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_13_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_14_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_23_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_24_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_25_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_27_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_21_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_22_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_7_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_8_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_9_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_13_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_7_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_8_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_9_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_3_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_4_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_5_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_6_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_siwu_OBUF_1_2_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_30_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_31_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_32_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_33_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_63_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_64_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_65_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N0_6_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_59_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_60_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_61_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_62_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_55_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_56_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_57_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_58_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_N1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_20_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_Video_Inst_video_buffer_N1_34_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_28_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_Video_Inst_video_buffer_N1_29_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_MCP3204_Inst_adc_buffer_N1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_21_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_Inst_usb_buffer_N1_6_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_MCP3204_sample_val_right : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Inst_Video_video_data_final : STD_LOGIC_VECTOR ( 36 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_Video_fifo_video_din : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Inst_Video_fifo_scr_dout : STD_LOGIC_VECTOR ( 36 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2 : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2 : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count : STD_LOGIC_VECTOR ( 9 downto 1 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 12 downto 1 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count : STD_LOGIC_VECTOR ( 8 downto 1 ); 
  signal audio_fifo_data : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Inst_MCP3204_spi_clock_counter : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_Video_video_data_top : STD_LOGIC_VECTOR ( 18 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1 : STD_LOGIC_VECTOR ( 7 downto 1 ); 
  signal Inst_MCP3204_sample_counter : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i : STD_LOGIC_VECTOR ( 19 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i : STD_LOGIC_VECTOR ( 36 downto 0 ); 
  signal Inst_MCP3204_sample_val_left : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal Inst_Video_fifo_scr_din : STD_LOGIC_VECTOR ( 36 downto 0 ); 
  signal usb_fifo_din : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Inst_MCP3204_fifo_in : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_carrynet : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_MCP3204_Mcount_sample_counter_lut : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3)
    );
  Inst_Video_Inst_video_buffer_N1_37_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_37_D5LUT_O_UNCONNECTED
    );
  ProtoComp1_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      O => ProtoComp1_CYINITVCC_1_6
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y58"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp1_CYINITVCC_1_6,
      CO(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3),
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2)
    );
  Inst_Video_Inst_video_buffer_N1_38_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_38_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1)
    );
  Inst_Video_Inst_video_buffer_N1_39_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_39_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"8421842184218421"
    )
    port map (
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0)
    );
  Inst_Video_Inst_video_buffer_N1_40_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_40_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y59"
    )
    port map (
      CI => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_3_UNCONNECTED,
      CO(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_CO_0_UNCONNECTED,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_6_gms_ms_S_3_UNCONNECTED,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(6),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(5),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(12),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(6)
    );
  Inst_Video_Inst_video_buffer_N1_41_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_41_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"A50000A5A50000A5"
    )
    port map (
      ADR1 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(10),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(11),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(5)
    );
  Inst_Video_Inst_video_buffer_N1_35_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_35_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4)
    );
  Inst_Video_Inst_video_buffer_N1_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y59",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_36_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(3)
    );
  Inst_usb_buffer_N1_22_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_22_D5LUT_O_UNCONNECTED
    );
  ProtoComp3_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X6Y29"
    )
    port map (
      O => ProtoComp3_CYINITVCC_1
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp3_CYINITVCC_1,
      CO(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_carrynet(3),
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(3),
      S(2) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(2),
      S(1) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(1),
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(0)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(2)
    );
  Inst_usb_buffer_N1_23_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_23_C5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(3),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(1)
    );
  Inst_usb_buffer_N1_24_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_24_B5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"2184218421842184"
    )
    port map (
      ADR4 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(0)
    );
  Inst_usb_buffer_N1_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_25_A5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_6_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_6_D5LUT_O_UNCONNECTED
    );
  ProtoComp5_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X2Y19"
    )
    port map (
      O => ProtoComp5_CYINITVCC_1_87
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y19"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp5_CYINITVCC_1_87,
      CO(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3),
      S(2) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2),
      S(1) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1),
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_7_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_7_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_8_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_8_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"4182418241824182"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_9_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_9_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3)
    );
  Inst_Video_Inst_video_buffer_N1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_16_D5LUT_O_UNCONNECTED
    );
  ProtoComp5_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp5_CYINITVCC_1
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y39"
    )
    port map (
      CI => '0',
      CYINIT => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet_3_ProtoComp5_CYINITVCC_1,
      CO(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(3),
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(2)
    );
  Inst_Video_Inst_video_buffer_N1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_17_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(1)
    );
  Inst_Video_Inst_video_buffer_N1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_18_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"2814281428142814"
    )
    port map (
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(0)
    );
  Inst_Video_Inst_video_buffer_N1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y39",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_19_A5LUT_O_UNCONNECTED
    );
  rd_OBUF : X_OBUF
    generic map(
      LOC => "PAD70"
    )
    port map (
      I => '1',
      O => rd
    );
  wr_OBUF : X_OBUF
    generic map(
      LOC => "PAD71"
    )
    port map (
      I => NlwBufferSignal_wr_OBUF_I,
      O => wr
    );
  rxf_IBUF : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 115 ps
    )
    port map (
      O => leds_3_OBUF_146,
      I => rxf
    );
  ProtoComp8_IMUX : X_BUF
    generic map(
      LOC => "PAD56",
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_3_OBUF_146,
      O => leds_3_OBUF_0
    );
  txe_IBUF : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 115 ps
    )
    port map (
      O => leds_2_OBUF_149,
      I => txe
    );
  ProtoComp8_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD69",
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_2_OBUF_149,
      O => leds_2_OBUF_0
    );
  dclk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD176",
      PATHPULSE => 115 ps
    )
    port map (
      O => dclk_BUFGP_IBUFG_152,
      I => dclk
    );
  ProtoComp8_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD176",
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP_IBUFG_152,
      O => dclk_BUFGP_IBUFG_0
    );
  siwu_OBUF : X_OBUF
    generic map(
      LOC => "PAD72"
    )
    port map (
      I => '1',
      O => siwu
    );
  leds_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD141"
    )
    port map (
      I => NlwBufferSignal_leds_0_OBUF_I,
      O => leds(0)
    );
  leds_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => '0',
      O => leds(1)
    );
  leds_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => NlwBufferSignal_leds_2_OBUF_I,
      O => leds(2)
    );
  leds_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => NlwBufferSignal_leds_3_OBUF_I,
      O => leds(3)
    );
  reset_IBUF : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      O => reset_IBUF_165,
      I => reset
    );
  ProtoComp8_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD120",
      PATHPULSE => 115 ps
    )
    port map (
      I => reset_IBUF_165,
      O => reset_IBUF_0
    );
  vsync_IBUF : X_BUF
    generic map(
      LOC => "PAD174",
      PATHPULSE => 115 ps
    )
    port map (
      O => vsync_IBUF_168,
      I => vsync
    );
  ProtoComp8_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD174",
      PATHPULSE => 115 ps
    )
    port map (
      I => vsync_IBUF_168,
      O => vsync_IBUF_0
    );
  spi_clk_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => NlwBufferSignal_spi_clk_OBUF_I,
      O => spi_clk
    );
  spi_din_IBUF : X_BUF
    generic map(
      LOC => "PAD133",
      PATHPULSE => 115 ps
    )
    port map (
      O => leds_0_OBUF_173,
      I => spi_din
    );
  ProtoComp8_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD133",
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_173,
      O => leds_0_OBUF_direct
    );
  usb_clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD73",
      PATHPULSE => 115 ps
    )
    port map (
      O => usb_clk_BUFGP_IBUFG_176,
      I => usb_clk
    );
  ProtoComp8_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD73",
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP_IBUFG_176,
      O => usb_clk_BUFGP_IBUFG_0
    );
  adbus_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => NlwBufferSignal_adbus_0_OBUF_I,
      O => adbus(0)
    );
  adbus_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => NlwBufferSignal_adbus_1_OBUF_I,
      O => adbus(1)
    );
  adbus_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => NlwBufferSignal_adbus_2_OBUF_I,
      O => adbus(2)
    );
  adbus_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => NlwBufferSignal_adbus_3_OBUF_I,
      O => adbus(3)
    );
  adbus_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD84"
    )
    port map (
      I => NlwBufferSignal_adbus_4_OBUF_I,
      O => adbus(4)
    );
  adbus_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD83"
    )
    port map (
      I => NlwBufferSignal_adbus_5_OBUF_I,
      O => adbus(5)
    );
  adbus_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD80"
    )
    port map (
      I => NlwBufferSignal_adbus_6_OBUF_I,
      O => adbus(6)
    );
  adbus_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD79"
    )
    port map (
      I => NlwBufferSignal_adbus_7_OBUF_I,
      O => adbus(7)
    );
  ldb_0_IBUF : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_0_IBUF_195,
      I => ldb(0)
    );
  ProtoComp8_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD173",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_0_IBUF_195,
      O => ldb_0_IBUF_direct
    );
  ldb_1_IBUF : X_BUF
    generic map(
      LOC => "PAD192",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_1_IBUF_198,
      I => ldb(1)
    );
  ProtoComp8_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD192",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_1_IBUF_198,
      O => ldb_1_IBUF_direct
    );
  ldb_2_IBUF : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_2_IBUF_201,
      I => ldb(2)
    );
  ProtoComp8_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD146",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_2_IBUF_201,
      O => ldb_2_IBUF_direct
    );
  ldb_3_IBUF : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_3_IBUF_204,
      I => ldb(3)
    );
  ProtoComp8_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD172",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_3_IBUF_204,
      O => ldb_3_IBUF_direct
    );
  ldb_4_IBUF : X_BUF
    generic map(
      LOC => "PAD145",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_4_IBUF_207,
      I => ldb(4)
    );
  ProtoComp8_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD145",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_4_IBUF_207,
      O => ldb_4_IBUF_direct
    );
  ldb_5_IBUF : X_BUF
    generic map(
      LOC => "PAD175",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldb_5_IBUF_210,
      I => ldb(5)
    );
  ProtoComp8_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD175",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_5_IBUF_210,
      O => ldb_5_IBUF_direct
    );
  ldg_0_IBUF : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_0_IBUF_213,
      I => ldg(0)
    );
  ProtoComp8_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD169",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_0_IBUF_213,
      O => ldg_0_IBUF_direct
    );
  ldg_1_IBUF : X_BUF
    generic map(
      LOC => "PAD159",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_1_IBUF_216,
      I => ldg(1)
    );
  ProtoComp8_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD159",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_1_IBUF_216,
      O => ldg_1_IBUF_direct
    );
  ldg_2_IBUF : X_BUF
    generic map(
      LOC => "PAD170",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_2_IBUF_219,
      I => ldg(2)
    );
  ProtoComp8_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD170",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_2_IBUF_219,
      O => ldg_2_IBUF_direct
    );
  ldg_3_IBUF : X_BUF
    generic map(
      LOC => "PAD188",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_3_IBUF_222,
      I => ldg(3)
    );
  ProtoComp8_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD188",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_3_IBUF_222,
      O => ldg_3_IBUF_direct
    );
  ldg_4_IBUF : X_BUF
    generic map(
      LOC => "PAD191",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_4_IBUF_225,
      I => ldg(4)
    );
  ProtoComp8_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD191",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_4_IBUF_225,
      O => ldg_4_IBUF_direct
    );
  ldg_5_IBUF : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldg_5_IBUF_228,
      I => ldg(5)
    );
  ProtoComp8_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_5_IBUF_228,
      O => ldg_5_IBUF_direct
    );
  ldr_0_IBUF : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_0_IBUF_231,
      I => ldr(0)
    );
  ProtoComp8_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_0_IBUF_231,
      O => ldr_0_IBUF_direct
    );
  ldr_1_IBUF : X_BUF
    generic map(
      LOC => "PAD171",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_1_IBUF_234,
      I => ldr(1)
    );
  ProtoComp8_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD171",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_1_IBUF_234,
      O => ldr_1_IBUF_direct
    );
  ldr_2_IBUF : X_BUF
    generic map(
      LOC => "PAD187",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_2_IBUF_237,
      I => ldr(2)
    );
  ProtoComp8_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD187",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_2_IBUF_237,
      O => ldr_2_IBUF_direct
    );
  ldr_3_IBUF : X_BUF
    generic map(
      LOC => "PAD147",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_3_IBUF_240,
      I => ldr(3)
    );
  ProtoComp8_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD147",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_3_IBUF_240,
      O => ldr_3_IBUF_direct
    );
  ldr_4_IBUF : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_4_IBUF_243,
      I => ldr(4)
    );
  ProtoComp8_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD148",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_4_IBUF_243,
      O => ldr_4_IBUF_direct
    );
  ldr_5_IBUF : X_BUF
    generic map(
      LOC => "PAD160",
      PATHPULSE => 115 ps
    )
    port map (
      O => ldr_5_IBUF_246,
      I => ldr(5)
    );
  ProtoComp8_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD160",
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_5_IBUF_246,
      O => ldr_5_IBUF_direct
    );
  spi_cs_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => NlwBufferSignal_spi_cs_OBUF_I,
      O => spi_cs
    );
  spi_dout_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => NlwBufferSignal_spi_dout_OBUF_I,
      O => spi_dout
    );
  INV_Inst_MCP3204_spi_clock_bufCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_clock_buf_INV_Inst_MCP3204_spi_clock_bufCLK
    );
  Inst_MCP3204_spi_clock_buf : X_SFF
    generic map(
      LOC => "OLOGIC_X6Y0",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_CLK,
      I => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_IN,
      O => Inst_MCP3204_spi_clock_buf_6011,
      RST => GND,
      SET => GND,
      SSET => GND,
      SRST => GND
    );
  INV_Inst_MCP3204_sample_val_right_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => leds_0_OBUF_INV_Inst_MCP3204_sample_val_right_0CLK
    );
  Inst_MCP3204_sample_val_right_0 : X_SFF
    generic map(
      LOC => "ILOGIC_X3Y1",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_0_CLK,
      I => ProtoComp10_D2OFFBYP_SRC_OUT,
      O => Inst_MCP3204_sample_val_right(0),
      SSET => GND,
      SRST => GND,
      SET => GND,
      RST => GND
    );
  ProtoComp10_D2OFFBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X3Y1"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp10_D2OFFBYP_SRC_INA,
      IB => NLW_ProtoComp10_D2OFFBYP_SRC_IB_UNCONNECTED,
      O => ProtoComp10_D2OFFBYP_SRC_OUT,
      SEL => ProtoComp10_D2OBYPSEL_GND_0
    );
  ProtoComp10_D2OBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X3Y1"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp10_D2OBYP_SRC_INA,
      IB => NLW_ProtoComp10_D2OBYP_SRC_IB_UNCONNECTED,
      O => leds_0_OBUF_0,
      SEL => ProtoComp10_D2OBYPSEL_GND_0
    );
  ProtoComp10_D2OBYPSEL_GND : X_ZERO
    generic map(
      LOC => "ILOGIC_X3Y1"
    )
    port map (
      O => ProtoComp10_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_0 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y33",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_0_CLK,
      I => ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(0),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y33"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_IB_UNCONNECTED,
      O => ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y33"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_IB_UNCONNECTED,
      O => ldb_0_IBUF_0,
      SEL => ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y33"
    )
    port map (
      O => ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_1 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y50",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_1_CLK,
      I => ldb_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(1),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_1 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y50"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_1_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_1_IB_UNCONNECTED,
      O => ldb_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldb_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_1 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y50"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_1_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_1_IB_UNCONNECTED,
      O => ldb_1_IBUF_0,
      SEL => ldb_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_1 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y50"
    )
    port map (
      O => ldb_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_2 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y4",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_2_CLK,
      I => ldb_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(2),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_2 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y4"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_2_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_2_IB_UNCONNECTED,
      O => ldb_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldb_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_2 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y4"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_2_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_2_IB_UNCONNECTED,
      O => ldb_2_IBUF_0,
      SEL => ldb_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_2 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y4"
    )
    port map (
      O => ldb_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_3 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_3_CLK,
      I => ldb_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(3),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_3 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y30"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_3_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_3_IB_UNCONNECTED,
      O => ldb_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldb_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_3 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y30"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_3_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_3_IB_UNCONNECTED,
      O => ldb_3_IBUF_0,
      SEL => ldb_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_3 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y30"
    )
    port map (
      O => ldb_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_4 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y5",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_4_CLK,
      I => ldb_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(4),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_4 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y5"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_4_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_4_IB_UNCONNECTED,
      O => ldb_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldb_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_4 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y5"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_4_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_4_IB_UNCONNECTED,
      O => ldb_4_IBUF_0,
      SEL => ldb_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_4 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y5"
    )
    port map (
      O => ldb_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_5 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y35",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_5_CLK,
      I => ldb_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(5),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_5 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y35"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_5_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_5_IB_UNCONNECTED,
      O => ldb_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldb_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_5 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y35"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_5_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_5_IB_UNCONNECTED,
      O => ldb_5_IBUF_0,
      SEL => ldb_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_5 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y35"
    )
    port map (
      O => ldb_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_6 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y29",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_6_CLK,
      I => ldg_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(6),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_6 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y29"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_6_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_6_IB_UNCONNECTED,
      O => ldg_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_6 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y29"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_6_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_6_IB_UNCONNECTED,
      O => ldg_0_IBUF_0,
      SEL => ldg_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_6 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y29"
    )
    port map (
      O => ldg_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_7 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y19",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_7_CLK,
      I => ldg_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(7),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_7 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y19"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_7_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_7_IB_UNCONNECTED,
      O => ldg_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_7 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y19"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_7_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_7_IB_UNCONNECTED,
      O => ldg_1_IBUF_0,
      SEL => ldg_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_7 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y19"
    )
    port map (
      O => ldg_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_8 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y28",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_8_CLK,
      I => ldg_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(8),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_8 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y28"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_8_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_8_IB_UNCONNECTED,
      O => ldg_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_8 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y28"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_8_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_8_IB_UNCONNECTED,
      O => ldg_2_IBUF_0,
      SEL => ldg_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_8 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y28"
    )
    port map (
      O => ldg_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_9 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y46",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_9_CLK,
      I => ldg_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(9),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_9 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y46"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_9_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_9_IB_UNCONNECTED,
      O => ldg_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_9 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y46"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_9_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_9_IB_UNCONNECTED,
      O => ldg_3_IBUF_0,
      SEL => ldg_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_9 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y46"
    )
    port map (
      O => ldg_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_10 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y51",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_10_CLK,
      I => ldg_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(10),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_10 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y51"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_10_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_10_IB_UNCONNECTED,
      O => ldg_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_10 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y51"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_10_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_10_IB_UNCONNECTED,
      O => ldg_4_IBUF_0,
      SEL => ldg_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_10 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y51"
    )
    port map (
      O => ldg_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_11 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y61",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_11_CLK,
      I => ldg_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(11),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_11 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y61"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_11_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_11_IB_UNCONNECTED,
      O => ldg_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldg_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_11 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y61"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_11_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_11_IB_UNCONNECTED,
      O => ldg_5_IBUF_0,
      SEL => ldg_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_11 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y61"
    )
    port map (
      O => ldg_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_12 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y60",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_12_CLK,
      I => ldr_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(12),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_12 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y60"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_12_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_12_IB_UNCONNECTED,
      O => ldr_0_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_12 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y60"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_12_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_12_IB_UNCONNECTED,
      O => ldr_0_IBUF_0,
      SEL => ldr_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_12 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y60"
    )
    port map (
      O => ldr_0_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_13 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y31",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_13_CLK,
      I => ldr_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(13),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_13 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y31"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_13_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_13_IB_UNCONNECTED,
      O => ldr_1_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_13 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y31"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_13_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_13_IB_UNCONNECTED,
      O => ldr_1_IBUF_0,
      SEL => ldr_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_13 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y31"
    )
    port map (
      O => ldr_1_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_14 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y47",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_14_CLK,
      I => ldr_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(14),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_14 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y47"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_14_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_14_IB_UNCONNECTED,
      O => ldr_2_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_14 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y47"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_14_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_14_IB_UNCONNECTED,
      O => ldr_2_IBUF_0,
      SEL => ldr_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_14 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y47"
    )
    port map (
      O => ldr_2_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_15 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y7",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_15_CLK,
      I => ldr_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(15),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_15 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y7"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_15_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_15_IB_UNCONNECTED,
      O => ldr_3_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_15 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y7"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_15_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_15_IB_UNCONNECTED,
      O => ldr_3_IBUF_0,
      SEL => ldr_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_15 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y7"
    )
    port map (
      O => ldr_3_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_16 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y6",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_16_CLK,
      I => ldr_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(16),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_16 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y6"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_16_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_16_IB_UNCONNECTED,
      O => ldr_4_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_16 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y6"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_16_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_16_IB_UNCONNECTED,
      O => ldr_4_IBUF_0,
      SEL => ldr_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_16 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y6"
    )
    port map (
      O => ldr_4_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  Inst_Video_video_data_final_17 : X_FF
    generic map(
      LOC => "ILOGIC_X0Y18",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_17_CLK,
      I => ldr_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      O => Inst_Video_video_data_final(17),
      SET => GND,
      RST => reset_IBUF_0
    );
  ProtoComp11_D2OFFBYP_SRC_17 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y18"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_17_INA,
      IB => NLW_ProtoComp11_D2OFFBYP_SRC_17_IB_UNCONNECTED,
      O => ldr_5_IBUF_ProtoComp11_D2OFFBYP_SRC_OUT,
      SEL => ldr_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYP_SRC_17 : X_MUX2
    generic map(
      LOC => "ILOGIC_X0Y18"
    )
    port map (
      IA => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_17_INA,
      IB => NLW_ProtoComp11_D2OBYP_SRC_17_IB_UNCONNECTED,
      O => ldr_5_IBUF_0,
      SEL => ldr_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  ProtoComp11_D2OBYPSEL_GND_17 : X_ZERO
    generic map(
      LOC => "ILOGIC_X0Y18"
    )
    port map (
      O => ldr_5_IBUF_ProtoComp11_D2OBYPSEL_GND_0
    );
  INV_Inst_MCP3204_spi_cs_bufCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_cs_buf_INV_Inst_MCP3204_spi_cs_bufCLK
    );
  Inst_MCP3204_spi_cs_buf : X_SFF
    generic map(
      LOC => "OLOGIC_X3Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_CLK,
      I => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_IN,
      O => Inst_MCP3204_spi_cs_buf_6039,
      RST => GND,
      SET => GND,
      SSET => GND,
      SRST => GND
    );
  INV_Inst_MCP3204_spi_dout_bufCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_dout_buf_INV_Inst_MCP3204_spi_dout_bufCLK
    );
  Inst_MCP3204_spi_dout_buf : X_SFF
    generic map(
      LOC => "OLOGIC_X3Y3",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_CLK,
      I => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_IN,
      O => Inst_MCP3204_spi_dout_buf_6040,
      RST => GND,
      SET => GND,
      SSET => GND,
      SRST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0 : X_SFF
    generic map(
      LOC => "OLOGIC_X11Y2",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN,
      O => adbus_0_OBUF_6013,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1 : X_SFF
    generic map(
      LOC => "OLOGIC_X11Y3",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN,
      O => adbus_1_OBUF_6014,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y8",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN,
      O => adbus_2_OBUF_6015,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y9",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN,
      O => adbus_3_OBUF_6016,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN,
      O => adbus_4_OBUF_6017,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN,
      O => adbus_5_OBUF_6018,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y24",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN,
      O => adbus_6_OBUF_6019,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7 : X_SFF
    generic map(
      LOC => "OLOGIC_X12Y25",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN,
      O => adbus_7_OBUF_6020,
      SSET => GND,
      SRST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND
    );
  usb_clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X2Y4",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_usb_clk_BUFGP_BUFG_IN,
      O => usb_clk_BUFGP
    );
  dclk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y16",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_dclk_BUFGP_BUFG_IN,
      O => dclk_BUFGP
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT

    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "TDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y13"
    )
    port map (
      RSTBRST => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q
,
      ADDRAWRADDR(3) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q
,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => GND,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => GND,
      DIADI(8) => GND,
      DIADI(7) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q
,
      DIADI(6) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q
,
      DIADI(5) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q
,
      DIADI(4) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q
,
      DIADI(3) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q
,
      DIADI(2) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q
,
      DIADI(1) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q
,
      ADDRBRDADDR(3) => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q
,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO10
,
      DOADO(9) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO9
,
      DOADO(8) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO8
,
      DOADO(7) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO2
,
      DOADO(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO1
,
      DOADO(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOADO0
,
      DOPADOP(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO11
,
      DOBDO(10) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO10
,
      DOBDO(9) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO9
,
      DOBDO(8) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DOBDO8
,
      DOBDO(7) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7),
      DOBDO(6) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6),
      DOBDO(5) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5),
      DOBDO(4) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4),
      DOBDO(3) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3),
      DOBDO(2) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2),
      DOBDO(1) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1),
      DOBDO(0) => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en_0,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y1"
    )
    port map (
      RSTBRST => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => GND,
      ADDRAWRADDR(3) => GND,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => GND,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => GND,
      DIADI(8) => GND,
      DIADI(7) => GND,
      DIADI(6) => GND,
      DIADI(5) => GND,
      DIADI(4) => GND,
      DIADI(3) => GND,
      DIADI(2) => GND,
      DIADI(1) => GND,
      DIADI(0) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => GND,
      ADDRBRDADDR(3) => GND,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO15
,
      DOADO(14) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO14
,
      DOADO(13) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO13
,
      DOADO(12) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO12
,
      DOADO(11) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO11
,
      DOADO(10) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO10
,
      DOADO(9) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO9
,
      DOADO(8) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO8
,
      DOADO(7) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO7
,
      DOADO(6) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO6
,
      DOADO(5) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO5
,
      DOADO(4) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO4
,
      DOADO(3) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO3
,
      DOADO(2) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO2
,
      DOADO(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOADO1
,
      DOADO(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(36)
,
      DOPADOP(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP1
,
      DOPADOP(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPADOP0
,
      DOPBDOP(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP1
,
      DOPBDOP(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOPBDOP0
,
      DOBDO(15) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO15
,
      DOBDO(14) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO14
,
      DOBDO(13) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO13
,
      DOBDO(12) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO12
,
      DOBDO(11) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO11
,
      DOBDO(10) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO10
,
      DOBDO(9) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO9
,
      DOBDO(8) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO8
,
      DOBDO(7) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO7
,
      DOBDO(6) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO6
,
      DOBDO(5) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO5
,
      DOBDO(4) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO4
,
      DOBDO(3) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO3
,
      DOBDO(2) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO2
,
      DOBDO(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO1
,
      DOBDO(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DOBDO0

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1INV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCEINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLKINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWRENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEAINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDENINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en_0,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRSTINV : 
X_BUF
    generic map(
      LOC => "RAMB8_X0Y12",
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram : 
X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => TRUE,
      EN_RSTRAM_B => TRUE,
      RAM_MODE => "SDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y12"
    )
    port map (
      RSTBRST => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTBRST_INT
,
      ENBRDEN => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENBRDEN_INT
,
      REGCEA => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEA_INT
,
      ENAWREN => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ENAWREN_INT
,
      CLKAWRCLK => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKAWRCLK_INT
,
      CLKBRDCLK => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_CLKBRDCLK_INT
,
      REGCEBREGCE => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_REGCEBREGCE_INT
,
      RSTA => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_RSTA_INT
,
      WEAWEL(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL1_INT
,
      WEAWEL(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEAWEL0_INT
,
      WEBWEU(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU1_INT
,
      WEBWEU(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_WEBWEU0_INT
,
      ADDRAWRADDR(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => GND,
      ADDRAWRADDR(3) => GND,
      ADDRAWRADDR(2) => GND,
      ADDRAWRADDR(1) => GND,
      ADDRAWRADDR(0) => GND,
      DIPBDIP(1) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_1_Q
,
      DIPBDIP(0) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_0_Q
,
      DIBDI(15) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_15_Q
,
      DIBDI(14) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_14_Q
,
      DIBDI(13) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_13_Q
,
      DIBDI(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_12_Q
,
      DIBDI(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_11_Q
,
      DIBDI(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_10_Q
,
      DIBDI(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q
,
      DIBDI(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q
,
      DIBDI(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_7_Q
,
      DIBDI(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_6_Q
,
      DIBDI(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_5_Q
,
      DIBDI(4) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_4_Q
,
      DIBDI(3) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_3_Q
,
      DIBDI(2) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_2_Q
,
      DIBDI(1) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q
,
      DIBDI(0) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q
,
      DIADI(15) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_15_Q
,
      DIADI(14) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_14_Q
,
      DIADI(13) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_13_Q
,
      DIADI(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_12_Q
,
      DIADI(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_11_Q
,
      DIADI(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_10_Q
,
      DIADI(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q
,
      DIADI(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q
,
      DIADI(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_7_Q
,
      DIADI(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_6_Q
,
      DIADI(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_5_Q
,
      DIADI(4) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_4_Q
,
      DIADI(3) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_3_Q
,
      DIADI(2) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_2_Q
,
      DIADI(1) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q
,
      DIADI(0) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q
,
      ADDRBRDADDR(12) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => GND,
      ADDRBRDADDR(3) => GND,
      ADDRBRDADDR(2) => GND,
      ADDRBRDADDR(1) => GND,
      ADDRBRDADDR(0) => GND,
      DIPADIP(1) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_1_Q
,
      DIPADIP(0) => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_0_Q
,
      DOADO(15) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)
,
      DOADO(14) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)
,
      DOADO(13) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)
,
      DOADO(12) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)
,
      DOADO(11) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)
,
      DOADO(10) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)
,
      DOADO(9) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)
,
      DOADO(8) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)
,
      DOADO(7) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)
,
      DOADO(6) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)
,
      DOADO(5) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)
,
      DOADO(4) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)
,
      DOADO(3) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)
,
      DOADO(2) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)
,
      DOADO(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      DOADO(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      DOPADOP(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)
,
      DOPADOP(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)
,
      DOPBDOP(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(35)
,
      DOPBDOP(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(26)
,
      DOBDO(15) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(34)
,
      DOBDO(14) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(33)
,
      DOBDO(13) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(32)
,
      DOBDO(12) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(31)
,
      DOBDO(11) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(30)
,
      DOBDO(10) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(29)
,
      DOBDO(9) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(28)
,
      DOBDO(8) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(27)
,
      DOBDO(7) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(25)
,
      DOBDO(6) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(24)
,
      DOBDO(5) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(23)
,
      DOBDO(4) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(22)
,
      DOBDO(3) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(21)
,
      DOBDO(2) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(20)
,
      DOBDO(1) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)
,
      DOBDO(0) => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 36,
      DATA_WIDTH_B => 36,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y2"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => '0',
      ADDRA(3) => '0',
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => '0',
      ADDRB(3) => '0',
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_29_Q
,
      DIA(28) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_28_Q
,
      DIA(27) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_27_Q
,
      DIA(26) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_26_Q
,
      DIA(25) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_25_Q
,
      DIA(24) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_24_Q
,
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_21_Q
,
      DIA(20) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_20_Q
,
      DIA(19) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_19_Q
,
      DIA(18) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_18_Q
,
      DIA(17) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_17_Q
,
      DIA(16) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_16_Q
,
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_13_Q
,
      DIA(12) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_12_Q
,
      DIA(11) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_11_Q
,
      DIA(10) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_10_Q
,
      DIA(9) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_9_Q
,
      DIA(8) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_8_Q
,
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(23)
,
      DOB(28) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(22)
,
      DOB(27) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(21)
,
      DOB(26) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(20)
,
      DOB(25) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)
,
      DOB(24) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)
,
      DOB(23) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)
,
      DOB(20) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)
,
      DOB(19) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)
,
      DOB(18) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)
,
      DOB(17) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)
,
      DOB(16) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)
,
      DOB(15) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)
,
      DOB(12) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)
,
      DOB(11) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)
,
      DOB(10) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)
,
      DOB(9) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)
,
      DOB(8) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)
,
      DOB(7) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_7_UNCONNECTED
,
      DOB(6) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_6_UNCONNECTED
,
      DOB(5) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)
,
      DOB(4) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)
,
      DOB(3) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)
,
      DOB(2) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)
,
      DOB(1) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      DOB(0) => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      DOPA(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_0_UNCONNECTED
,
      WEA(3) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y8"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y4"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y10"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y6"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y16"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y20"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y14"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y18"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q
,
      DIA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q
,
      DIA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q
,
      DIA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q
,
      DIA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q
,
      DIA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q
,
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q
,
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_7_Q
,
      DOB(6) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_6_Q
,
      DOB(5) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_5_Q
,
      DOB(4) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_4_Q
,
      DOB(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_3_Q
,
      DOB(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_2_Q
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_1_Q
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_0_Q
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_8_Q
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram : 
X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 2,
      DATA_WIDTH_B => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => TRUE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y22"
    )
    port map (
      CLKA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA
,
      CLKB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB
,
      ENA => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA
,
      ENB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB
,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB
,
      ADDRA(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_2_Q
,
      ADDRA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_1_Q
,
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_2_Q
,
      ADDRB(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_1_Q
,
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q
,
      DIA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q
,
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => '0',
      DIB(0) => '0',
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_31_UNCONNECTED
,
      DOA(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_30_UNCONNECTED
,
      DOA(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_29_UNCONNECTED
,
      DOA(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_28_UNCONNECTED
,
      DOA(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_27_UNCONNECTED
,
      DOA(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_26_UNCONNECTED
,
      DOA(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_25_UNCONNECTED
,
      DOA(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_24_UNCONNECTED
,
      DOA(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_23_UNCONNECTED
,
      DOA(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_22_UNCONNECTED
,
      DOA(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_21_UNCONNECTED
,
      DOA(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_20_UNCONNECTED
,
      DOA(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_19_UNCONNECTED
,
      DOA(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_18_UNCONNECTED
,
      DOA(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_17_UNCONNECTED
,
      DOA(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_16_UNCONNECTED
,
      DOA(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_15_UNCONNECTED
,
      DOA(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_14_UNCONNECTED
,
      DOA(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_13_UNCONNECTED
,
      DOA(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_12_UNCONNECTED
,
      DOA(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_11_UNCONNECTED
,
      DOA(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_10_UNCONNECTED
,
      DOA(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_9_UNCONNECTED
,
      DOA(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_8_UNCONNECTED
,
      DOA(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_7_UNCONNECTED
,
      DOA(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_6_UNCONNECTED
,
      DOA(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_5_UNCONNECTED
,
      DOA(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_4_UNCONNECTED
,
      DOA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_3_UNCONNECTED
,
      DOA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_2_UNCONNECTED
,
      DOA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_1_UNCONNECTED
,
      DOA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOA_0_UNCONNECTED
,
      DOB(31) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_31_UNCONNECTED
,
      DOB(30) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_30_UNCONNECTED
,
      DOB(29) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_29_UNCONNECTED
,
      DOB(28) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_28_UNCONNECTED
,
      DOB(27) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_27_UNCONNECTED
,
      DOB(26) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_26_UNCONNECTED
,
      DOB(25) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_25_UNCONNECTED
,
      DOB(24) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_24_UNCONNECTED
,
      DOB(23) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_23_UNCONNECTED
,
      DOB(22) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_22_UNCONNECTED
,
      DOB(21) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_21_UNCONNECTED
,
      DOB(20) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_20_UNCONNECTED
,
      DOB(19) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_19_UNCONNECTED
,
      DOB(18) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_18_UNCONNECTED
,
      DOB(17) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_17_UNCONNECTED
,
      DOB(16) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_16_UNCONNECTED
,
      DOB(15) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_15_UNCONNECTED
,
      DOB(14) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_14_UNCONNECTED
,
      DOB(13) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_13_UNCONNECTED
,
      DOB(12) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_12_UNCONNECTED
,
      DOB(11) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_11_UNCONNECTED
,
      DOB(10) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_10_UNCONNECTED
,
      DOB(9) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_9_UNCONNECTED
,
      DOB(8) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_8_UNCONNECTED
,
      DOB(7) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_7_UNCONNECTED
,
      DOB(6) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_6_UNCONNECTED
,
      DOB(5) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_5_UNCONNECTED
,
      DOB(4) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_4_UNCONNECTED
,
      DOB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_3_UNCONNECTED
,
      DOB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOB_2_UNCONNECTED
,
      DOB(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      DOB(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      DOPA(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_3_UNCONNECTED
,
      DOPA(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_2_UNCONNECTED
,
      DOPA(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_1_UNCONNECTED
,
      DOPA(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPA_0_UNCONNECTED
,
      DOPB(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_3_UNCONNECTED
,
      DOPB(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_2_UNCONNECTED
,
      DOPB(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_1_UNCONNECTED
,
      DOPB(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DOPB_0_UNCONNECTED
,
      WEA(3) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q
,
      WEA(2) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q
,
      WEA(1) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q
,
      WEA(0) => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q
,
      WEB(3) => '0',
      WEB(2) => '0',
      WEB(1) => '0',
      WEB(0) => '0'
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_3_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_rt_1983
    );
  Inst_Video_Inst_video_buffer_N1_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_50_D5LUT_O_UNCONNECTED
    );
  ProtoComp149_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X0Y56"
    )
    port map (
      O => ProtoComp149_CYINITGND_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_2_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X0Y56"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp149_CYINITGND_0,
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_Q_6870
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_3_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_2_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_1_Q,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_0_Q,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_rt_1983,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_rt_1995,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_1999,
      S(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_lut_0_Q
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_rt_1995
    );
  Inst_Video_Inst_video_buffer_N1_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_51_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_1_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_1999
    );
  Inst_Video_Inst_video_buffer_N1_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_52_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => '1'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_0_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_lut_0_1_INV_0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => '1',
      ADR5 => '1',
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_lut_0_Q
    );
  Inst_Video_Inst_video_buffer_N0_5_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y56",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N0_5_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_7_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_rt_2012
    );
  Inst_Video_Inst_video_buffer_N1_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_46_D5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_6_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X0Y57"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_3_Q_6870
,
      CYINIT => '0',
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_Q_6871
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_7_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_6_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_5_Q,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_4_Q,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_rt_2012,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_rt_2024,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_rt_2028,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_rt_2032
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_rt_2024
    );
  Inst_Video_Inst_video_buffer_N1_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_47_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_5_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_rt_2028
    );
  Inst_Video_Inst_video_buffer_N1_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_48_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_4_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_rt_2032
    );
  Inst_Video_Inst_video_buffer_N1_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_49_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11 : X_FF
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_11_Q
,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(11),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(11),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_rt_2041
    );
  Inst_Video_Inst_video_buffer_N1_42_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_42_D5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_10_Q
,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(10),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X0Y58"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_7_Q_6871
,
      CYINIT => '0',
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_Q_6872
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_11_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_10_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_9_Q,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_8_Q,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_rt_2041,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_rt_2053,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_rt_2057,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_rt_2061
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(10),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_rt_2053
    );
  Inst_Video_Inst_video_buffer_N1_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_43_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_9_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_rt_2057
    );
  Inst_Video_Inst_video_buffer_N1_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_44_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_8_Q,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR3 => '1',
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_rt_2061
    );
  Inst_Video_Inst_video_buffer_N1_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_45_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X0Y59"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_cy_11_Q_6872
,
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_3_UNCONNECTED
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_CO_0_UNCONNECTED
,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_3_UNCONNECTED
,
      DI(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_2_UNCONNECTED
,
      DI(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_1_UNCONNECTED
,
      DI(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_DI_0_UNCONNECTED
,
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_3_UNCONNECTED
,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_2_UNCONNECTED
,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_O_1_UNCONNECTED
,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_12_Q,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_3_UNCONNECTED
,
      S(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_2_UNCONNECTED
,
      S(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_xor_12_S_1_UNCONNECTED
,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_rt_2074
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12 : X_FF
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_GND_299_o_add_0_OUT_12_Q
,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(12),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X0Y59",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(12),
      ADR4 => '1',
      ADR3 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_rt_2074
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_11_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_11_D5LUT_O_UNCONNECTED
    );
  ProtoComp152_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      O => ProtoComp152_CYINITVCC_1
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp152_CYINITVCC_1,
      CO(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3),
      S(2) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2),
      S(1) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1),
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"9900009999000099"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_12_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_13_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_13_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_14_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_14_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3)
    );
  Inst_Video_Inst_video_buffer_N1_23_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_23_D5LUT_O_UNCONNECTED
    );
  ProtoComp1_CYINITVCC_1 : X_ONE
    generic map(
      LOC => "SLICE_X4Y53"
    )
    port map (
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet_3_ProtoComp1_CYINITVCC_1
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y53"
    )
    port map (
      CI => '0',
      CYINIT => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet_3_ProtoComp1_CYINITVCC_1,
      CO(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(3),
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(2)
    );
  Inst_Video_Inst_video_buffer_N1_24_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_24_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(1)
    );
  Inst_Video_Inst_video_buffer_N1_25_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_25_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"A50000A5A50000A5"
    )
    port map (
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(0)
    );
  Inst_Video_Inst_video_buffer_N1_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y53",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_26_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y54"
    )
    port map (
      CI => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_3_UNCONNECTED,
      CO(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_CO_0_UNCONNECTED,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_6_gms_ms_S_3_UNCONNECTED,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(6),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(5),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(12),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(6)
    );
  Inst_Video_Inst_video_buffer_N1_27_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_27_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"A0500A05A0500A05"
    )
    port map (
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(10),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(11),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(5)
    );
  Inst_Video_Inst_video_buffer_N1_21_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_21_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"9900009999000099"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4)
    );
  Inst_Video_Inst_video_buffer_N1_22_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y54",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_22_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_0,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(3)
    );
  Inst_usb_buffer_N1_7_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_7_D5LUT_O_UNCONNECTED
    );
  ProtoComp153_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X8Y47"
    )
    port map (
      O => ProtoComp153_CYINITVCC_1
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y47"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp153_CYINITVCC_1,
      CO(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_carrynet(3),
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(3),
      S(2) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(2),
      S(1) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(1),
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(0)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"8484212184842121"
    )
    port map (
      ADR3 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_0,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(2)
    );
  Inst_usb_buffer_N1_8_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_8_C5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(1)
    );
  Inst_usb_buffer_N1_9_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_9_B5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(1),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(0)
    );
  Inst_usb_buffer_N1_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y47",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_10_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(3)
    );
  Inst_usb_buffer_N1_12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_12_D5LUT_O_UNCONNECTED
    );
  ProtoComp155_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X8Y49"
    )
    port map (
      O => ProtoComp155_CYINITVCC_1
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y49"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp155_CYINITVCC_1,
      CO(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_carrynet(3),
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(3),
      S(2) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(2),
      S(1) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(1),
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(0)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(2)
    );
  Inst_usb_buffer_N1_13_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_13_C5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"8484212184842121"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(1)
    );
  Inst_usb_buffer_N1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_14_B5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"0099990000999900"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(0)
    );
  Inst_usb_buffer_N1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y49",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_15_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y50"
    )
    port map (
      CI => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2,
      DI(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(4)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"A50000A5A50000A5"
    )
    port map (
      ADR1 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(9),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(9),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(8),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(8),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c2_v1(4)
    );
  Inst_usb_buffer_N1_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y50",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_11_A5LUT_O_UNCONNECTED
    );
  INV_Inst_MCP3204_sample_counter_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_3CLK
    );
  INV_Inst_MCP3204_sample_counter_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_2CLK
    );
  INV_Inst_MCP3204_sample_counter_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_1CLK
    );
  INV_Inst_MCP3204_sample_counter_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_0CLK
    );
  Inst_MCP3204_sample_counter_3 : X_FF
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_3_CLK,
      I => Inst_MCP3204_Mcount_sample_counter3,
      O => Inst_MCP3204_sample_counter(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_sample_counter(3),
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(3)
    );
  siwu_OBUF_1_7_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_7_D5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_2 : X_FF
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_2_CLK,
      I => Inst_MCP3204_Mcount_sample_counter2,
      O => Inst_MCP3204_sample_counter(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y5"
    )
    port map (
      CI => '0',
      CYINIT => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      CO(3) => Inst_MCP3204_Mcount_sample_counter_cy_3_Q_6877,
      CO(2) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => Inst_MCP3204_Mcount_sample_counter3,
      O(2) => Inst_MCP3204_Mcount_sample_counter2,
      O(1) => Inst_MCP3204_Mcount_sample_counter1,
      O(0) => Inst_MCP3204_Mcount_sample_counter,
      S(3) => Inst_MCP3204_Mcount_sample_counter_lut(3),
      S(2) => Inst_MCP3204_Mcount_sample_counter_lut(2),
      S(1) => Inst_MCP3204_Mcount_sample_counter_lut(1),
      S(0) => Inst_MCP3204_Mcount_sample_counter_lut(0)
    );
  Inst_MCP3204_Mcount_sample_counter_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Inst_MCP3204_sample_counter(2),
      ADR2 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(2)
    );
  siwu_OBUF_1_8_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_8_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_1_CLK,
      I => Inst_MCP3204_Mcount_sample_counter1,
      O => Inst_MCP3204_sample_counter(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_sample_counter(1),
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(1)
    );
  siwu_OBUF_1_9_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_9_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_0_CLK,
      I => Inst_MCP3204_Mcount_sample_counter,
      O => Inst_MCP3204_sample_counter(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_MCP3204_sample_counter(0),
      ADR1 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(0)
    );
  siwu_OBUF_1_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y5",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_10_A5LUT_O_UNCONNECTED
    );
  INV_Inst_MCP3204_sample_counter_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_7CLK
    );
  INV_Inst_MCP3204_sample_counter_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_6CLK
    );
  INV_Inst_MCP3204_sample_counter_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_5CLK
    );
  INV_Inst_MCP3204_sample_counter_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_4CLK
    );
  Inst_MCP3204_sample_counter_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_7_CLK,
      I => Inst_MCP3204_Mcount_sample_counter7,
      O => Inst_MCP3204_sample_counter(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"000000FF000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_sample_counter(7),
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(7)
    );
  siwu_OBUF_1_3_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_3_D5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_6_CLK,
      I => Inst_MCP3204_Mcount_sample_counter6,
      O => Inst_MCP3204_sample_counter(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y6"
    )
    port map (
      CI => Inst_MCP3204_Mcount_sample_counter_cy_3_Q_6877,
      CYINIT => '0',
      CO(3) => Inst_MCP3204_Mcount_sample_counter_cy_7_Q_6878,
      CO(2) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_MCP3204_Mcount_sample_counter_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => Inst_MCP3204_Mcount_sample_counter7,
      O(2) => Inst_MCP3204_Mcount_sample_counter6,
      O(1) => Inst_MCP3204_Mcount_sample_counter5,
      O(0) => Inst_MCP3204_Mcount_sample_counter4,
      S(3) => Inst_MCP3204_Mcount_sample_counter_lut(7),
      S(2) => Inst_MCP3204_Mcount_sample_counter_lut(6),
      S(1) => Inst_MCP3204_Mcount_sample_counter_lut(5),
      S(0) => Inst_MCP3204_Mcount_sample_counter_lut(4)
    );
  Inst_MCP3204_Mcount_sample_counter_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"0000555500005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Inst_MCP3204_sample_counter(6),
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(6)
    );
  siwu_OBUF_1_4_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_4_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_5_CLK,
      I => Inst_MCP3204_Mcount_sample_counter5,
      O => Inst_MCP3204_sample_counter(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"000000FF000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_sample_counter(5),
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(5)
    );
  siwu_OBUF_1_5_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_5_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_4_CLK,
      I => Inst_MCP3204_Mcount_sample_counter4,
      O => Inst_MCP3204_sample_counter(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_sample_counter(4),
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(4)
    );
  siwu_OBUF_1_6_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y6",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_6_A5LUT_O_UNCONNECTED
    );
  INV_Inst_MCP3204_sample_counter_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_10CLK
    );
  INV_Inst_MCP3204_sample_counter_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_9CLK
    );
  INV_Inst_MCP3204_sample_counter_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_8CLK
    );
  Inst_MCP3204_sample_counter_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_10_CLK,
      I => Inst_MCP3204_Mcount_sample_counter10,
      O => Inst_MCP3204_sample_counter(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_xor_10_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X0Y7"
    )
    port map (
      CI => Inst_MCP3204_Mcount_sample_counter_cy_7_Q_6878,
      CYINIT => '0',
      CO(3) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_3_UNCONNECTED,
      CO(2) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_CO_0_UNCONNECTED,
      DI(3) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_DI_3_UNCONNECTED,
      DI(2) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_DI_2_UNCONNECTED,
      DI(1) => '1',
      DI(0) => '1',
      O(3) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_O_3_UNCONNECTED,
      O(2) => Inst_MCP3204_Mcount_sample_counter10,
      O(1) => Inst_MCP3204_Mcount_sample_counter9,
      O(0) => Inst_MCP3204_Mcount_sample_counter8,
      S(3) => NLW_Inst_MCP3204_Mcount_sample_counter_xor_10_S_3_UNCONNECTED,
      S(2) => Inst_MCP3204_Mcount_sample_counter_lut(10),
      S(1) => Inst_MCP3204_Mcount_sample_counter_lut(9),
      S(0) => Inst_MCP3204_Mcount_sample_counter_lut(8)
    );
  Inst_MCP3204_Mcount_sample_counter_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => Inst_MCP3204_sample_counter(10),
      ADR3 => '1',
      ADR2 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      O => Inst_MCP3204_Mcount_sample_counter_lut(10)
    );
  Inst_MCP3204_sample_counter_9 : X_FF
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_9_CLK,
      I => Inst_MCP3204_Mcount_sample_counter9,
      O => Inst_MCP3204_sample_counter(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_sample_counter(9),
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(9)
    );
  siwu_OBUF_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_sample_counter_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_counter_8_CLK,
      I => Inst_MCP3204_Mcount_sample_counter8,
      O => Inst_MCP3204_sample_counter(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_sample_counter_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_sample_counter(8),
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_sample_counter_lut(8)
    );
  siwu_OBUF_1_2_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X0Y7",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_siwu_OBUF_1_2_A5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"9900009999000099"
    )
    port map (
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_16_D5LUT_O_UNCONNECTED
    );
  ProtoComp5_CYINITVCC_2 : X_ONE
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y18"
    )
    port map (
      CI => '0',
      CYINIT => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1,
      CO(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3),
      S(2) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2),
      S(1) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1),
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"A0500A05A0500A05"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_17_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"A50000A5A50000A5"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_18_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"4488112244881122"
    )
    port map (
      ADR2 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_19_A5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y19"
    )
    port map (
      CI => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0,
      DI(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"C3C3C3C3C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y19",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_20_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3)
    );
  Inst_Video_Inst_video_buffer_N1_30_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_30_D5LUT_O_UNCONNECTED
    );
  ProtoComp5_CYINITVCC_3 : X_ONE
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y43"
    )
    port map (
      CI => '0',
      CYINIT => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet_3_ProtoComp5_CYINITVCC_1,
      CO(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(3),
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(2)
    );
  Inst_Video_Inst_video_buffer_N1_31_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_31_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(1)
    );
  Inst_Video_Inst_video_buffer_N1_32_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_32_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"2828141428281414"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(0)
    );
  Inst_Video_Inst_video_buffer_N1_33_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y43",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_33_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_rt_2379
    );
  Inst_Video_Inst_video_buffer_N1_63_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_63_D5LUT_O_UNCONNECTED
    );
  ProtoComp159_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X8Y56"
    )
    port map (
      O => ProtoComp159_CYINITGND_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X8Y56"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp159_CYINITGND_0,
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Q_6881
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_Q,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_O_0_UNCONNECTED
,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_rt_2379,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_rt_2387,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_rt_2390,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_rt_2393
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_rt_2387
    );
  Inst_Video_Inst_video_buffer_N1_64_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_64_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_rt_2390
    );
  Inst_Video_Inst_video_buffer_N1_65_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_65_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_rt_2393
    );
  Inst_Video_Inst_video_buffer_N0_6_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y56",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N0_6_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_rt_2400
    );
  Inst_Video_Inst_video_buffer_N1_59_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_59_D5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X8Y57"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_3_Q_6881
,
      CYINIT => '0',
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Q_6882
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_Q,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_Q,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_rt_2400,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_rt_2409,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_rt_2412,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_rt_2415
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_rt_2409
    );
  Inst_Video_Inst_video_buffer_N1_60_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_60_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_rt_2412
    );
  Inst_Video_Inst_video_buffer_N1_61_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_61_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_rt_2415
    );
  Inst_Video_Inst_video_buffer_N1_62_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y57",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_62_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(11),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_rt_2422
    );
  Inst_Video_Inst_video_buffer_N1_55_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_55_D5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X8Y58"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_7_Q_6882
,
      CYINIT => '0',
      CO(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Q_6883
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_CO_0_UNCONNECTED
,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_Q,
      O(2) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_Q,
      O(1) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_Q,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_Q,
      S(3) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_rt_2422,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_rt_2431,
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_rt_2434,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_2437
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(10),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_rt_2431
    );
  Inst_Video_Inst_video_buffer_N1_56_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_56_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_rt_2434
    );
  Inst_Video_Inst_video_buffer_N1_57_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_57_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_2437
    );
  Inst_Video_Inst_video_buffer_N1_58_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y58",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_58_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_Q,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_Q : 
X_CARRY4
    generic map(
      LOC => "SLICE_X8Y59"
    )
    port map (
      CI => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_cy_11_Q_6883
,
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_3_UNCONNECTED
,
      CO(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_2_UNCONNECTED
,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_1_UNCONNECTED
,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_CO_0_UNCONNECTED
,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_3_UNCONNECTED
,
      DI(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_2_UNCONNECTED
,
      DI(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_1_UNCONNECTED
,
      DI(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_DI_0_UNCONNECTED
,
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_3_UNCONNECTED
,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_2_UNCONNECTED
,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_O_1_UNCONNECTED
,
      O(0) => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_Q,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_3_UNCONNECTED
,
      S(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_2_UNCONNECTED
,
      S(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_12_GND_314_o_add_0_OUT_xor_12_S_1_UNCONNECTED
,
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_rt_2446
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X8Y59",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(12),
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_rt_2446
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(3)
    );
  Inst_usb_buffer_N1_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_17_D5LUT_O_UNCONNECTED
    );
  ProtoComp162_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      O => ProtoComp162_CYINITVCC_1
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y29"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp162_CYINITVCC_1,
      CO(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_carrynet(3),
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(3),
      S(2) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(2),
      S(1) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(1),
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(0)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(2)
    );
  Inst_usb_buffer_N1_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_18_C5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(3),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(1)
    );
  Inst_usb_buffer_N1_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_19_B5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(0)
    );
  Inst_usb_buffer_N1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y29",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_20_A5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_21_D5LUT_O_UNCONNECTED
    );
  ProtoComp164_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X2Y17"
    )
    port map (
      O => ProtoComp164_CYINITVCC_1
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y17"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp164_CYINITVCC_1,
      CO(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_3_gms_ms_O_0_UNCONNECTED,
      S(3) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(3),
      S(2) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2),
      S(1) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1),
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(2)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_22_C5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(1)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_23_B5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y17",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_24_A5LUT_O_UNCONNECTED
    );
  Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o_10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => Inst_MCP3204_sample_counter(8),
      ADR2 => Inst_MCP3204_sample_counter(3),
      ADR5 => Inst_MCP3204_sample_counter(9),
      ADR3 => Inst_MCP3204_sample_counter(4),
      ADR0 => Inst_MCP3204_sample_counter(5),
      ADR1 => Inst_MCP3204_sample_counter(10),
      O => N6
    );
  Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => Inst_MCP3204_sample_counter(1),
      ADR0 => Inst_MCP3204_sample_counter(0),
      ADR1 => Inst_MCP3204_sample_counter(7),
      ADR2 => Inst_MCP3204_sample_counter(6),
      ADR4 => Inst_MCP3204_sample_counter(2),
      ADR5 => N6,
      O => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o
    );
  INV_Inst_MCP3204_fifo_in_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_6CLK
    );
  INV_Inst_MCP3204_fifo_in_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_7CLK
    );
  INV_Inst_MCP3204_fifo_in_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_4CLK
    );
  INV_Inst_MCP3204_fifo_in_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_5CLK
    );
  INV_Inst_MCP3204_fifo_in_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_2CLK
    );
  INV_Inst_MCP3204_fifo_in_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_3CLK
    );
  INV_Inst_MCP3204_fifo_in_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_0CLK
    );
  INV_Inst_MCP3204_fifo_in_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_1CLK
    );
  Inst_MCP3204_fifo_in_6_Inst_MCP3204_fifo_in_6_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_7_pack_10,
      O => Inst_MCP3204_fifo_in(7)
    );
  Inst_MCP3204_fifo_in_6_Inst_MCP3204_fifo_in_6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_5_pack_8,
      O => Inst_MCP3204_fifo_in(5)
    );
  Inst_MCP3204_fifo_in_6_Inst_MCP3204_fifo_in_6_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_3_pack_6,
      O => Inst_MCP3204_fifo_in(3)
    );
  Inst_MCP3204_fifo_in_6_Inst_MCP3204_fifo_in_6_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_1_pack_4,
      O => Inst_MCP3204_fifo_in(1)
    );
  Inst_MCP3204_fifo_in_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_6_CLK,
      I => Inst_MCP3204_fifo_in_6_dpot_2523,
      O => Inst_MCP3204_fifo_in(6),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_6_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FF00CCCCFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => reset_IBUF_0,
      ADR3 => Inst_MCP3204_fifo_in(6),
      ADR1 => Inst_MCP3204_sample_val_right(6),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_6_dpot_2523
    );
  Inst_MCP3204_fifo_in_7_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"AAAAF0F0"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(7),
      ADR2 => Inst_MCP3204_sample_val_right(7),
      ADR4 => reset_IBUF_0,
      ADR3 => '1',
      ADR1 => '1',
      O => Inst_MCP3204_fifo_in_7_dpot_2524
    );
  Inst_MCP3204_fifo_in_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_7_CLK,
      I => Inst_MCP3204_fifo_in_7_dpot_2524,
      O => Inst_MCP3204_fifo_in_7_pack_10,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_4 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_4_CLK,
      I => Inst_MCP3204_fifo_in_4_dpot_2547,
      O => Inst_MCP3204_fifo_in(4),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_4_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(4),
      ADR3 => Inst_MCP3204_sample_val_right(4),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_4_dpot_2547
    );
  Inst_MCP3204_fifo_in_5_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"B8B8B8B8"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(5),
      ADR2 => Inst_MCP3204_sample_val_right(5),
      ADR1 => reset_IBUF_0,
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_5_dpot_2548
    );
  Inst_MCP3204_fifo_in_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_5_CLK,
      I => Inst_MCP3204_fifo_in_5_dpot_2548,
      O => Inst_MCP3204_fifo_in_5_pack_8,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_2 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_2_CLK,
      I => Inst_MCP3204_fifo_in_2_dpot_2556,
      O => Inst_MCP3204_fifo_in(2),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_2_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(2),
      ADR2 => Inst_MCP3204_sample_val_right(2),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_2_dpot_2556
    );
  Inst_MCP3204_fifo_in_3_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(3),
      ADR3 => Inst_MCP3204_sample_val_right(3),
      ADR1 => reset_IBUF_0,
      ADR2 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_3_dpot_2557
    );
  Inst_MCP3204_fifo_in_3 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_3_CLK,
      I => Inst_MCP3204_fifo_in_3_dpot_2557,
      O => Inst_MCP3204_fifo_in_3_pack_6,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_0_CLK,
      I => Inst_MCP3204_fifo_in_0_dpot_2535,
      O => Inst_MCP3204_fifo_in(0),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_0_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"FF00CCCCFF00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => reset_IBUF_0,
      ADR3 => Inst_MCP3204_fifo_in(0),
      ADR1 => Inst_MCP3204_sample_val_right(0),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_0_dpot_2535
    );
  Inst_MCP3204_fifo_in_1_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => X"AAAAF0F0"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(1),
      ADR2 => Inst_MCP3204_sample_val_right(1),
      ADR4 => reset_IBUF_0,
      ADR3 => '1',
      ADR1 => '1',
      O => Inst_MCP3204_fifo_in_1_dpot_2536
    );
  Inst_MCP3204_fifo_in_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_1_CLK,
      I => Inst_MCP3204_fifo_in_1_dpot_2536,
      O => Inst_MCP3204_fifo_in_1_pack_4,
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_sample_val_right_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_8CLK
    );
  INV_Inst_MCP3204_sample_val_right_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_7CLK
    );
  INV_Inst_MCP3204_sample_val_right_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_6CLK
    );
  INV_Inst_MCP3204_sample_val_right_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_5CLK
    );
  Inst_MCP3204_sample_val_right_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_8_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_8_IN,
      O => Inst_MCP3204_sample_val_right(8),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_7 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_7_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_7_IN,
      O => Inst_MCP3204_sample_val_right(7),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_6 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_6_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_6_IN,
      O => Inst_MCP3204_sample_val_right(6),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_5 : X_FF
    generic map(
      LOC => "SLICE_X0Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_5_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_5_IN,
      O => Inst_MCP3204_sample_val_right(5),
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_fifo_in_14CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_14CLK
    );
  INV_Inst_MCP3204_fifo_in_15CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_15CLK
    );
  INV_Inst_MCP3204_fifo_in_12CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_12CLK
    );
  INV_Inst_MCP3204_fifo_in_13CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_13CLK
    );
  INV_Inst_MCP3204_fifo_in_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_10CLK
    );
  INV_Inst_MCP3204_fifo_in_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_11CLK
    );
  INV_Inst_MCP3204_fifo_in_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_8CLK
    );
  INV_Inst_MCP3204_fifo_in_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_9CLK
    );
  Inst_MCP3204_fifo_in_14_Inst_MCP3204_fifo_in_14_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_15_pack_10,
      O => Inst_MCP3204_fifo_in(15)
    );
  Inst_MCP3204_fifo_in_14_Inst_MCP3204_fifo_in_14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_13_pack_8,
      O => Inst_MCP3204_fifo_in(13)
    );
  Inst_MCP3204_fifo_in_14_Inst_MCP3204_fifo_in_14_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_11_pack_6,
      O => Inst_MCP3204_fifo_in(11)
    );
  Inst_MCP3204_fifo_in_14_Inst_MCP3204_fifo_in_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_9_pack_4,
      O => Inst_MCP3204_fifo_in(9)
    );
  Inst_MCP3204_fifo_in_14 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_14_CLK,
      I => Inst_MCP3204_fifo_in_14_dpot_2575,
      O => Inst_MCP3204_fifo_in(14),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_14_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"FF00F0F0FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => reset_IBUF_0,
      ADR3 => Inst_MCP3204_fifo_in(14),
      ADR2 => Inst_MCP3204_sample_val_left(2),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_14_dpot_2575
    );
  Inst_MCP3204_fifo_in_15_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"AAAACCCC"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(15),
      ADR1 => Inst_MCP3204_sample_val_left(3),
      ADR4 => reset_IBUF_0,
      ADR3 => '1',
      ADR2 => '1',
      O => Inst_MCP3204_fifo_in_15_dpot_2576
    );
  Inst_MCP3204_fifo_in_15 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_15_CLK,
      I => Inst_MCP3204_fifo_in_15_dpot_2576,
      O => Inst_MCP3204_fifo_in_15_pack_10,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_12 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_12_CLK,
      I => Inst_MCP3204_fifo_in_12_dpot_2599,
      O => Inst_MCP3204_fifo_in(12),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_12_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"FCFC0C0CFCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(12),
      ADR1 => Inst_MCP3204_sample_val_left(0),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_12_dpot_2599
    );
  Inst_MCP3204_fifo_in_13_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"AFA0AFA0"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(13),
      ADR3 => Inst_MCP3204_sample_val_left(1),
      ADR2 => reset_IBUF_0,
      ADR1 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_13_dpot_2600
    );
  Inst_MCP3204_fifo_in_13 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_13_CLK,
      I => Inst_MCP3204_fifo_in_13_dpot_2600,
      O => Inst_MCP3204_fifo_in_13_pack_8,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_10_CLK,
      I => Inst_MCP3204_fifo_in_10_dpot_2608,
      O => Inst_MCP3204_fifo_in(10),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_10_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(10),
      ADR1 => Inst_MCP3204_sample_val_right(10),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_10_dpot_2608
    );
  Inst_MCP3204_fifo_in_11_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"AAF0AAF0"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(11),
      ADR2 => Inst_MCP3204_sample_val_right(11),
      ADR3 => reset_IBUF_0,
      ADR1 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_11_dpot_2609
    );
  Inst_MCP3204_fifo_in_11 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_11_CLK,
      I => Inst_MCP3204_fifo_in_11_dpot_2609,
      O => Inst_MCP3204_fifo_in_11_pack_6,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_8_CLK,
      I => Inst_MCP3204_fifo_in_8_dpot_2587,
      O => Inst_MCP3204_fifo_in(8),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_8_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"FF00F0F0FF00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => reset_IBUF_0,
      ADR3 => Inst_MCP3204_fifo_in(8),
      ADR2 => Inst_MCP3204_sample_val_right(8),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_8_dpot_2587
    );
  Inst_MCP3204_fifo_in_9_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => X"AAAACCCC"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(9),
      ADR1 => Inst_MCP3204_sample_val_right(9),
      ADR4 => reset_IBUF_0,
      ADR3 => '1',
      ADR2 => '1',
      O => Inst_MCP3204_fifo_in_9_dpot_2588
    );
  Inst_MCP3204_fifo_in_9 : X_FF
    generic map(
      LOC => "SLICE_X0Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_9_CLK,
      I => Inst_MCP3204_fifo_in_9_dpot_2588,
      O => Inst_MCP3204_fifo_in_9_pack_4,
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_fifo_in_22CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_22CLK
    );
  INV_Inst_MCP3204_fifo_in_23CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_23CLK
    );
  INV_Inst_MCP3204_fifo_in_20CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_20CLK
    );
  INV_Inst_MCP3204_fifo_in_21CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_21CLK
    );
  INV_Inst_MCP3204_fifo_in_18CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_18CLK
    );
  INV_Inst_MCP3204_fifo_in_19CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_19CLK
    );
  INV_Inst_MCP3204_fifo_in_16CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_16CLK
    );
  INV_Inst_MCP3204_fifo_in_17CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_17CLK
    );
  Inst_MCP3204_fifo_in_22_Inst_MCP3204_fifo_in_22_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_23_pack_10,
      O => Inst_MCP3204_fifo_in(23)
    );
  Inst_MCP3204_fifo_in_22_Inst_MCP3204_fifo_in_22_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_21_pack_8,
      O => Inst_MCP3204_fifo_in(21)
    );
  Inst_MCP3204_fifo_in_22_Inst_MCP3204_fifo_in_22_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_19_pack_6,
      O => Inst_MCP3204_fifo_in(19)
    );
  Inst_MCP3204_fifo_in_22_Inst_MCP3204_fifo_in_22_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_17_pack_4,
      O => Inst_MCP3204_fifo_in(17)
    );
  Inst_MCP3204_fifo_in_22 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_22_CLK,
      I => Inst_MCP3204_fifo_in_22_dpot_2617,
      O => Inst_MCP3204_fifo_in(22),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_22_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(22),
      ADR1 => Inst_MCP3204_sample_val_left(10),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_22_dpot_2617
    );
  Inst_MCP3204_fifo_in_23_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"AAF0AAF0"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(23),
      ADR2 => Inst_MCP3204_sample_val_left(11),
      ADR3 => reset_IBUF_0,
      ADR1 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_23_dpot_2618
    );
  Inst_MCP3204_fifo_in_23 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_23_CLK,
      I => Inst_MCP3204_fifo_in_23_dpot_2618,
      O => Inst_MCP3204_fifo_in_23_pack_10,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_20 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_20_CLK,
      I => Inst_MCP3204_fifo_in_20_dpot_2641,
      O => Inst_MCP3204_fifo_in(20),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_20_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"FFF00F00FFF00F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(20),
      ADR3 => Inst_MCP3204_sample_val_left(8),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_20_dpot_2641
    );
  Inst_MCP3204_fifo_in_21_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"ACACACAC"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(21),
      ADR1 => Inst_MCP3204_sample_val_left(9),
      ADR2 => reset_IBUF_0,
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_21_dpot_2642
    );
  Inst_MCP3204_fifo_in_21 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_21_CLK,
      I => Inst_MCP3204_fifo_in_21_dpot_2642,
      O => Inst_MCP3204_fifo_in_21_pack_8,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_18 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_18_CLK,
      I => Inst_MCP3204_fifo_in_18_dpot_2650,
      O => Inst_MCP3204_fifo_in(18),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_18_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(18),
      ADR2 => Inst_MCP3204_sample_val_left(6),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_18_dpot_2650
    );
  Inst_MCP3204_fifo_in_19_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"BB88BB88"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(19),
      ADR3 => Inst_MCP3204_sample_val_left_7_0,
      ADR1 => reset_IBUF_0,
      ADR2 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_19_dpot_2651
    );
  Inst_MCP3204_fifo_in_19 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_19_CLK,
      I => Inst_MCP3204_fifo_in_19_dpot_2651,
      O => Inst_MCP3204_fifo_in_19_pack_6,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_16 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_16_CLK,
      I => Inst_MCP3204_fifo_in_16_dpot_2629,
      O => Inst_MCP3204_fifo_in(16),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_fifo_in_16_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"FFCC3300FFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => reset_IBUF_0,
      ADR4 => Inst_MCP3204_fifo_in(16),
      ADR3 => Inst_MCP3204_sample_val_left(4),
      ADR5 => '1',
      O => Inst_MCP3204_fifo_in_16_dpot_2629
    );
  Inst_MCP3204_fifo_in_17_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => X"B8B8B8B8"
    )
    port map (
      ADR0 => Inst_MCP3204_fifo_in(17),
      ADR2 => Inst_MCP3204_sample_val_left(5),
      ADR1 => reset_IBUF_0,
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_MCP3204_fifo_in_17_dpot_2630
    );
  Inst_MCP3204_fifo_in_17 : X_FF
    generic map(
      LOC => "SLICE_X0Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_fifo_wr_en_rstpot,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_in_17_CLK,
      I => Inst_MCP3204_fifo_in_17_dpot_2630,
      O => Inst_MCP3204_fifo_in_17_pack_4,
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_sample_val_left_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_11CLK
    );
  INV_Inst_MCP3204_sample_val_left_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_10CLK
    );
  INV_Inst_MCP3204_sample_val_left_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_9CLK
    );
  INV_Inst_MCP3204_sample_val_left_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_8CLK
    );
  Inst_MCP3204_sample_val_left_11 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_11_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_11_IN,
      O => Inst_MCP3204_sample_val_left(11),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_10_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_10_IN,
      O => Inst_MCP3204_sample_val_left(10),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_9 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_9_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_9_IN,
      O => Inst_MCP3204_sample_val_left(9),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y22",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_8_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_8_IN,
      O => Inst_MCP3204_sample_val_left(8),
      RST => GND,
      SET => GND
    );
  INV_Inst_Video_video_data_top_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_3CLK
    );
  INV_Inst_Video_video_data_top_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_2CLK
    );
  INV_Inst_Video_video_data_top_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_1CLK
    );
  INV_Inst_Video_video_data_top_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_0CLK
    );
  Inst_Video_video_data_top_3 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_3_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_3_IN,
      O => Inst_Video_video_data_top(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_2 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_2_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_2_IN,
      O => Inst_Video_video_data_top(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_1_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_1_IN,
      O => Inst_Video_video_data_top(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_0_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_0_IN,
      O => Inst_Video_video_data_top(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_video_data_top_15CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_15CLK
    );
  INV_Inst_Video_video_data_top_14CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_14CLK
    );
  INV_Inst_Video_video_data_top_13CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_13CLK
    );
  INV_Inst_Video_video_data_top_12CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_12CLK
    );
  Inst_Video_video_data_top_15 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_15_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_15_IN,
      O => Inst_Video_video_data_top(15),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_14 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_14_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_14_IN,
      O => Inst_Video_video_data_top(14),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_13 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_13_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_13_IN,
      O => Inst_Video_video_data_top(13),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_12 : X_FF
    generic map(
      LOC => "SLICE_X0Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_12_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_12_IN,
      O => Inst_Video_video_data_top(12),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_3CLK
    );
  INV_Inst_Video_fifo_scr_din_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_2CLK
    );
  INV_Inst_Video_fifo_scr_din_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_1CLK
    );
  INV_Inst_Video_fifo_scr_din_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_0CLK
    );
  Inst_Video_fifo_scr_din_3 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_3_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_3_IN,
      O => Inst_Video_fifo_scr_din(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_2 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_2_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_2_IN,
      O => Inst_Video_fifo_scr_din(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_1 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_1_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_1_IN,
      O => Inst_Video_fifo_scr_din(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_0 : X_FF
    generic map(
      LOC => "SLICE_X0Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_0_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_0_IN,
      O => Inst_Video_fifo_scr_din(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_27CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_27CLK
    );
  INV_Inst_Video_fifo_scr_din_26CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_26CLK
    );
  INV_Inst_Video_fifo_scr_din_25CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_25CLK
    );
  INV_Inst_Video_fifo_scr_din_24CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_24CLK
    );
  Inst_Video_fifo_scr_din_27 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_27_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_27_IN,
      O => Inst_Video_fifo_scr_din(27),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_26 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_26_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_26_IN,
      O => Inst_Video_fifo_scr_din(26),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_25 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_25_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_25_IN,
      O => Inst_Video_fifo_scr_din(25),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_24 : X_FF
    generic map(
      LOC => "SLICE_X0Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_24_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_24_IN,
      O => Inst_Video_fifo_scr_din(24),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_29 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_29_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_29_IN,
      O => Inst_Video_video_data_final(29),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_28 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_28_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_28_IN,
      O => Inst_Video_video_data_final(28),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_27 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_27_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_27_IN,
      O => Inst_Video_video_data_final(27),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_26 : X_FF
    generic map(
      LOC => "SLICE_X0Y41",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_26_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_26_IN,
      O => Inst_Video_video_data_final(26),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_video_data_top_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_11CLK
    );
  INV_Inst_Video_video_data_top_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_10CLK
    );
  INV_Inst_Video_video_data_top_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_9CLK
    );
  INV_Inst_Video_video_data_top_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_8CLK
    );
  Inst_Video_video_data_top_11 : X_FF
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_11_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_11_IN,
      O => Inst_Video_video_data_top(11),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_10 : X_FF
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_10_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_10_IN,
      O => Inst_Video_video_data_top(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_9 : X_FF
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_9_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_9_IN,
      O => Inst_Video_video_data_top(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_8 : X_FF
    generic map(
      LOC => "SLICE_X0Y42",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_8_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_8_IN,
      O => Inst_Video_video_data_top(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_MCP3204_sample_val_right_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_4CLK
    );
  INV_Inst_MCP3204_sample_val_right_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_3CLK
    );
  INV_Inst_MCP3204_sample_val_right_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_2CLK
    );
  INV_Inst_MCP3204_sample_val_right_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_1CLK
    );
  Inst_MCP3204_sample_val_right_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_4_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_4_IN,
      O => Inst_MCP3204_sample_val_right(4),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_3 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_3_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_3_IN,
      O => Inst_MCP3204_sample_val_right(3),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_2 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_2_IN,
      O => Inst_MCP3204_sample_val_right(2),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_1 : X_FF
    generic map(
      LOC => "SLICE_X1Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_1_IN,
      O => Inst_MCP3204_sample_val_right(1),
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_sample_val_right_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_11CLK
    );
  INV_Inst_MCP3204_sample_val_right_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_10CLK
    );
  INV_Inst_MCP3204_sample_val_right_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_9CLK
    );
  Inst_MCP3204_sample_val_right_11 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_11_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_11_IN,
      O => Inst_MCP3204_sample_val_right(11),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_10 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_10_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_10_IN,
      O => Inst_MCP3204_sample_val_right(10),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_right_9 : X_FF
    generic map(
      LOC => "SLICE_X1Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0653_inv_0,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_right_9_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_right_9_IN,
      O => Inst_MCP3204_sample_val_right(9),
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_sample_val_left_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_3CLK
    );
  INV_Inst_MCP3204_sample_val_left_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_7CLK
    );
  INV_Inst_MCP3204_sample_val_left_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_2CLK
    );
  INV_Inst_MCP3204_sample_val_left_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_6CLK
    );
  INV_Inst_MCP3204_sample_val_left_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_1CLK
    );
  INV_Inst_MCP3204_sample_val_left_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_5CLK
    );
  INV_Inst_MCP3204_sample_val_left_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_0CLK
    );
  INV_Inst_MCP3204_sample_val_left_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_4CLK
    );
  Inst_MCP3204_sample_val_left_3_Inst_MCP3204_sample_val_left_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(7),
      O => Inst_MCP3204_sample_val_left_7_0
    );
  Inst_MCP3204_sample_val_left_3_Inst_MCP3204_sample_val_left_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_6_pack_5,
      O => Inst_MCP3204_sample_val_left(6)
    );
  Inst_MCP3204_sample_val_left_3_Inst_MCP3204_sample_val_left_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_5_pack_3,
      O => Inst_MCP3204_sample_val_left(5)
    );
  Inst_MCP3204_sample_val_left_3_Inst_MCP3204_sample_val_left_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_4_pack_1,
      O => Inst_MCP3204_sample_val_left(4)
    );
  Inst_MCP3204_sample_val_left_3 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_3_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_3_IN,
      O => Inst_MCP3204_sample_val_left(3),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_MCP3204_sample_val_left(6),
      O => Inst_MCP3204_sample_val_left_6_rt_2754
    );
  Inst_MCP3204_sample_val_left_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_7_CLK,
      I => Inst_MCP3204_sample_val_left_6_rt_2754,
      O => Inst_MCP3204_sample_val_left(7),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_2 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_2_IN,
      O => Inst_MCP3204_sample_val_left(2),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Inst_MCP3204_sample_val_left(5),
      O => Inst_MCP3204_sample_val_left_5_rt_2761
    );
  Inst_MCP3204_sample_val_left_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_6_CLK,
      I => Inst_MCP3204_sample_val_left_5_rt_2761,
      O => Inst_MCP3204_sample_val_left_6_pack_5,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_1 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_1_IN,
      O => Inst_MCP3204_sample_val_left(1),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => Inst_MCP3204_sample_val_left(4),
      O => Inst_MCP3204_sample_val_left_4_rt_2766
    );
  Inst_MCP3204_sample_val_left_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_5_CLK,
      I => Inst_MCP3204_sample_val_left_4_rt_2766,
      O => Inst_MCP3204_sample_val_left_5_pack_3,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_0 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_0_CLK,
      I => NlwBufferSignal_Inst_MCP3204_sample_val_left_0_IN,
      O => Inst_MCP3204_sample_val_left(0),
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_sample_val_left_3_rt : X_LUT5
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => Inst_MCP3204_sample_val_left(3),
      O => Inst_MCP3204_sample_val_left_3_rt_2771
    );
  Inst_MCP3204_sample_val_left_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_n0515_inv_6619,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_val_left_4_CLK,
      I => Inst_MCP3204_sample_val_left_3_rt_2771,
      O => Inst_MCP3204_sample_val_left_4_pack_1,
      RST => GND,
      SET => GND
    );
  INV_Inst_Video_video_data_top_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_7CLK
    );
  INV_Inst_Video_video_data_top_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_6CLK
    );
  INV_Inst_Video_video_data_top_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_5CLK
    );
  INV_Inst_Video_video_data_top_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_4CLK
    );
  Inst_Video_video_data_top_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_7_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_7_IN,
      O => Inst_Video_video_data_top(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_6_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_6_IN,
      O => Inst_Video_video_data_top(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_5_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_5_IN,
      O => Inst_Video_video_data_top(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y29",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_4_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_4_IN,
      O => Inst_Video_video_data_top(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_25 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_25_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_25_IN,
      O => Inst_Video_video_data_final(25),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_24 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_24_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_24_IN,
      O => Inst_Video_video_data_final(24),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_23 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_23_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_23_IN,
      O => Inst_Video_video_data_final(23),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_22 : X_FF
    generic map(
      LOC => "SLICE_X1Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_22_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_22_IN,
      O => Inst_Video_video_data_final(22),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_7CLK
    );
  INV_Inst_Video_fifo_scr_din_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_6CLK
    );
  INV_Inst_Video_fifo_scr_din_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_5CLK
    );
  INV_Inst_Video_fifo_scr_din_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_4CLK
    );
  Inst_Video_fifo_scr_din_7 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_7_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_7_IN,
      O => Inst_Video_fifo_scr_din(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_6 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_6_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_6_IN,
      O => Inst_Video_fifo_scr_din(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_5 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_5_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_5_IN,
      O => Inst_Video_fifo_scr_din(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_4 : X_FF
    generic map(
      LOC => "SLICE_X1Y33",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_4_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_4_IN,
      O => Inst_Video_fifo_scr_din(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15 : X_SFF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN,
      O => Inst_Video_fifo_scr_dout(15),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14 : X_SFF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN,
      O => Inst_Video_fifo_scr_dout(14),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13 : X_SFF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN,
      O => Inst_Video_fifo_scr_dout(13),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12 : X_SFF
    generic map(
      LOC => "SLICE_X1Y35",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN,
      O => Inst_Video_fifo_scr_dout(12),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_Inst_Video_fifo_video_din_15CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_15CLK
    );
  INV_Inst_Video_fifo_video_din_14CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_14CLK
    );
  INV_Inst_Video_fifo_video_din_13CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_13CLK
    );
  INV_Inst_Video_fifo_video_din_12CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_12CLK
    );
  Inst_Video_fifo_video_din_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_15_CLK,
      I => Inst_Video_fifo_video_din_15_dpot_2820,
      O => Inst_Video_fifo_video_din(15),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_15_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => X"FFFFAFA00000AFA0"
    )
    port map (
      ADR1 => '1',
      ADR4 => Inst_Video_fifo_scr_empty,
      ADR2 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(15),
      ADR0 => Inst_Video_fifo_scr_dout(15),
      ADR3 => Inst_Video_fifo_scr_dout(33),
      O => Inst_Video_fifo_video_din_15_dpot_2820
    );
  Inst_Video_fifo_video_din_14 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_14_CLK,
      I => Inst_Video_fifo_video_din_14_dpot_2831,
      O => Inst_Video_fifo_video_din(14),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_14_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => X"FFFF0000CFC0CFC0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR2 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(14),
      ADR1 => Inst_Video_fifo_scr_dout(14),
      ADR3 => Inst_Video_fifo_scr_dout(32),
      O => Inst_Video_fifo_video_din_14_dpot_2831
    );
  Inst_Video_fifo_video_din_13 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_13_CLK,
      I => Inst_Video_fifo_video_din_13_dpot_2838,
      O => Inst_Video_fifo_video_din(13),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_13_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => X"FFAA00AAFFF000F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => Inst_Video_fifo_scr_empty,
      ADR5 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(13),
      ADR0 => Inst_Video_fifo_scr_dout(13),
      ADR2 => Inst_Video_fifo_scr_dout(31),
      O => Inst_Video_fifo_video_din_13_dpot_2838
    );
  Inst_Video_fifo_video_din_12 : X_FF
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_12_CLK,
      I => Inst_Video_fifo_video_din_12_dpot_2845,
      O => Inst_Video_fifo_video_din(12),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_12_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y36",
      INIT => X"FFF0FFCC00F000CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_Video_fifo_scr_empty,
      ADR4 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(12),
      ADR2 => Inst_Video_fifo_scr_dout(12),
      ADR1 => Inst_Video_fifo_scr_dout(30),
      O => Inst_Video_fifo_video_din_12_dpot_2845
    );
  Inst_Video_video_data_final_33 : X_FF
    generic map(
      LOC => "SLICE_X1Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_33_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_33_IN,
      O => Inst_Video_video_data_final(33),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_32 : X_FF
    generic map(
      LOC => "SLICE_X1Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_32_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_32_IN,
      O => Inst_Video_video_data_final(32),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_31 : X_FF
    generic map(
      LOC => "SLICE_X1Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_31_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_31_IN,
      O => Inst_Video_video_data_final(31),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_30 : X_FF
    generic map(
      LOC => "SLICE_X1Y37",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_30_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_30_IN,
      O => Inst_Video_video_data_final(30),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_15CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_15CLK
    );
  INV_Inst_Video_fifo_scr_din_14CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_14CLK
    );
  INV_Inst_Video_fifo_scr_din_13CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_13CLK
    );
  INV_Inst_Video_fifo_scr_din_12CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_12CLK
    );
  Inst_Video_fifo_scr_din_15 : X_FF
    generic map(
      LOC => "SLICE_X1Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_15_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_15_IN,
      O => Inst_Video_fifo_scr_din(15),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_14 : X_FF
    generic map(
      LOC => "SLICE_X1Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_14_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_14_IN,
      O => Inst_Video_fifo_scr_din(14),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_13 : X_FF
    generic map(
      LOC => "SLICE_X1Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_13_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_13_IN,
      O => Inst_Video_fifo_scr_din(13),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_12 : X_FF
    generic map(
      LOC => "SLICE_X1Y38",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_12_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_12_IN,
      O => Inst_Video_fifo_scr_din(12),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_31CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_31CLK
    );
  INV_Inst_Video_fifo_scr_din_30CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_30CLK
    );
  INV_Inst_Video_fifo_scr_din_29CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_29CLK
    );
  INV_Inst_Video_fifo_scr_din_28CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_28CLK
    );
  Inst_Video_fifo_scr_din_31 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_31_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_31_IN,
      O => Inst_Video_fifo_scr_din(31),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_30 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_30_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_30_IN,
      O => Inst_Video_fifo_scr_din(30),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_29 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_29_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_29_IN,
      O => Inst_Video_fifo_scr_din(29),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_28 : X_FF
    generic map(
      LOC => "SLICE_X1Y39",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_28_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_28_IN,
      O => Inst_Video_fifo_scr_din(28),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_fifo_scr_din_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_11CLK
    );
  INV_Inst_Video_fifo_scr_din_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_10CLK
    );
  INV_Inst_Video_fifo_scr_din_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_9CLK
    );
  INV_Inst_Video_fifo_scr_din_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_8CLK
    );
  Inst_Video_fifo_scr_din_11 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_11_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_11_IN,
      O => Inst_Video_fifo_scr_din(11),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_10 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_10_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_10_IN,
      O => Inst_Video_fifo_scr_din(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_9 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_9_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_9_IN,
      O => Inst_Video_fifo_scr_din(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_8 : X_FF
    generic map(
      LOC => "SLICE_X1Y40",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_8_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_8_IN,
      O => Inst_Video_fifo_scr_din(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_Inst_Video_is_topCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_is_top_INV_Inst_Video_is_topCLK
    );
  Inst_Video_is_top : X_FF
    generic map(
      LOC => "SLICE_X1Y41",
      INIT => '1'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_is_top_CLK,
      I => Inst_Video_is_top_dpot_2895,
      O => Inst_Video_is_top_6080,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_is_top_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X1Y41",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_is_top_6080,
      ADR3 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      O => Inst_Video_is_top_dpot_2895
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_IN,
      O => Inst_Video_fifo_scr_dout(11),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_IN,
      O => Inst_Video_fifo_scr_dout(10),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_IN,
      O => Inst_Video_fifo_scr_dout(9),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8 : X_SFF
    generic map(
      LOC => "SLICE_X1Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_IN,
      O => Inst_Video_fifo_scr_dout(8),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd4CLK
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd6CLK
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd4_Inst_MCP3204_sample_state_buf_FSM_FFd4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N0_pack_12,
      O => N0
    );
  Inst_MCP3204_spi_cs_buf_rstpot_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => X"FAF0FAF0F0F0F0E0"
    )
    port map (
      ADR2 => Inst_MCP3204_spi_cs_buf_1_6440,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      O => N69
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd4_In121 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => X"0000AA000000AA00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR0 => Inst_MCP3204_sample_side_buf_6334,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR5 => '1',
      O => Inst_MCP3204_sample_state_buf_FSM_FFd4_In12
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd6_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => X"AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Inst_MCP3204_sample_side_buf_6334,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      O => N0_pack_12
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd4_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd4_In,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd4_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => X"FF154040FFBF4040"
    )
    port map (
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd4_In12,
      ADR5 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd4_In
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd6_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd6_In_2927,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd6_In : X_LUT6
    generic map(
      LOC => "SLICE_X2Y1",
      INIT => X"00F80F0F00F00F0F"
    )
    port map (
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR0 => N0,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd6_In_2927
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd5CLK
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd3CLK
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd2CLK
    );
  INV_Inst_MCP3204_sample_state_buf_FSM_FFd1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd1CLK
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd5_Inst_MCP3204_sample_state_buf_FSM_FFd5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N8_pack_13,
      O => N8
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd5_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd5_In,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd5_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"88FF8F8F0000F0F0"
    )
    port map (
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd4_In12,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd5_In
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd3_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd3_In,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd3_In2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"0099AA990089AA89"
    )
    port map (
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1_0,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_In
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd2_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd2_In,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"00A6AAA600A6AAA6"
    )
    port map (
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1_0,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      ADR4 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => '1',
      O => Inst_MCP3204_sample_state_buf_FSM_FFd2_In
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd1_In_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"88888888"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      ADR4 => '1',
      O => N8_pack_13
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd1_CLK,
      I => Inst_MCP3204_sample_state_buf_FSM_FFd1_In_2971,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd1_In : X_LUT6
    generic map(
      LOC => "SLICE_X2Y6",
      INIT => X"3333FBFA00005050"
    )
    port map (
      ADR1 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR3 => Inst_MCP3204_sample_side_buf_6334,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1_0,
      ADR2 => N8,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd1_In_2971
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(1),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => '1'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK
,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y8",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR4 => '1',
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_pack_9,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"DFFF2000FFFF0000"
    )
    port map (
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_5_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_3_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"F3FF0C00F3FF0C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_3_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"A6AAAAAA"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_4_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_4_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_pack_9,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => '1'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_1_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_7_GND_235_o_add_0_OUT_xor_1_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y9",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR3 => '1',
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_1_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_pack_13,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_3_11_SW0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"A0A00000A0A00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_N10
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_7_GND_235_o_add_0_OUT_xor_2_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"9A9A9A9A"
    )
    port map (
      ADR3 => '1',
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_2_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_2_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_pack_13,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_7_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"DFFF2000FFFF0000"
    )
    port map (
      ADR5 => Inst_Video_Inst_scr_fifo_N10,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_7_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_6_1_F : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"6CCCCCCCCCCCCCCC"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_N14
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_6_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y10",
      INIT => X"FF0FF000FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR4 => Inst_Video_Inst_scr_fifo_N14,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_GND_235_o_add_0_OUT_6_Q
    );
  INV_Inst_Video_fifo_scr_din_36CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_36_INV_Inst_Video_fifo_scr_din_36CLK
    );
  Inst_Video_fifo_scr_din_36 : X_FF
    generic map(
      LOC => "SLICE_X2Y16",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_36_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_36_IN,
      O => Inst_Video_fifo_scr_din(36),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y18"
    )
    port map (
      CI => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1,
      DI(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"CC33CC33CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c2_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y18",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_25_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y20"
    )
    port map (
      CI => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0,
      DI(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"CC33CC33CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y20",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_10_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y22",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_3107
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_3107,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_3090
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_3090,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_3095
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_3095,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q,
      ADR4 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_3100
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X2Y22",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_3100,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_1_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_6_WR_PNTR_7_XOR_1_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_1_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_5_WR_PNTR_6_XOR_2_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      ADR4 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_2_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_2_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_3_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_4_WR_PNTR_5_XOR_3_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_3_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_4_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_3_WR_PNTR_4_XOR_4_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_4_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_2_WR_PNTR_3_XOR_5_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_5_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_5_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_7_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_0_WR_PNTR_1_XOR_7_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_7_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_1_WR_PNTR_2_XOR_6_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => X"F00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR4 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_6_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1 : X_FF
    generic map(
      LOC => "SLICE_X2Y23",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_6_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7 : X_FF
    generic map(
      LOC => "SLICE_X2Y24",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15 : X_SFF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)
,
      O => video_fifo_data_19_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"AFA0AFA0FCFC0C0C"
    )
    port map (
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14 : X_SFF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)
,
      O => video_fifo_data_18_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"AAAACCCCF0F0FF00"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13 : X_SFF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)
,
      O => video_fifo_data_17_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FEF4AEA45E540E04"
    )
    port map (
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12 : X_SFF
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)
,
      O => video_fifo_data_16_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y28",
      INIT => X"FFE455E4AAE400E4"
    )
    port map (
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)

    );
  Inst_Video_video_data_final_21_Inst_Video_video_data_final_21_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_0
    );
  Inst_Video_video_data_final_21 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_21_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_21_IN,
      O => Inst_Video_video_data_final(21),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_20 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_20_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_20_IN,
      O => Inst_Video_video_data_final(20),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y30"
    )
    port map (
      CI => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0,
      DI(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(4)
    );
  Inst_Video_video_data_final_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_19_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_19_IN,
      O => Inst_Video_video_data_final(19),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_18 : X_FF
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_18_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_18_IN,
      O => Inst_Video_video_data_final(18),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"8822441188224411"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(8),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(9),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c0_v1(4)
    );
  Inst_usb_buffer_N1_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_16_A5LUT_O_UNCONNECTED
    );
  INV_Inst_Video_fifo_scr_din_23CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_23CLK
    );
  INV_Inst_Video_fifo_scr_din_22CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_22CLK
    );
  INV_Inst_Video_fifo_scr_din_21CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_21CLK
    );
  INV_Inst_Video_fifo_scr_din_20CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_20CLK
    );
  Inst_Video_fifo_scr_din_23 : X_FF
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_23_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_23_IN,
      O => Inst_Video_fifo_scr_din(23),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_22 : X_FF
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_22_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_22_IN,
      O => Inst_Video_fifo_scr_din(22),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_21 : X_FF
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_21_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_21_IN,
      O => Inst_Video_fifo_scr_din(21),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_20 : X_FF
    generic map(
      LOC => "SLICE_X2Y31",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_20_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_20_IN,
      O => Inst_Video_fifo_scr_din(20),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36 : X_SFF
    generic map(
      LOC => "SLICE_X2Y32",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_IN,
      O => Inst_Video_fifo_scr_dout(36),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  audio_fifo_data_7_audio_fifo_data_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(11),
      O => audio_fifo_data_11_0
    );
  audio_fifo_data_7_audio_fifo_data_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(10),
      O => audio_fifo_data_10_0
    );
  audio_fifo_data_7_audio_fifo_data_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(9),
      O => audio_fifo_data_9_0
    );
  audio_fifo_data_7_audio_fifo_data_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(8),
      O => audio_fifo_data_8_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN,
      O => audio_fifo_data(7),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_11_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_11_rt_3230

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_11_rt_3230
,
      O => audio_fifo_data(11),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN,
      O => audio_fifo_data(6),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_10_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_10_rt_3214

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_10_rt_3214
,
      O => audio_fifo_data(10),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN,
      O => audio_fifo_data(5),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_9_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_9_rt_3219

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_9_rt_3219
,
      O => audio_fifo_data(9),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN,
      O => audio_fifo_data(4),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_8_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_8_rt_3224

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8 : X_SFF
    generic map(
      LOC => "SLICE_X2Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_8_rt_3224
,
      O => audio_fifo_data(8),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_usb_fifo_din_0_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_0_BRB5_INV_usb_fifo_din_0_BRB5CLK
    );
  usb_fifo_din_0_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_1_3241,
      O => usb_fifo_din_0_BRB5_6309,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y34",
      INIT => X"FEF45E54AEA40E04"
    )
    port map (
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR2 => pump_type_6305,
      ADR3 => audio_fifo_data(0),
      ADR4 => video_fifo_data_0_Q,
      ADR5 => video_fifo_data_16_Q,
      ADR1 => audio_fifo_data(16),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_1_3241
    );
  INV_usb_fifo_din_3_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB5CLK
    );
  INV_usb_fifo_din_3_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB4CLK
    );
  INV_usb_fifo_din_3_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB3CLK
    );
  usb_fifo_din_3_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_3_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_3_1_3264,
      O => usb_fifo_din_3_BRB5_6913,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"EFEAE5E04F4A4540"
    )
    port map (
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR2 => pump_type_6305,
      ADR4 => audio_fifo_data(3),
      ADR5 => video_fifo_data_3_Q,
      ADR1 => video_fifo_data_19_Q,
      ADR3 => audio_fifo_data(19),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_3_1_3264
    );
  usb_fifo_din_3_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_3_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_3_BRB4_IN,
      O => usb_fifo_din_3_BRB4_6914,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_3_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_3_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_3_BRB3_IN,
      O => usb_fifo_din_3_BRB3_6915,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y35",
      INIT => X"FF00FF00E4E40000"
    )
    port map (
      ADR3 => usb_fifo_din_3_BRB5_6913,
      ADR1 => usb_fifo_din_3_BRB4_6914,
      ADR4 => usb_fifo_din_2_BRB1_6678,
      ADR2 => usb_fifo_din_3_BRB3_6915,
      ADR0 => usb_fifo_din_2_BRB2_6679,
      ADR5 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(3)
    );
  INV_Inst_Video_fifo_video_din_19CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_19CLK
    );
  INV_Inst_Video_fifo_video_din_18CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_18CLK
    );
  INV_Inst_Video_fifo_video_din_17CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_17CLK
    );
  INV_Inst_Video_fifo_video_din_16CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_16CLK
    );
  Inst_Video_fifo_video_din_19_Inst_Video_fifo_video_din_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_18_pack_7,
      O => Inst_Video_fifo_video_din(18)
    );
  Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Inst_Video_fifo_video_full,
      O => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot
    );
  Inst_Video_fifo_video_din_19 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_19_CLK,
      I => Inst_Video_fifo_video_din_19_dpot_3282,
      O => Inst_Video_fifo_video_din(19),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_19_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"CCFF0033CCFF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_fifo_scr_empty,
      ADR4 => Inst_Video_fifo_video_din(19),
      ADR3 => Inst_Video_is_top_6080,
      ADR5 => '1',
      O => Inst_Video_fifo_video_din_19_dpot_3282
    );
  Inst_Video_fifo_video_din_18_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"88B888B8"
    )
    port map (
      ADR2 => Inst_Video_fifo_scr_dout(36),
      ADR0 => Inst_Video_fifo_video_din(18),
      ADR1 => Inst_Video_fifo_scr_empty,
      ADR4 => '1',
      ADR3 => Inst_Video_is_top_6080,
      O => Inst_Video_fifo_video_din_18_dpot_3283
    );
  Inst_Video_fifo_video_din_18 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_18_CLK,
      I => Inst_Video_fifo_video_din_18_dpot_3283,
      O => Inst_Video_fifo_video_din_18_pack_7,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_17 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_17_CLK,
      I => Inst_Video_fifo_video_din_17_dpot_3291,
      O => Inst_Video_fifo_video_din(17),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_17_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"FEF40E04FEF40E04"
    )
    port map (
      ADR5 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR0 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(17),
      ADR3 => Inst_Video_fifo_scr_dout_17_0,
      ADR1 => Inst_Video_fifo_scr_dout(35),
      O => Inst_Video_fifo_video_din_17_dpot_3291
    );
  Inst_Video_fifo_video_din_16 : X_FF
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_16_CLK,
      I => Inst_Video_fifo_video_din_16_dpot_3271,
      O => Inst_Video_fifo_video_din(16),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_16_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X2Y36",
      INIT => X"FEF2FEF20E020E02"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR1 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(16),
      ADR3 => Inst_Video_fifo_scr_dout_16_0,
      ADR0 => Inst_Video_fifo_scr_dout(34),
      O => Inst_Video_fifo_video_din_16_dpot_3271
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35 : X_SFF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_IN,
      O => Inst_Video_fifo_scr_dout(35),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34 : X_SFF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_IN,
      O => Inst_Video_fifo_scr_dout(34),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33 : X_SFF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_IN,
      O => Inst_Video_fifo_scr_dout(33),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32 : X_SFF
    generic map(
      LOC => "SLICE_X2Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_IN,
      O => Inst_Video_fifo_scr_dout(32),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_fifo_scr_dout_3_Inst_Video_fifo_scr_dout_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_dout(19),
      O => Inst_Video_fifo_scr_dout_19_0
    );
  Inst_Video_fifo_scr_dout_3_Inst_Video_fifo_scr_dout_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_dout(18),
      O => Inst_Video_fifo_scr_dout_18_0
    );
  Inst_Video_fifo_scr_dout_3_Inst_Video_fifo_scr_dout_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_dout(17),
      O => Inst_Video_fifo_scr_dout_17_0
    );
  Inst_Video_fifo_scr_dout_3_Inst_Video_fifo_scr_dout_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_dout(16),
      O => Inst_Video_fifo_scr_dout_16_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN,
      O => Inst_Video_fifo_scr_dout(3),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_19_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)
,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_19_rt_3325

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK,
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_19_rt_3325
,
      O => Inst_Video_fifo_scr_dout(19),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN,
      O => Inst_Video_fifo_scr_dout(2),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_18_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)
,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_18_rt_3309

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK,
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_18_rt_3309
,
      O => Inst_Video_fifo_scr_dout(18),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN,
      O => Inst_Video_fifo_scr_dout(1),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_17_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)
,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_17_rt_3314

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK,
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_17_rt_3314
,
      O => Inst_Video_fifo_scr_dout(17),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN,
      O => Inst_Video_fifo_scr_dout(0),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_16_rt : 
X_LUT5
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)
,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_16_rt_3319

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16 : X_SFF
    generic map(
      LOC => "SLICE_X2Y38",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK,
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i_16_rt_3319
,
      O => Inst_Video_fifo_scr_dout(16),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_fifo_scr_empty_Inst_Video_fifo_scr_empty_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i : X_FF
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN,
      O => Inst_Video_fifo_scr_empty,
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y40"
    )
    port map (
      CI => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_3_UNCONNECTED,
      CO(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_CO_0_UNCONNECTED,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_gmux_gm_6_gms_ms_S_3_UNCONNECTED,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(6),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(5),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"CCCC3333CCCC3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(6)
    );
  Inst_Video_Inst_video_buffer_N1_20_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_20_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(5)
    );
  Inst_Video_Inst_video_buffer_N1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_14_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"8241824182418241"
    )
    port map (
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c0_v1(4)
    );
  Inst_Video_Inst_video_buffer_N1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y40",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_15_A5LUT_O_UNCONNECTED
    );
  INV_Inst_Video_fifo_scr_rd_enCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_scr_rd_enCLK
    );
  INV_Inst_Video_fifo_video_wr_enCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_video_wr_enCLK
    );
  Inst_Video_fifo_scr_rd_en_Inst_Video_fifo_scr_rd_en_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_wr_en_pack_4,
      O => Inst_Video_fifo_video_wr_en_6272
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_RAM_REGOUT_EN1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"C0F0C0F0C0F0C0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => Inst_Video_fifo_scr_rd_en_6301,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => Inst_Video_fifo_video_wr_en_6272,
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"00CC00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_fifo_scr_rd_en_6301,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6484,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en
    );
  Inst_Video_fifo_scr_rd_en : X_FF
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_rd_en_CLK,
      I => Inst_Video_GND_4_o_is_top_MUX_78_o,
      O => Inst_Video_fifo_scr_rd_en_6301,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_Mmux_GND_4_o_is_top_MUX_78_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"0202020202020202"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Inst_Video_is_top_6080,
      ADR1 => Inst_Video_fifo_video_full,
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR5 => '1',
      O => Inst_Video_GND_4_o_is_top_MUX_78_o
    );
  Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => X"03030303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Inst_Video_fifo_video_full,
      ADR2 => Inst_Video_fifo_scr_empty,
      O => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o
    );
  Inst_Video_fifo_video_wr_en : X_FF
    generic map(
      LOC => "SLICE_X2Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_wr_en_CLK,
      I => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o,
      O => Inst_Video_fifo_video_wr_en_pack_4,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y42",
      INIT => X"CCCCFAF0CCCC0A00"
    )
    port map (
      ADR4 => usb_fifo_din_0_BRB0_6665,
      ADR2 => usb_fifo_din_0_BRB1_6666,
      ADR5 => usb_fifo_din_1_BRB2_6787,
      ADR0 => usb_fifo_din_1_BRB3_6788,
      ADR3 => usb_fifo_din_0_BRB4_6667,
      ADR1 => usb_fifo_din_1_BRB5_6313,
      O => usb_fifo_din(1)
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y42",
      INIT => X"F3E2F3C0C0E2C0C0"
    )
    port map (
      ADR1 => usb_fifo_din_0_BRB0_6665,
      ADR3 => usb_fifo_din_0_BRB1_6666,
      ADR5 => usb_fifo_din_0_BRB2_0,
      ADR0 => usb_fifo_din_0_BRB3_0,
      ADR4 => usb_fifo_din_0_BRB4_6667,
      ADR2 => usb_fifo_din_0_BRB5_6309,
      O => usb_fifo_din(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_1_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_1_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_Mmux_ENOUT_1_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"00FF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X2Y44"
    )
    port map (
      CI => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_3_UNCONNECTED,
      CO(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0,
      CO(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_1_UNCONNECTED,
      CO(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_CO_0_UNCONNECTED,
      DI(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_DI_3_UNCONNECTED,
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_gmux_gm_6_gms_ms_S_3_UNCONNECTED,
      S(2) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(6),
      S(1) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(5),
      S(0) => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"CC33CC33CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(6)
    );
  Inst_Video_Inst_video_buffer_N1_34_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_34_C5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"A0500A05A0500A05"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(5)
    );
  Inst_Video_Inst_video_buffer_N1_28_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_28_B5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_c1_v1(4)
    );
  Inst_Video_Inst_video_buffer_N1_29_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X2Y44",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_Video_Inst_video_buffer_N1_29_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23 : X_SFF
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN,
      O => Inst_Video_fifo_scr_dout(23),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_Mmux_ENOUT_1_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => X"00FF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1)

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22 : X_SFF
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN,
      O => Inst_Video_fifo_scr_dout(22),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21 : X_SFF
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN,
      O => Inst_Video_fifo_scr_dout(21),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20 : X_SFF
    generic map(
      LOC => "SLICE_X2Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN,
      O => Inst_Video_fifo_scr_dout(20),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7 : X_SFF
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)
,
      O => video_fifo_data_9_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux181 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FC0CFC0CFAFA0A0A"
    )
    port map (
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_5_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_5_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6 : X_SFF
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)
,
      O => video_fifo_data_8_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux171 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FB73EA62D951C840"
    )
    port map (
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_4_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_4_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5 : X_SFF
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)
,
      O => video_fifo_data_5_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux161 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FA50EEEEFA504444"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_3_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_3_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4 : X_SFF
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)
,
      O => video_fifo_data_4_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux151 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y46",
      INIT => X"FAFAEE445050EE44"
    )
    port map (
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_2_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_2_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3 : X_SFF
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)
,
      O => video_fifo_data_3_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux141 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"D8D8FF55D8D8AA00"
    )
    port map (
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_1_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_1_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2 : X_SFF
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)
,
      O => video_fifo_data_2_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux131 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"FCFC3030EE22EE22"
    )
    port map (
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_0_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_0_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1 : X_SFF
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN,
      O => video_fifo_data_1_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0 : X_SFF
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN,
      O => video_fifo_data_0_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_RAM_REGOUT_EN1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y47",
      INIT => X"F0F05050F0F05050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => video_fifo_rd_0,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7 : X_SFF
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN,
      O => Inst_Video_fifo_scr_dout(7),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6 : X_SFF
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN,
      O => Inst_Video_fifo_scr_dout(6),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5 : X_SFF
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN,
      O => Inst_Video_fifo_scr_dout(5),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4 : X_SFF
    generic map(
      LOC => "SLICE_X2Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN,
      O => Inst_Video_fifo_scr_dout(4),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_Mmux_ENOUT_0_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y49",
      INIT => X"0000000030303030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(0)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_pack_1,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"0F000F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"55AA55AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR4 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_dpot_3514
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_dpot_3514,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_pack_1,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_Mmux_ENOUT_3_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y50",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(3)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12 : X_FF
    generic map(
      LOC => "SLICE_X2Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11 : X_FF
    generic map(
      LOC => "SLICE_X2Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10 : X_FF
    generic map(
      LOC => "SLICE_X2Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X2Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_Mmux_ENOUT_2_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X2Y57",
      INIT => X"00CC00CC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2)

    );
  INV_Inst_MCP3204_spi_cs_buf_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_cs_buf_1_INV_Inst_MCP3204_spi_cs_buf_1CLK
    );
  Inst_MCP3204_spi_cs_buf_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y0",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_1_CLK,
      I => Inst_MCP3204_spi_cs_buf_rstpot,
      O => Inst_MCP3204_spi_cs_buf_1_6440,
      SET => GND,
      RST => GND
    );
  Inst_MCP3204_spi_cs_buf_rstpot1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y0",
      INIT => X"FFFFFFEE00110000"
    )
    port map (
      ADR2 => '1',
      ADR4 => N69,
      ADR1 => reset_IBUF_0,
      ADR5 => Inst_MCP3204_spi_cs_buf_1_6440,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      O => Inst_MCP3204_spi_cs_buf_rstpot
    );
  INV_Inst_MCP3204_spi_dout_buf_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_dout_buf_1_INV_Inst_MCP3204_spi_dout_buf_1CLK
    );
  Inst_MCP3204_spi_dout_buf_rstpot_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y1",
      INIT => X"AAAAAAAAAA00FCFF"
    )
    port map (
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR5 => reset_IBUF_0,
      ADR1 => Inst_MCP3204_sample_side_buf_6334,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR0 => Inst_MCP3204_spi_dout_buf_1_6916,
      O => N70
    );
  Inst_MCP3204_spi_dout_buf_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y1",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_1_CLK,
      I => Inst_MCP3204_spi_dout_buf_rstpot_6065,
      O => Inst_MCP3204_spi_dout_buf_1_6916,
      SET => GND,
      RST => GND
    );
  Inst_MCP3204_spi_dout_buf_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y1",
      INIT => X"FFFFFFFE00010000"
    )
    port map (
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR5 => Inst_MCP3204_spi_dout_buf_1_6916,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR4 => N70,
      O => Inst_MCP3204_spi_dout_buf_rstpot_6065
    );
  INV_Inst_MCP3204_sample_idleCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_idle_INV_Inst_MCP3204_sample_idleCLK
    );
  Inst_MCP3204_sample_idle : X_FF
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_idle_CLK,
      I => Inst_MCP3204_sample_idle_rstpot_3566,
      O => Inst_MCP3204_sample_idle_6332,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_MCP3204_sample_idle_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => X"CCFF00FFCCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR5 => Inst_MCP3204_sample_idle_6332,
      ADR4 => Inst_MCP3204_n0679_inv1,
      ADR1 => Inst_MCP3204_sample_side_buf_6334,
      O => Inst_MCP3204_sample_idle_rstpot_3566
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_3574
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_3574,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_3580
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_3580,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_3585
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_3585,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_3590
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y6",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_3590,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_MCP3204_n0515_inv_Inst_MCP3204_n0515_inv_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_n0653_inv_3594,
      O => Inst_MCP3204_n0653_inv_0
    );
  Inst_MCP3204_n0515_inv : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"0000001000000010"
    )
    port map (
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR1 => Inst_MCP3204_sample_side_buf_6334,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR0 => reset_IBUF_0,
      ADR3 => N2,
      ADR5 => '1',
      O => Inst_MCP3204_n0515_inv_6619
    );
  Inst_MCP3204_n0653_inv : X_LUT5
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"00000040"
    )
    port map (
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR1 => Inst_MCP3204_sample_side_buf_6334,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR0 => reset_IBUF_0,
      ADR3 => N2,
      O => Inst_MCP3204_n0653_inv_3594
    );
  Inst_MCP3204_n0515_inv_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y7",
      INIT => X"AB05AB0505050505"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd2_6411,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd3_6412,
      O => N2
    );
  INV_Inst_Video_fifo_scr_wr_enCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_wr_en_INV_Inst_Video_fifo_scr_wr_enCLK
    );
  Inst_Video_fifo_scr_wr_en : X_FF
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_wr_en_CLK,
      I => Inst_Video_fifo_scr_full_INV_4_o,
      O => Inst_Video_fifo_scr_wr_en_6330,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_full_INV_4_o1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y8",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Inst_Video_fifo_scr_full,
      O => Inst_Video_fifo_scr_full_INV_4_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y10",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  INV_Inst_MCP3204_fifo_wr_enCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_fifo_wr_enCLK
    );
  INV_Inst_MCP3204_sample_side_bufCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_sample_side_bufCLK
    );
  Inst_MCP3204_fifo_wr_en_Inst_MCP3204_fifo_wr_en_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1_0
    );
  Inst_MCP3204_fifo_wr_en_Inst_MCP3204_fifo_wr_en_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_side_buf_pack_1,
      O => Inst_MCP3204_sample_side_buf_6334
    );
  Inst_MCP3204_n0679_inv11 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"0080000000800000"
    )
    port map (
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd1_6413,
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR3 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR5 => '1',
      O => Inst_MCP3204_n0679_inv1
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd3_In11 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"7777FFFF"
    )
    port map (
      ADR1 => Inst_MCP3204_sample_state_buf_FSM_FFd5_6416,
      ADR4 => Inst_MCP3204_sample_state_buf_FSM_FFd4_6414,
      ADR2 => '1',
      ADR0 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      ADR3 => '1',
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_In1
    );
  Inst_MCP3204_fifo_wr_en : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_fifo_wr_en_CLK,
      I => Inst_MCP3204_fifo_wr_en_rstpot,
      O => Inst_MCP3204_fifo_wr_en_6419,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_n0679_inv21 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"00AA000000AA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Inst_MCP3204_sample_side_buf_6334,
      ADR3 => Inst_MCP3204_fifo_full,
      ADR4 => Inst_MCP3204_n0679_inv1,
      ADR5 => '1',
      O => Inst_MCP3204_fifo_wr_en_rstpot
    );
  Inst_MCP3204_sample_side_buf_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => X"77772222"
    )
    port map (
      ADR2 => '1',
      ADR1 => Inst_MCP3204_GND_8_o_sample_counter_10_equal_2_o,
      ADR0 => Inst_MCP3204_sample_side_buf_6334,
      ADR3 => '1',
      ADR4 => Inst_MCP3204_n0679_inv1,
      O => Inst_MCP3204_sample_side_buf_rstpot_3636
    );
  Inst_MCP3204_sample_side_buf : X_FF
    generic map(
      LOC => "SLICE_X3Y11",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_sample_side_buf_CLK,
      I => Inst_MCP3204_sample_side_buf_rstpot_3636,
      O => Inst_MCP3204_sample_side_buf_pack_1,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y13",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK
,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  INV_Inst_Video_video_data_top_18CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_18CLK
    );
  INV_Inst_Video_video_data_top_17CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_17CLK
    );
  INV_Inst_Video_video_data_top_16CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_16CLK
    );
  Inst_Video_video_data_top_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_18_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_18_IN,
      O => Inst_Video_video_data_top(18),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_17_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_17_IN,
      O => Inst_Video_video_data_top(17),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_top_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y15",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_top_16_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_top_16_IN,
      O => Inst_Video_video_data_top(16),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_36 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_36_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_36_IN,
      O => Inst_Video_video_data_final(36),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_35 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_35_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_35_IN,
      O => Inst_Video_video_data_final(35),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_video_data_final_34 : X_FF
    generic map(
      LOC => "SLICE_X3Y16",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_video_data_final_34_CLK,
      I => NlwBufferSignal_Inst_Video_video_data_final_34_IN,
      O => Inst_Video_video_data_final(34),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_3697,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_36_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_6_RD_PNTR_7_XOR_36_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_36_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_5_RD_PNTR_6_XOR_37_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR4 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_37_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_37_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_38_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_4_RD_PNTR_5_XOR_38_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_38_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_3_RD_PNTR_4_XOR_39_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"5555AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_39_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_39_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_40_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_2_RD_PNTR_3_XOR_40_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_40_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_3697
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_41_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_1_RD_PNTR_2_XOR_41_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"5A5A5A5A5A5A5A5A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_41_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_0_RD_PNTR_1_XOR_42_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_42_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y17",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_42_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '1'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_dpot_3719,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"4040BFBF4040BFBF"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => audio_fifo_rd_6341,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_dpot_3719
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_3725,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FF0AF500FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR2 => audio_fifo_rd_6341,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_3725
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_3732,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y18",
      INIT => X"FFFF0A00F5FF0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR2 => audio_fifo_rd_6341,
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_3732
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y19",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(3),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"8A00008A45000045"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(5),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o5_6480
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"8088202240441011"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o6_6481
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_8_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_81_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"6969969669699696"
    )
    port map (
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_8_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_91_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"96696996"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_9_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_9_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_10_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_101_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y22",
      INIT => X"6996966996696996"
    )
    port map (
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_10_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_rt_3795
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_rt_3795,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_rt_3801
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_rt_3801,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_rt_3806
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_rt_3806,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_rt_3811
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X3Y23",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_rt_3811,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_0_11_INV_0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y24",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19 : X_SFF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)
,
      O => video_fifo_data_25_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux111 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"FAFA5050DD88DD88"
    )
    port map (
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18 : X_SFF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)
,
      O => video_fifo_data_24_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux101 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"F0FFAACCF000AACC"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17 : X_SFF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)
,
      O => video_fifo_data_21_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux91 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"FFAAE4E45500E4E4"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16 : X_SFF
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)
,
      O => video_fifo_data_20_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y29",
      INIT => X"FFF0CACA0F00CACA"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)

    );
  INV_Inst_Video_fifo_scr_din_19CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_19CLK
    );
  INV_Inst_Video_fifo_scr_din_18CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_18CLK
    );
  INV_Inst_Video_fifo_scr_din_17CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_17CLK
    );
  INV_Inst_Video_fifo_scr_din_16CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_16CLK
    );
  Inst_Video_fifo_scr_din_19 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_19_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_19_IN,
      O => Inst_Video_fifo_scr_din(19),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_18 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_18_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_18_IN,
      O => Inst_Video_fifo_scr_din(18),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_17 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_17_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_17_IN,
      O => Inst_Video_fifo_scr_din(17),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_16 : X_FF
    generic map(
      LOC => "SLICE_X3Y30",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_16_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_16_IN,
      O => Inst_Video_fifo_scr_din(16),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3 : X_SFF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN,
      O => audio_fifo_data(3),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2 : X_SFF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN,
      O => audio_fifo_data(2),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1 : X_SFF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN,
      O => audio_fifo_data(1),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0 : X_SFF
    generic map(
      LOC => "SLICE_X3Y33",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN,
      O => audio_fifo_data(0),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19 : X_SFF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_IN,
      O => audio_fifo_data(19),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18 : X_SFF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_IN,
      O => audio_fifo_data(18),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17 : X_SFF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_IN,
      O => audio_fifo_data(17),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16 : X_SFF
    generic map(
      LOC => "SLICE_X3Y34",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_IN,
      O => audio_fifo_data(16),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_usb_fifo_din_1_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_1_BRB5_INV_usb_fifo_din_1_BRB5CLK
    );
  usb_fifo_din_1_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_1_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_1_3888,
      O => usb_fifo_din_1_BRB5_6313,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y35",
      INIT => X"FACF0ACFFAC00AC0"
    )
    port map (
      ADR3 => pump_index_FSM_FFd1_6304,
      ADR2 => pump_type_6305,
      ADR0 => audio_fifo_data(1),
      ADR4 => video_fifo_data_1_Q,
      ADR1 => video_fifo_data_17_Q,
      ADR5 => audio_fifo_data(17),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_1_3888
    );
  INV_Inst_Video_fifo_scr_din_35CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_35CLK
    );
  INV_Inst_Video_fifo_scr_din_34CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_34CLK
    );
  INV_Inst_Video_fifo_scr_din_33CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_33CLK
    );
  INV_Inst_Video_fifo_scr_din_32CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_32CLK
    );
  Inst_Video_fifo_scr_din_35 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_35_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_35_IN,
      O => Inst_Video_fifo_scr_din(35),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_34 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_34_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_34_IN,
      O => Inst_Video_fifo_scr_din(34),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_33 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_33_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_33_IN,
      O => Inst_Video_fifo_scr_din(33),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_scr_din_32 : X_FF
    generic map(
      LOC => "SLICE_X3Y36",
      INIT => '0'
    )
    port map (
      CE => vsync_IBUF_0,
      CLK => NlwBufferSignal_Inst_Video_fifo_scr_din_32_CLK,
      I => NlwBufferSignal_Inst_Video_fifo_scr_din_32_IN,
      O => Inst_Video_fifo_scr_din(32),
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_usb_fifo_din_5_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB5CLK
    );
  INV_usb_fifo_din_5_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB4CLK
    );
  INV_usb_fifo_din_5_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB3CLK
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => X"CFC0C5C0CAC0C0C0"
    )
    port map (
      ADR1 => usb_fifo_din_2_BRB5_6316,
      ADR5 => usb_fifo_din_2_BRB4_6681,
      ADR4 => usb_fifo_din_2_BRB3_6680,
      ADR3 => usb_fifo_din_2_BRB1_6678,
      ADR0 => usb_fifo_din_2_BRB2_6679,
      ADR2 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(2)
    );
  usb_fifo_din_5_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_5_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_5_1_3906,
      O => usb_fifo_din_5_BRB5_6928,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => X"FBCBF8C83B0B3808"
    )
    port map (
      ADR1 => pump_index_FSM_FFd1_6304,
      ADR2 => pump_type_6305,
      ADR0 => audio_fifo_data(5),
      ADR5 => video_fifo_data_5_Q,
      ADR3 => video_fifo_data_21_Q,
      ADR4 => audio_fifo_data(21),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_5_1_3906
    );
  usb_fifo_din_5_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_5_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_5_BRB4_IN,
      O => usb_fifo_din_5_BRB4_6929,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_5_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_5_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_5_BRB3_IN,
      O => usb_fifo_din_5_BRB3_6930,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_5_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y37",
      INIT => X"F3E2C0C0C0E2C0C0"
    )
    port map (
      ADR2 => usb_fifo_din_5_BRB5_6928,
      ADR0 => usb_fifo_din_5_BRB4_6929,
      ADR4 => usb_fifo_din_2_BRB1_6678,
      ADR5 => usb_fifo_din_5_BRB3_6930,
      ADR3 => usb_fifo_din_2_BRB2_6679,
      ADR1 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(5)
    );
  INV_usb_fifo_din_2_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB5CLK
    );
  INV_usb_fifo_din_2_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB4CLK
    );
  INV_usb_fifo_din_2_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB3CLK
    );
  INV_usb_fifo_din_2_BRB2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB2CLK
    );
  usb_fifo_din_2_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_2_1_3935,
      O => usb_fifo_din_2_BRB5_6316,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => X"EEFCEE3022FC2230"
    )
    port map (
      ADR3 => pump_index_FSM_FFd1_6304,
      ADR1 => pump_type_6305,
      ADR0 => audio_fifo_data(2),
      ADR5 => video_fifo_data_2_Q,
      ADR4 => video_fifo_data_18_Q,
      ADR2 => audio_fifo_data(18),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_2_1_3935
    );
  usb_fifo_din_2_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_2_BRB4_IN,
      O => usb_fifo_din_2_BRB4_6681,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_2_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_2_BRB3_IN,
      O => usb_fifo_din_2_BRB3_6680,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_2_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB2_CLK,
      I => NlwBufferSignal_usb_fifo_din_2_BRB2_IN,
      O => usb_fifo_din_2_BRB2_6679,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y38",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb : X_FF
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK,
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6931,
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o1 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y39",
      INIT => X"AAFF00AAAAFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6931,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      ADR5 => Inst_Video_fifo_scr_rd_en_6301,
      O => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => X"AAAAFFAAAAAAFFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      ADR4 => Inst_Video_fifo_scr_rd_en_6301,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => X"0FCF0F0F0FCF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6484,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      ADR3 => Inst_Video_fifo_scr_rd_en_6301,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y40",
      INIT => X"AFABAFAF"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6484,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6299,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6300,
      ADR3 => Inst_Video_fifo_scr_rd_en_6301,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31 : X_SFF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_IN,
      O => Inst_Video_fifo_scr_dout(31),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30 : X_SFF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_IN,
      O => Inst_Video_fifo_scr_dout(30),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29 : X_SFF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_IN,
      O => Inst_Video_fifo_scr_dout(29),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28 : X_SFF
    generic map(
      LOC => "SLICE_X3Y41",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_IN,
      O => Inst_Video_fifo_scr_dout(28),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_usb_fifo_din_1_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB3CLK
    );
  INV_usb_fifo_din_0_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB3CLK
    );
  INV_usb_fifo_din_1_BRB2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB2CLK
    );
  INV_usb_fifo_din_0_BRB2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB2CLK
    );
  usb_fifo_din_1_BRB3_usb_fifo_din_1_BRB3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB3_3992,
      O => usb_fifo_din_0_BRB3_0
    );
  usb_fifo_din_1_BRB3_usb_fifo_din_1_BRB3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB2_3999,
      O => usb_fifo_din_0_BRB2_0
    );
  usb_fifo_din_1_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_1_BRB3_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_3_3990,
      O => usb_fifo_din_1_BRB3_6788,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => video_fifo_empty,
      ADR4 => video_fifo_data_25_Q,
      ADR5 => '1',
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_3_3990
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_3 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => X"0F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => video_fifo_data_24_Q,
      ADR2 => video_fifo_empty,
      ADR4 => '1',
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_3_3991
    );
  usb_fifo_din_0_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB3_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_3_3991,
      O => usb_fifo_din_0_BRB3_3992,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_1_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_1_BRB2_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_2_3997,
      O => usb_fifo_din_1_BRB2_6787,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => X"F5A0F5A0F5A0F5A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => pump_type_6305,
      ADR2 => video_fifo_data_9_Q,
      ADR3 => audio_fifo_data_9_0,
      ADR5 => '1',
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_1_2_3997
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_2 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => X"DDDD8888"
    )
    port map (
      ADR1 => video_fifo_data_8_Q,
      ADR4 => audio_fifo_data_8_0,
      ADR0 => pump_type_6305,
      ADR3 => '1',
      ADR2 => '1',
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_2_3998
    );
  usb_fifo_din_0_BRB2 : X_FF
    generic map(
      LOC => "SLICE_X3Y42",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB2_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_0_2_3998,
      O => usb_fifo_din_0_BRB2_3999,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11 : X_SFF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)
,
      O => video_fifo_data_13_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => X"FB73EA62D951C840"
    )
    port map (
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10 : X_SFF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)
,
      O => video_fifo_data_12_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => X"FF0FF000CACACACA"
    )
    port map (
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_8_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_8_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9 : X_SFF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)
,
      O => video_fifo_data_11_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux201 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => X"FAFADD885050DD88"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_7_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_7_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8 : X_SFF
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)
,
      O => video_fifo_data_10_Q,
      SRST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux191 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y43",
      INIT => X"FAFAEE445050EE44"
    )
    port map (
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q
,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_ram_doutb_6_Q
,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_ram_doutb_6_Q
,
      ADR5 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)

    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27 : X_SFF
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_IN,
      O => Inst_Video_fifo_scr_dout(27),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26 : X_SFF
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_IN,
      O => Inst_Video_fifo_scr_dout(26),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25 : X_SFF
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_IN,
      O => Inst_Video_fifo_scr_dout(25),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24 : X_SFF
    generic map(
      LOC => "SLICE_X3Y44",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_IN,
      O => Inst_Video_fifo_scr_dout(24),
      SRST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_Mmux_ENOUT_0_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => X"0000000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(0)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1 : 
X_FF
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK
,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_IN
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1)
,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0 : 
X_FF
    generic map(
      LOC => "SLICE_X3Y45",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK
,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_IN
,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0)
,
      RST => GND,
      SET => GND
    );
  INV_Inst_Video_fifo_video_din_11CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_11CLK
    );
  INV_Inst_Video_fifo_video_din_10CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_10CLK
    );
  INV_Inst_Video_fifo_video_din_9CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_9CLK
    );
  INV_Inst_Video_fifo_video_din_8CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_8CLK
    );
  Inst_Video_fifo_video_din_11 : X_FF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_11_CLK,
      I => Inst_Video_fifo_video_din_11_dpot_4065,
      O => Inst_Video_fifo_video_din(11),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_11_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => X"FFFF0000F3C0F3C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR1 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(11),
      ADR2 => Inst_Video_fifo_scr_dout(11),
      ADR3 => Inst_Video_fifo_scr_dout(29),
      O => Inst_Video_fifo_video_din_11_dpot_4065
    );
  Inst_Video_fifo_video_din_10 : X_FF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_10_CLK,
      I => Inst_Video_fifo_video_din_10_dpot_4076,
      O => Inst_Video_fifo_video_din(10),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_10_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => X"FFFF0000AAF0AAF0"
    )
    port map (
      ADR1 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR3 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(10),
      ADR0 => Inst_Video_fifo_scr_dout(10),
      ADR2 => Inst_Video_fifo_scr_dout(28),
      O => Inst_Video_fifo_video_din_10_dpot_4076
    );
  Inst_Video_fifo_video_din_9 : X_FF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_9_CLK,
      I => Inst_Video_fifo_video_din_9_dpot_4083,
      O => Inst_Video_fifo_video_din(9),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_9_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => X"FFAA00AAFFCC00CC"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_Video_fifo_scr_empty,
      ADR5 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(9),
      ADR0 => Inst_Video_fifo_scr_dout(9),
      ADR1 => Inst_Video_fifo_scr_dout(27),
      O => Inst_Video_fifo_video_din_9_dpot_4083
    );
  Inst_Video_fifo_video_din_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_8_CLK,
      I => Inst_Video_fifo_video_din_8_dpot_4090,
      O => Inst_Video_fifo_video_din(8),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_8_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y46",
      INIT => X"FFFAF5F00F0A0500"
    )
    port map (
      ADR1 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR0 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(8),
      ADR4 => Inst_Video_fifo_scr_dout(8),
      ADR3 => Inst_Video_fifo_scr_dout(26),
      O => Inst_Video_fifo_video_din_8_dpot_4090
    );
  INV_Inst_Video_fifo_video_din_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_3CLK
    );
  INV_Inst_Video_fifo_video_din_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_2CLK
    );
  INV_Inst_Video_fifo_video_din_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_1CLK
    );
  INV_Inst_Video_fifo_video_din_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_0CLK
    );
  Inst_Video_fifo_video_din_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_3_CLK,
      I => Inst_Video_fifo_video_din_3_dpot_4096,
      O => Inst_Video_fifo_video_din(3),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_3_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => X"FEF4FEF40E040E04"
    )
    port map (
      ADR4 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR0 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(3),
      ADR3 => Inst_Video_fifo_scr_dout(3),
      ADR1 => Inst_Video_fifo_scr_dout(21),
      O => Inst_Video_fifo_video_din_3_dpot_4096
    );
  Inst_Video_fifo_video_din_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_2_CLK,
      I => Inst_Video_fifo_video_din_2_dpot_4107,
      O => Inst_Video_fifo_video_din(2),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_2_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => X"FFFF0000FA50FA50"
    )
    port map (
      ADR1 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR0 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(2),
      ADR3 => Inst_Video_fifo_scr_dout(2),
      ADR2 => Inst_Video_fifo_scr_dout(20),
      O => Inst_Video_fifo_video_din_2_dpot_4107
    );
  Inst_Video_fifo_video_din_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_1_CLK,
      I => Inst_Video_fifo_video_din_1_dpot_4114,
      O => Inst_Video_fifo_video_din(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_1_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => X"FBFB0B0BF8F80808"
    )
    port map (
      ADR3 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR1 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(1),
      ADR0 => Inst_Video_fifo_scr_dout(1),
      ADR5 => Inst_Video_fifo_scr_dout_19_0,
      O => Inst_Video_fifo_video_din_1_dpot_4114
    );
  Inst_Video_fifo_video_din_0 : X_FF
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_0_CLK,
      I => Inst_Video_fifo_video_din_0_dpot_4121,
      O => Inst_Video_fifo_video_din(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_0_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y47",
      INIT => X"FCFFFCF00C0F0C00"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR3 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(0),
      ADR1 => Inst_Video_fifo_scr_dout(0),
      ADR4 => Inst_Video_fifo_scr_dout_18_0,
      O => Inst_Video_fifo_video_din_0_dpot_4121
    );
  INV_Inst_Video_fifo_video_din_7CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_7CLK
    );
  INV_Inst_Video_fifo_video_din_6CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_6CLK
    );
  INV_Inst_Video_fifo_video_din_5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_5CLK
    );
  INV_Inst_Video_fifo_video_din_4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_4CLK
    );
  Inst_Video_fifo_video_din_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_7_CLK,
      I => Inst_Video_fifo_video_din_7_dpot_4127,
      O => Inst_Video_fifo_video_din(7),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_7_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => X"FF00FF00CCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR4 => Inst_Video_is_top_6080,
      ADR3 => Inst_Video_fifo_video_din(7),
      ADR1 => Inst_Video_fifo_scr_dout(7),
      ADR2 => Inst_Video_fifo_scr_dout(25),
      O => Inst_Video_fifo_video_din_7_dpot_4127
    );
  Inst_Video_fifo_video_din_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_6_CLK,
      I => Inst_Video_fifo_video_din_6_dpot_4138,
      O => Inst_Video_fifo_video_din(6),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_6_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => X"FFFF0000FA50FA50"
    )
    port map (
      ADR1 => '1',
      ADR5 => Inst_Video_fifo_scr_empty,
      ADR0 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(6),
      ADR3 => Inst_Video_fifo_scr_dout(6),
      ADR2 => Inst_Video_fifo_scr_dout(24),
      O => Inst_Video_fifo_video_din_6_dpot_4138
    );
  Inst_Video_fifo_video_din_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_5_CLK,
      I => Inst_Video_fifo_video_din_5_dpot_4145,
      O => Inst_Video_fifo_video_din(5),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_5_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => X"FFF000F0FFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_Video_fifo_scr_empty,
      ADR5 => Inst_Video_is_top_6080,
      ADR4 => Inst_Video_fifo_video_din(5),
      ADR2 => Inst_Video_fifo_scr_dout(5),
      ADR1 => Inst_Video_fifo_scr_dout(23),
      O => Inst_Video_fifo_video_din_5_dpot_4145
    );
  Inst_Video_fifo_video_din_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_fifo_video_full_fifo_scr_empty_AND_4_o1_cepot,
      CLK => NlwBufferSignal_Inst_Video_fifo_video_din_4_CLK,
      I => Inst_Video_fifo_video_din_4_dpot_4152,
      O => Inst_Video_fifo_video_din(4),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_Video_fifo_video_din_4_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X3Y48",
      INIT => X"FFFCF3F00F0C0300"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_Video_fifo_scr_empty,
      ADR1 => Inst_Video_is_top_6080,
      ADR5 => Inst_Video_fifo_video_din(4),
      ADR4 => Inst_Video_fifo_scr_dout(4),
      ADR3 => Inst_Video_fifo_scr_dout(22),
      O => Inst_Video_fifo_video_din_4_dpot_4152
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_12_o
,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_12_o1 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y50",
      INIT => X"CFCFFFFF8800AA00"
    )
    port map (
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0,
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_12_o
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12 : X_FF
    generic map(
      LOC => "SLICE_X3Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11 : X_FF
    generic map(
      LOC => "SLICE_X3Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10 : X_FF
    generic map(
      LOC => "SLICE_X3Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X3Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_Mmux_ENOUT_2_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X3Y54",
      INIT => X"00CC000000CC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X3Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X3Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X3Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X3Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X3Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X3Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X3Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X3Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_pack_8,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"C300410000C30041"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(5),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(1),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(7),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o16_6636
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"9000009009000009"
    )
    port map (
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o17_6638
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_17_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_171_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_17_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_181_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"96696996"
    )
    port map (
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_18_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_18_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_pack_8,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_19_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_191_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y6",
      INIT => X"6996966996696996"
    )
    port map (
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_19_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o15_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"8040080420100201"
    )
    port map (
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      O => Inst_Video_Inst_scr_fifo_N8
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"8008C00C20023003"
    )
    port map (
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o11
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_237_o_MUX_54_o,
      O => Inst_Video_fifo_scr_full,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"FFF0FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o16_6636,
      ADR4 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o15_6637,
      ADR2 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o17_6638,
      ADR3 => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o14_6932,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_237_o_MUX_54_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6635,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y7",
      INIT => X"0000000008800000"
    )
    port map (
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o13,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6635,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o11,
      ADR4 => Inst_Video_Inst_scr_fifo_N8,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o14_6932
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"8040884420102211"
    )
    port map (
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(6),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o15_6637
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y8",
      INIT => X"00FF00FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => Inst_Video_fifo_scr_wr_en_6330,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6635,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_8_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_8_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"F3FFF3FF0C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR2 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11_6936
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_8_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_7_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_7_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"BBBB4444BBBB4444"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR0 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11_6936
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_7_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_6_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR3 => '1',
      ADR5 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11_6936
,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_6_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_111 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_6_11_6936

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"3030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_MCP3204_fifo_wr_en_6419,
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6420,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y16"
    )
    port map (
      CI => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1,
      DI(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => 
NLW_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"F00FF00FF00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_c1_v1(4)
    );
  Inst_MCP3204_Inst_adc_buffer_N1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_MCP3204_Inst_adc_buffer_N1_15_A5LUT_O_UNCONNECTED
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_pack_11,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"7FFFFFFF80000000"
    )
    port map (
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_5_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"3FFFC0003FFFC000"
    )
    port map (
      ADR0 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"6AAAAAAA"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_4_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_4_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_pack_11,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_1_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_7_GND_227_o_add_0_OUT_xor_1_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR3 => '1',
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_1_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => '1'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_7_GND_227_o_add_0_OUT_xor_0_11_INV_0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y21",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR4 => '1',
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"8000200000000000"
    )
    port map (
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o3_6478,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o1_6473,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o2_6937,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o4_6938
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6484,
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"FFFFFFFF28000000"
    )
    port map (
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o5_6480,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o6_6481,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o7_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o4_6938,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y22",
      INIT => X"D0000D0000D0000D"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(5),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o2_6937
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK,
      I => '0',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X4Y29",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23 : X_SFF
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN,
      O => audio_fifo_data(23),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22 : X_SFF
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN,
      O => audio_fifo_data(22),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21 : X_SFF
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN,
      O => audio_fifo_data(21),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20 : X_SFF
    generic map(
      LOC => "SLICE_X4Y36",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN,
      O => audio_fifo_data(20),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y37",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv
    );
  INV_usb_fifo_din_4_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB5CLK
    );
  INV_usb_fifo_din_4_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB4CLK
    );
  INV_usb_fifo_din_4_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB3CLK
    );
  usb_fifo_din_4_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_4_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_4_1_4404,
      O => usb_fifo_din_4_BRB5_6939,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR4 => pump_index_FSM_FFd1_6304,
      ADR5 => pump_type_6305,
      ADR3 => audio_fifo_data(4),
      ADR2 => video_fifo_data_4_Q,
      ADR0 => video_fifo_data_20_Q,
      ADR1 => audio_fifo_data(20),
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_4_1_4404
    );
  usb_fifo_din_4_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_4_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_4_BRB4_IN,
      O => usb_fifo_din_4_BRB4_6940,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_4_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_4_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_4_BRB3_IN,
      O => usb_fifo_din_4_BRB3_6941,
      RST => GND,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_4_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y38",
      INIT => X"FF00FF00E4E40000"
    )
    port map (
      ADR3 => usb_fifo_din_4_BRB5_6939,
      ADR1 => usb_fifo_din_4_BRB4_6940,
      ADR4 => usb_fifo_din_2_BRB1_6678,
      ADR2 => usb_fifo_din_4_BRB3_6941,
      ADR0 => usb_fifo_din_2_BRB2_6679,
      ADR5 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(4)
    );
  INV_usb_fifo_din_6_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_6_BRB5_INV_usb_fifo_din_6_BRB5CLK
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_7_2 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"23FF230020FF2000"
    )
    port map (
      ADR4 => usb_fifo_din_7_BRB5_6328,
      ADR0 => usb_fifo_din_7_BRB4_6685,
      ADR5 => usb_fifo_din_7_BRB3_6684,
      ADR2 => usb_fifo_din_0_BRB1_6666,
      ADR1 => usb_fifo_din_2_BRB2_6679,
      ADR3 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(7)
    );
  usb_fifo_din_6_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_6_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_6_1_4420,
      O => usb_fifo_din_6_BRB5_6326,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y39",
      INIT => X"05AF050500AA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR5 => audio_fifo_empty,
      ADR2 => video_fifo_empty,
      ADR4 => audio_fifo_data(14),
      ADR3 => pump_type_6305,
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_6_1_4420
    );
  INV_usb_fifo_din_2_BRB1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB1CLK
    );
  INV_usb_fifo_din_2_BRB0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB0CLK
    );
  usb_fifo_din_2_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB1_CLK,
      I => NlwBufferSignal_usb_fifo_din_2_BRB1_IN,
      O => usb_fifo_din_2_BRB1_6678,
      RST => reset_IBUF_0,
      SET => GND
    );
  usb_fifo_din_2_BRB0 : X_FF
    generic map(
      LOC => "SLICE_X4Y40",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_2_BRB0_CLK,
      I => NlwBufferSignal_usb_fifo_din_2_BRB0_IN,
      O => usb_fifo_din_2_BRB0_6677,
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_usb_fifo_din_0_BRB0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_0_BRB0_INV_usb_fifo_din_0_BRB0CLK
    );
  usb_fifo_din_0_BRB0 : X_FF
    generic map(
      LOC => "SLICE_X4Y41",
      INIT => '1'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB0_CLK,
      I => NlwBufferSignal_usb_fifo_din_0_BRB0_IN,
      O => usb_fifo_din_0_BRB0_6665,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_12_GND_299_o_add_0_OUT_lut_0_INV_0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y43",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i : X_FF
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK,
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_14_o,
      O => video_fifo_empty,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_14_o1 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y47",
      INIT => X"F0FFF0F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6491,
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      ADR4 => video_fifo_rd_0,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_14_o
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_5,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_Mmux_ENOUT_3_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(3)

    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"FF00FF00FFFFFF5F"
    )
    port map (
      ADR1 => '1',
      ADR4 => video_fifo_rd_0,
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_6434,
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"0FAF0F0F0FAF0F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      ADR3 => video_fifo_rd_0,
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => X"FFFF00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      ADR3 => video_fifo_rd_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X4Y49",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0),
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_5,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y51",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_CLK,
      I => '0',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_6434,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X4Y57",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6445,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"0F000F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6445,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6444,
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y57",
      INIT => X"33003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6449,
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6445,
      ADR4 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X4Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6449,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X4Y58",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6444,
      RST => GND,
      SET => GND
    );
  INV_Inst_MCP3204_spi_clock_buf_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_clock_buf_1_INV_Inst_MCP3204_spi_clock_buf_1CLK
    );
  Inst_MCP3204_spi_clock_buf_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y2",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_IN,
      O => Inst_MCP3204_spi_clock_buf_1_6472,
      SET => GND,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(5),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_15_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_15_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_15_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_16_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"C33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_16_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_16_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_20_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_201_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"6996966996696996"
    )
    port map (
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_15_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_20_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_211_xo_0_SW0 : 
X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"0FF0F00F0FF0F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0,
      O => Inst_Video_Inst_scr_fifo_N01
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_21_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_211_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y6",
      INIT => X"9669699669969669"
    )
    port map (
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0,
      ADR4 => Inst_Video_Inst_scr_fifo_N01,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_7_reduce_xor_21_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_rt_4523
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_rt_4523,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_rt_4529
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_rt_4529,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_rt_4534
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_rt_4534,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_rt_4539
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X5Y7",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_rt_4539,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK,
      I => '0',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y8",
      INIT => X"C0F00C0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => Inst_Video_fifo_scr_wr_en_6330,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_237_o_MUX_54_o13
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_pack_11,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_pack_9,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_5_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_5_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"DFFF2000FFFF0000"
    )
    port map (
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_5_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_4_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_4_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"F0F078F0F0F078F0"
    )
    port map (
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR5 => '1',
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_4_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_3_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"CCCC66CC"
    )
    port map (
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR2 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_3_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_3_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_pack_11,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_2_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_2_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"FF3300CCFF3300CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR5 => '1',
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_2_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gcc0_gc0_count_8_GND_208_o_add_0_OUT_xor_1_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => X"CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_1_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y14",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_GND_208_o_add_0_OUT_1_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_pack_9,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y15",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6420,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"0000FFA0FF00FFA0"
    )
    port map (
      ADR1 => '1',
      ADR2 => Inst_MCP3204_fifo_wr_en_6419,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6420,
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0,
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i : X_FF
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN,
      O => Inst_MCP3204_fifo_full,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y16",
      INIT => X"5500555555555555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => audio_fifo_rd_6341,
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt : X_LUT5
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_4617
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_rt_4617,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1(0),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_wr_pntr_0_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y17",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      ADR4 => '1',
      ADR3 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_2,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_6_o,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_6_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"DFDFDFDFCF000000"
    )
    port map (
      ADR2 => Inst_MCP3204_fifo_wr_en_6419,
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6420,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp0_0,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_comp1_0,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_going_empty_leaving_empty_OR_6_o
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"55DD555555DD5555"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR3 => audio_fifo_rd_6341,
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => X"FFFF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR3 => audio_fifo_rd_6341,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X5Y18",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_2,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_pack_10,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2)
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o3_6478
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"33FFFFFF33FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_bdd0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_7_GND_227_o_add_0_OUT_xor_2_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"33CCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_2_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_2_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_pack_10,
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_7_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"FF7F0080FFFF0000"
    )
    port map (
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_bdd0
,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_7_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_6_Q,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y20",
      INIT => X"DDFFFFFF22000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_3_bdd0
,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_GND_227_o_add_0_OUT_6_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y21",
      INIT => X"C0300C0340100401"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o1_6473
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_N2_pack_9,
      O => Inst_Video_Inst_scr_fifo_N2
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_6_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_6_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_6_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_11_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_111_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"6996966996696996"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_6_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_11_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_7_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(5),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_7_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"CC3333CCCC3333CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_7_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_121_xo_0_SW0 : 
X_LUT5
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"55AAAA55"
    )
    port map (
      ADR1 => '1',
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_0,
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      ADR2 => '1',
      O => Inst_Video_Inst_scr_fifo_N2_pack_9
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_12_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      RST => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_121_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X5Y22",
      INIT => X"9669699669969669"
    )
    port map (
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR5 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_0,
      ADR2 => Inst_Video_Inst_scr_fifo_N2,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_7_reduce_xor_12_o
    );
  INV_usb_fifo_din_6_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB4CLK
    );
  INV_usb_fifo_din_6_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB3CLK
    );
  usb_fifo_din_6_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X5Y36",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_6_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_6_BRB4_IN,
      O => usb_fifo_din_6_BRB4_6683,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_6_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X5Y36",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_6_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_6_BRB3_IN,
      O => usb_fifo_din_6_BRB3_6682,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15 : X_SFF
    generic map(
      LOC => "SLICE_X5Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN,
      O => audio_fifo_data(15),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14 : X_SFF
    generic map(
      LOC => "SLICE_X5Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN,
      O => audio_fifo_data(14),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13 : X_SFF
    generic map(
      LOC => "SLICE_X5Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN,
      O => audio_fifo_data(13),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12 : X_SFF
    generic map(
      LOC => "SLICE_X5Y37",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN,
      O => audio_fifo_data(12),
      SRST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  INV_usb_fifo_din_7_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB4CLK
    );
  INV_usb_fifo_din_7_BRB3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB3CLK
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_6_2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y39",
      INIT => X"0CFF0C000AFF0A00"
    )
    port map (
      ADR4 => usb_fifo_din_6_BRB5_6326,
      ADR1 => usb_fifo_din_6_BRB4_6683,
      ADR0 => usb_fifo_din_6_BRB3_6682,
      ADR5 => usb_fifo_din_0_BRB1_6666,
      ADR2 => usb_fifo_din_2_BRB2_6679,
      ADR3 => usb_fifo_din_2_BRB0_6677,
      O => usb_fifo_din(6)
    );
  usb_fifo_din_7_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X5Y39",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_7_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_7_BRB4_IN,
      O => usb_fifo_din_7_BRB4_6685,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_7_BRB3 : X_FF
    generic map(
      LOC => "SLICE_X5Y39",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_7_BRB3_CLK,
      I => NlwBufferSignal_usb_fifo_din_7_BRB3_IN,
      O => usb_fifo_din_7_BRB3_6684,
      RST => GND,
      SET => GND
    );
  INV_pump_typeCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_type_INV_pump_typeCLK
    );
  INV_audio_fifo_rdCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_type_INV_audio_fifo_rdCLK
    );
  INV_video_fifo_rdCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_type_INV_video_fifo_rdCLK
    );
  pump_type_pump_type_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => video_fifo_rd_4760,
      O => video_fifo_rd_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"F0F0F0F0FDFDFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6421,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR1 => audio_fifo_rd_6341,
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_RAM_REGOUT_EN1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"F5F50000F5F50000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => audio_fifo_rd_6341,
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en
    );
  pump_type : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_pump_type_CLK,
      I => pump_type_rstpot_4750,
      O => pump_type_6305,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_type_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"FFFE0000FFFE0010"
    )
    port map (
      ADR3 => usb_fifo_full_0,
      ADR0 => pump_index_FSM_FFd2_6385,
      ADR1 => pump_index_FSM_FFd1_6304,
      ADR4 => pump_type_6305,
      ADR2 => audio_fifo_empty,
      ADR5 => video_fifo_empty,
      O => pump_type_rstpot_4750
    );
  audio_fifo_rd : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_audio_fifo_rd_CLK,
      I => GND_3_o_pump_index_1_MUX_263_o,
      O => audio_fifo_rd_6341,
      RST => reset_IBUF_0,
      SET => GND
    );
  GND_3_o_pump_index_1_MUX_263_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"0400040004000400"
    )
    port map (
      ADR4 => '1',
      ADR0 => pump_type_6305,
      ADR2 => usb_fifo_full_0,
      ADR3 => pump_index_FSM_FFd1_6304,
      ADR1 => pump_index_FSM_FFd2_6385,
      ADR5 => '1',
      O => GND_3_o_pump_index_1_MUX_263_o
    );
  GND_3_o_pump_index_1_MUX_262_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => X"08000800"
    )
    port map (
      ADR4 => '1',
      ADR0 => pump_type_6305,
      ADR2 => usb_fifo_full_0,
      ADR3 => pump_index_FSM_FFd1_6304,
      ADR1 => pump_index_FSM_FFd2_6385,
      O => GND_3_o_pump_index_1_MUX_262_o
    );
  video_fifo_rd : X_FF
    generic map(
      LOC => "SLICE_X5Y40",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_video_fifo_rd_CLK,
      I => GND_3_o_pump_index_1_MUX_262_o,
      O => video_fifo_rd_4760,
      RST => reset_IBUF_0,
      SET => GND
    );
  INV_usb_fifo_din_0_BRB4CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB4CLK
    );
  INV_usb_fifo_din_0_BRB1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB1CLK
    );
  usb_fifo_din_0_BRB4 : X_FF
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB4_CLK,
      I => NlwBufferSignal_usb_fifo_din_0_BRB4_IN,
      O => usb_fifo_din_0_BRB4_6667,
      RST => GND,
      SET => GND
    );
  usb_fifo_din_0_BRB1 : X_FF
    generic map(
      LOC => "SLICE_X5Y41",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_0_BRB1_CLK,
      I => NlwBufferSignal_usb_fifo_din_0_BRB1_IN,
      O => usb_fifo_din_0_BRB1_6666,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb : X_FF
    generic map(
      LOC => "SLICE_X5Y47",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6491,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => X"5555555555555555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => X"33330000FFFFAA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp1_0,
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_comp0_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i : X_FF
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN,
      O => Inst_Video_fifo_video_full,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y50",
      INIT => X"00000000FF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => video_fifo_rd_0,
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_6424,
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6435,
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6436,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X5Y51",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X5Y54",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X5Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X5Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X5Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X5Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK,
      I => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  INV_Inst_MCP3204_spi_clock_counter_2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_INV_Inst_MCP3204_spi_clock_counter_2CLK
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_counter_2_pack_2,
      O => Inst_MCP3204_spi_clock_counter(2)
    );
  Inst_MCP3204_sample_state_buf_FSM_FFd3_In21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"FFFFFFFEFFFFFFFE"
    )
    port map (
      ADR3 => Inst_MCP3204_sample_idle_6332,
      ADR1 => Inst_MCP3204_spi_clock_counter(3),
      ADR0 => Inst_MCP3204_spi_clock_counter(1),
      ADR4 => Inst_MCP3204_spi_clock_counter(2),
      ADR2 => Inst_MCP3204_spi_clock_counter(0),
      ADR5 => '1',
      O => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409
    );
  Inst_MCP3204_Mcount_spi_clock_counter_xor_2_11 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"FAFA0505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Inst_MCP3204_spi_clock_counter(1),
      ADR4 => Inst_MCP3204_spi_clock_counter(2),
      ADR2 => Inst_MCP3204_spi_clock_counter(0),
      O => Inst_MCP3204_Mcount_spi_clock_counter2
    );
  Inst_MCP3204_spi_clock_counter_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_sample_idle_inv,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_2_CLK,
      I => Inst_MCP3204_Mcount_spi_clock_counter2,
      O => Inst_MCP3204_spi_clock_counter_2_pack_2,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_spi_clock_buf_rstpot : X_LUT6
    generic map(
      LOC => "SLICE_X6Y2",
      INIT => X"CCCCCCCCCCCCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Inst_MCP3204_spi_clock_buf_1_6472,
      ADR4 => reset_IBUF_0,
      ADR5 => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_6409,
      ADR2 => Inst_MCP3204_sample_state_buf_FSM_FFd6_6417,
      O => Inst_MCP3204_spi_clock_buf_rstpot_6042
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6778,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y5",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6770,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK,
      I => '0',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  INV_Inst_Video_is_vsyncCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => Inst_Video_is_vsync_INV_Inst_Video_is_vsyncCLK
    );
  Inst_Video_is_vsync : X_FF
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_is_vsync_CLK,
      I => '0',
      O => Inst_Video_is_vsync_6627,
      SET => Inst_Video_i_vsync_reset_OR_1_o_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y24",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X6Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6450,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X6Y30",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6446,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y30"
    )
    port map (
      CI => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1,
      DI(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(4)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(8),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(9),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_c1_v1(4)
    );
  Inst_usb_buffer_N1_21_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X6Y30",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_21_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y30",
      INIT => X"FF0FFF0FFF05FF0F"
    )
    port map (
      ADR1 => '1',
      ADR5 => usb_fifo_rd_en,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(5),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9 : X_FF
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_8 : X_FF
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_6_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_6_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_6_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_7_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_7_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"A5A55A5AA5A55A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_7_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_91_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"96696996"
    )
    port map (
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_9_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_9_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_10_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_101_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y32",
      INIT => X"6996966996696996"
    )
    port map (
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_10_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_111_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      O => Inst_usb_buffer_N10
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_11_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(3),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_111_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"6996966996696996"
    )
    port map (
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR5 => Inst_usb_buffer_N10,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_11_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_121_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"0FF00FF0F00FF00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      O => Inst_usb_buffer_N12
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_12_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_121_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y33",
      INIT => X"9669699669969669"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      ADR4 => Inst_usb_buffer_N12,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_12_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_4942
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_3_rt_4942,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_4948
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_2_rt_4948,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_4953
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_1_rt_4953,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_Q,
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_4958
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y34",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_0_rt_4958,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y37",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_3_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_6_WR_PNTR_7_XOR_3_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_6_WR_PNTR_7_XOR_3_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_5_WR_PNTR_6_XOR_4_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_4_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_5_WR_PNTR_6_XOR_4_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_5_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_4_WR_PNTR_5_XOR_5_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_4_WR_PNTR_5_XOR_5_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_3_WR_PNTR_4_XOR_6_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_6_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_3_WR_PNTR_4_XOR_6_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_7_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_2_WR_PNTR_3_XOR_7_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_2_WR_PNTR_3_XOR_7_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_9_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_0_WR_PNTR_1_XOR_9_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"3C3C3C3C3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_0_WR_PNTR_1_XOR_9_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_1_WR_PNTR_2_XOR_8_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => X"A5A5A5A5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_8_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y38",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_1_WR_PNTR_2_XOR_8_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  INV_usb_fifo_din_7_BRB5CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => usb_fifo_din_7_BRB5_INV_usb_fifo_din_7_BRB5CLK
    );
  usb_fifo_din_7_BRB5 : X_FF
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => '0'
    )
    port map (
      CE => usb_fifo_full_inv,
      CLK => NlwBufferSignal_usb_fifo_din_7_BRB5_CLK,
      I => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_7_1_5005,
      O => usb_fifo_din_7_BRB5_6328,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_1_video_fifo_data_7_wide_mux_11_OUT_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y39",
      INIT => X"2727050577775555"
    )
    port map (
      ADR3 => '1',
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR5 => audio_fifo_empty,
      ADR2 => video_fifo_empty,
      ADR4 => audio_fifo_data(15),
      ADR1 => pump_type_6305,
      O => pump_index_1_video_fifo_data_7_wide_mux_11_OUT_7_1_5005
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb : X_FF
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK,
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6959,
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o1 : 
X_LUT6
    generic map(
      LOC => "SLICE_X6Y40",
      INIT => X"FF00FFF00000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6343,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6959,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6342,
      ADR2 => audio_fifo_rd_6341,
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_9_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_9_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_0
    );
  usb_fifo_full_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => usb_fifo_full_0,
      O => usb_fifo_full_inv
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9 : X_FF
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7 : X_FF
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_7_WR_PNTR_8_XOR_2_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_7_WR_PNTR_8_XOR_2_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(8),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_7_WR_PNTR_8_XOR_2_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_WR_PNTR_8_WR_PNTR_9_XOR_1_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => X"33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(9),
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(8),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_8_WR_PNTR_9_XOR_1_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_8 : X_FF
    generic map(
      LOC => "SLICE_X6Y42",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_WR_PNTR_8_WR_PNTR_9_XOR_1_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X6Y54",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK,
      I => '0',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y56",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6773,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6773,
      ADR0 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6772,
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y56",
      INIT => X"33330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6779,
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6773,
      ADR3 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6779,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X6Y57",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6772,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y57",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1
    );
  INV_Inst_MCP3204_spi_clock_counter_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_1CLK
    );
  INV_Inst_MCP3204_spi_clock_counter_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_0CLK
    );
  INV_Inst_MCP3204_spi_clock_counter_3CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_3CLK
    );
  Inst_MCP3204_spi_clock_counter_1_Inst_MCP3204_spi_clock_counter_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_counter_3_pack_3,
      O => Inst_MCP3204_spi_clock_counter(3)
    );
  Inst_MCP3204_sample_idle_inv1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Inst_MCP3204_sample_idle_6332,
      O => Inst_MCP3204_sample_idle_inv
    );
  Inst_MCP3204_spi_clock_counter_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_sample_idle_inv,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_1_CLK,
      I => Inst_MCP3204_Mcount_spi_clock_counter1,
      O => Inst_MCP3204_spi_clock_counter(1),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_spi_clock_counter_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => X"AAAA5555AAAA5555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_MCP3204_spi_clock_counter(1),
      ADR3 => '1',
      ADR0 => Inst_MCP3204_spi_clock_counter(0),
      O => Inst_MCP3204_Mcount_spi_clock_counter1
    );
  Inst_MCP3204_spi_clock_counter_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_sample_idle_inv,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_0_CLK,
      I => Inst_MCP3204_Mcount_spi_clock_counter,
      O => Inst_MCP3204_spi_clock_counter(0),
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Mcount_spi_clock_counter_xor_0_11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => X"0000FFEE0000FFEE"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_MCP3204_spi_clock_counter(1),
      ADR3 => Inst_MCP3204_spi_clock_counter(2),
      ADR4 => Inst_MCP3204_spi_clock_counter(0),
      ADR1 => Inst_MCP3204_spi_clock_counter(3),
      ADR5 => '1',
      O => Inst_MCP3204_Mcount_spi_clock_counter
    );
  Inst_MCP3204_Mcount_spi_clock_counter31 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => X"CCCCCC99"
    )
    port map (
      ADR2 => '1',
      ADR0 => Inst_MCP3204_spi_clock_counter(1),
      ADR3 => Inst_MCP3204_spi_clock_counter(2),
      ADR4 => Inst_MCP3204_spi_clock_counter(0),
      ADR1 => Inst_MCP3204_spi_clock_counter(3),
      O => Inst_MCP3204_Mcount_spi_clock_counter3
    );
  Inst_MCP3204_spi_clock_counter_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y2",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_sample_idle_inv,
      CLK => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_3_CLK,
      I => Inst_MCP3204_Mcount_spi_clock_counter3,
      O => Inst_MCP3204_spi_clock_counter_3_pack_3,
      RST => reset_IBUF_0,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y5",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6771,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6771,
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6770,
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => X"33003300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6778,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6771,
      ADR4 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  write_state_1_write_state_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_i_vsync_reset_OR_1_o,
      O => Inst_Video_i_vsync_reset_OR_1_o_0
    );
  write_state_1_write_state_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => write_state_2_pack_2,
      O => write_state_2_6851
    );
  Q_n00971 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => reset_IBUF_0,
      ADR4 => leds_2_OBUF_0,
      ADR5 => '1',
      O => Q_n0097
    );
  Inst_Video_i_vsync_reset_OR_1_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"AFAFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => vsync_IBUF_0,
      ADR0 => reset_IBUF_0,
      ADR4 => '1',
      O => Inst_Video_i_vsync_reset_OR_1_o
    );
  write_state_1 : X_SFF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_write_state_1_CLK,
      I => write_state_1_glue_set_5097,
      O => write_state_1_6852,
      SRST => Q_n0097,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  write_state_1_glue_set : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => write_state_1_6852,
      ADR3 => reset_IBUF_0,
      ADR5 => '1',
      O => write_state_1_glue_set_5097
    );
  write_state_2_glue_set : X_LUT5
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"CCFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => write_state_2_6851,
      ADR4 => write_state_1_6852,
      ADR3 => reset_IBUF_0,
      O => write_state_2_glue_set_5098
    );
  write_state_2 : X_SFF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_write_state_2_CLK,
      I => write_state_2_glue_set_5098,
      O => write_state_2_pack_2,
      SRST => Q_n0097,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_8_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_8_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFFF000077778888"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR5 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11_6961
,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_8_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_7_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_7_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FF0F00F0FF0F00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR3 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11_6961
,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_7_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_111 : 
X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      O => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11_6961

    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_6_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X7Y17",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR3 => '1',
      ADR4 => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_6_11_6961
,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_6_Q
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X7Y29",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6447,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6447,
      ADR1 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6446,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y29",
      INIT => X"0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6450,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6447,
      ADR3 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i : X_FF
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y24",
      INIT => X"FFFFFFFF40444444"
    )
    port map (
      ADR2 => usb_fifo_rd_en,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp1_0,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_comp0_comp1_OR_6_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_8_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_81_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => X"5AA5A55A5AA5A55A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_8_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1 : X_FF
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_13_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(1),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_131_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => X"6996966996696996"
    )
    port map (
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_8_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_13_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_141_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => X"3CC3C33CC33C3CC3"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_N2
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_14_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin(0),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_141_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X7Y33",
      INIT => X"9669699669969669"
    )
    port map (
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_0,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_0,
      ADR4 => Inst_usb_buffer_N2,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_asreg_last_9_reduce_xor_14_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y35",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  INV_pump_index_FSM_FFd2CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_index_FSM_FFd2_INV_pump_index_FSM_FFd2CLK
    );
  INV_usb_fifo_wr_enCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_index_FSM_FFd2_INV_usb_fifo_wr_enCLK
    );
  INV_pump_index_FSM_FFd1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => pump_index_FSM_FFd2_INV_pump_index_FSM_FFd1CLK
    );
  pump_index_FSM_FFd2_pump_index_FSM_FFd2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_wr_en_5198,
      O => usb_fifo_wr_en_0
    );
  pump_index_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_pump_index_FSM_FFd2_CLK,
      I => pump_index_FSM_FFd2_In,
      O => pump_index_FSM_FFd2_6385,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_FSM_FFd2_In11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => X"FF0000BFFF0000BF"
    )
    port map (
      ADR3 => usb_fifo_full_0,
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR2 => video_fifo_empty,
      ADR4 => pump_index_FSM_FFd2_6385,
      ADR1 => audio_fifo_empty,
      ADR5 => '1',
      O => pump_index_FSM_FFd2_In
    );
  GND_3_o_pump_index_1_MUX_265_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => X"00FF00BF"
    )
    port map (
      ADR3 => usb_fifo_full_0,
      ADR0 => pump_index_FSM_FFd1_6304,
      ADR2 => video_fifo_empty,
      ADR4 => pump_index_FSM_FFd2_6385,
      ADR1 => audio_fifo_empty,
      O => GND_3_o_pump_index_1_MUX_265_o
    );
  usb_fifo_wr_en : X_FF
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_usb_fifo_wr_en_CLK,
      I => GND_3_o_pump_index_1_MUX_265_o,
      O => usb_fifo_wr_en_5198,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_pump_index_FSM_FFd1_CLK,
      I => pump_index_FSM_FFd1_In,
      O => pump_index_FSM_FFd1_6304,
      RST => reset_IBUF_0,
      SET => GND
    );
  pump_index_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y39",
      INIT => X"FF55FF5500AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => pump_index_FSM_FFd1_6304,
      ADR3 => usb_fifo_full_0,
      ADR0 => pump_index_FSM_FFd2_6385,
      O => pump_index_FSM_FFd1_In
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i : X_FF
    generic map(
      LOC => "SLICE_X7Y40",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN,
      O => audio_fifo_empty,
      SET => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X7Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9 : X_FF
    generic map(
      LOC => "SLICE_X7Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8 : X_FF
    generic map(
      LOC => "SLICE_X7Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y46",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y47",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_full,
      O => usb_fifo_full_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => X"5555555555555555"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i : X_FF
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_Mmux_comp1_GND_181_o_MUX_27_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => X"AAFAAAAAAAFAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => usb_fifo_wr_en_0,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp2_0,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o_rt : X_LUT5
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o_rt_5243
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i : X_FF
    generic map(
      LOC => "SLICE_X7Y48",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_181_o_MUX_27_o_rt_5243,
      O => usb_fifo_full,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y49",
      INIT => X"00000000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => usb_fifo_wr_en_0,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_5260,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => '1'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_dpot_5259,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR2 => usb_fifo_wr_en_0,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_dpot_5259
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y50",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_6624,
      ADR3 => '1',
      ADR2 => usb_fifo_wr_en_0,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_5260
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_pack_1,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(12)
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y57",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_6423,
      ADR5 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i11
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_dpot : X_LUT5
    generic map(
      LOC => "SLICE_X7Y57",
      INIT => X"F0CCF0CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_12_0,
      ADR1 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(12),
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR4 => '1',
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_dpot_5268
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12 : X_FF
    generic map(
      LOC => "SLICE_X7Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_dpot_5268,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_pack_1,
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X8Y8",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6775,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6775,
      ADR0 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6774,
      ADR5 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y8",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6780,
      ADR4 => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6775,
      ADR2 => '1',
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK,
      I => '0',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK,
      I => '0',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y22",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK,
      I => '0',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(0),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_empty,
      O => usb_fifo_empty_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6966,
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"A0F8A0F8A0F8A0F8"
    )
    port map (
      ADR4 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_6966,
      ADR1 => usb_fifo_rd_en,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o_rt : X_LUT5
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o_rt_5296
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i : X_FF
    generic map(
      LOC => "SLICE_X8Y23",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK,
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o_rt_5296,
      O => usb_fifo_empty,
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X8Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6448,
      RST => GND,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X8Y25",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6442,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_6_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y27",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR3 => '1',
      ADR4 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_6_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_1,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"0FCF0F0F0FCF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR3 => usb_fifo_rd_en,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_In
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_In1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => X"FFFF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR3 => usb_fifo_rd_en,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X9Y28",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_next_fwft_state(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_pack_1,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y29",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_dpot_5351,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFFFAFFF0000A000"
    )
    port map (
      ADR1 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      ADR4 => usb_fifo_rd_en,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_dpot_5351
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_5358,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"FFAF00A0FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR3 => usb_fifo_rd_en,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_dpot_5358
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_5341,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X8Y30",
      INIT => X"CCCCCCCCFCCC0CCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR5 => usb_fifo_rd_en,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_dpot_5341
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_57_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_6_RD_PNTR_7_XOR_57_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_6_RD_PNTR_7_XOR_57_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_58_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_5_RD_PNTR_6_XOR_58_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_5_RD_PNTR_6_XOR_58_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_4_RD_PNTR_5_XOR_59_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"3C3C3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_59_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_4_RD_PNTR_5_XOR_59_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_60_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_3_RD_PNTR_4_XOR_60_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_3_RD_PNTR_4_XOR_60_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_2_RD_PNTR_3_XOR_61_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      ADR2 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_61_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_2_RD_PNTR_3_XOR_61_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_62_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_1_RD_PNTR_2_XOR_62_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"55AA55AA55AA55AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_1_RD_PNTR_2_XOR_62_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_0_RD_PNTR_1_XOR_63_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => X"5A5A5A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0,
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_63_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0 : X_FF
    generic map(
      LOC => "SLICE_X8Y41",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_0_RD_PNTR_1_XOR_63_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms : X_CARRY4
    generic map(
      LOC => "SLICE_X8Y48"
    )
    port map (
      CI => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_carrynet(3),
      CYINIT => '0',
      CO(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_3_UNCONNECTED,
      CO(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_2_UNCONNECTED,
      CO(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_CO_1_UNCONNECTED,
      CO(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1,
      DI(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_3_UNCONNECTED,
      DI(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_2_UNCONNECTED,
      DI(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_3_UNCONNECTED,
      O(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_2_UNCONNECTED,
      O(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_1_UNCONNECTED,
      O(0) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_O_0_UNCONNECTED,
      S(3) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_3_UNCONNECTED,
      S(2) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_2_UNCONNECTED,
      S(1) => NLW_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_gmux_gm_4_gms_ms_S_1_UNCONNECTED,
      S(0) => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(4)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(1),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(9),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(9),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(8),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(8),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_c1_v1(4)
    );
  Inst_usb_buffer_N1_6_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X8Y48",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_Inst_usb_buffer_N1_6_A5LUT_O_UNCONNECTED
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(7),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(6),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(5),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_8_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_8_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"AAAA6A6AAAAA6A6A"
    )
    port map (
      ADR3 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(8),
      ADR4 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_8_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_rt : X_LUT5
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_rt_5419
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_rt_5419,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_7_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"FF3300CCFF3300CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR3 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_7_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_rt : X_LUT5
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_rt_5427
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_rt_5427,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_6_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR3 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_6_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_rt : X_LUT5
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_rt_5434
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y51",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_rt_5434,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_pack_13,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_5_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => X"FFFF00007FFF8000"
    )
    port map (
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_5_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_4_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => X"F7FF0800F7FF0800"
    )
    port map (
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_4_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_3_11 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => X"A6AAA6AA"
    )
    port map (
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR4 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_3_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_3_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_pack_13,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_2_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => X"FFFF00003333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_2_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => '1'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_1_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_1_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y52",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      ADR4 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_1_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X8Y53",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6777,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y53",
      INIT => X"0F000F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6777,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6776,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_GND_12_o_MUX_1_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y53",
      INIT => X"0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6781,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6777,
      ADR2 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X9Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6780,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => FALSE,
      LOC => "SLICE_X9Y8",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6774,
      RST => GND,
      SET => GND
    );
  usb_fifo_rd_en_usb_fifo_rd_en_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => wr_OBUF_5487,
      O => wr_OBUF_0
    );
  usb_fifo_rd_en1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"0030000000300000"
    )
    port map (
      ADR0 => '1',
      ADR1 => leds_2_OBUF_0,
      ADR3 => usb_fifo_empty_0,
      ADR2 => write_state_1_6852,
      ADR4 => write_state_2_6851,
      ADR5 => '1',
      O => usb_fifo_rd_en
    );
  wr1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"FFCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => leds_2_OBUF_0,
      ADR3 => usb_fifo_empty_0,
      ADR2 => write_state_1_6852,
      ADR4 => write_state_2_6851,
      O => wr_OBUF_5487
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_RAM_REGOUT_EN1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y20",
      INIT => X"FFFF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => usb_fifo_rd_en,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_regout_en
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_11,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_9,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1)
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_5_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_5_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"7FFF8000FFFF0000"
    )
    port map (
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR5 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_5_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_4_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_4_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"78F0F0F078F0F0F0"
    )
    port map (
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_4_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_3_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"66CCCCCC"
    )
    port map (
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR0 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_3_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_3_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_11,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_2_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_2_11 : 
X_LUT6
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"33FFCC0033FFCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR4 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_2_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_8_GND_195_o_add_0_OUT_xor_1_11 : 
X_LUT5
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => X"33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(0),
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_1_Q
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y18",
      INIT => '0'
    )
    port map (
      CE => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_GND_195_o_add_0_OUT_1_Q,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_9,
      RST => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_Q,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X8Y20",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6076,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y20",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6076,
      ADR5 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6077,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6967,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y21",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6077,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y21",
      INIT => X"5555000055550000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6967,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6076,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb_0
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y24",
      XON => FALSE,
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK,
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o,
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6443,
      SET => reset_IBUF_0,
      RST => GND
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => X"00CC00CC00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6443,
      ADR3 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6442,
      ADR5 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_GND_12_o_MUX_2_o
    );
  Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y24",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_6448,
      ADR1 => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6443,
      ADR4 => '1',
      O => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_comb
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_6,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_4,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3)
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_2_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_2_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FF3300CCFF3300CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_2_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_1_11 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"CC33CC33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_1_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_1_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_pack_6,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_4_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"FF7F0080FF7F0080"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_4_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_3_11 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => X"CC6CCC6C"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_3_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y26",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_3_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_pack_4,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_5_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_5_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y27",
      INIT => X"FF7F0080FFFF0000"
    )
    port map (
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_5_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y26",
      INIT => X"0F0F000F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => usb_fifo_rd_en,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_9_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FFFF77FF00008800"
    )
    port map (
      ADR2 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR4 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_9_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_111 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_8_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_8_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"FF770088FF770088"
    )
    port map (
      ADR2 => '1',
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      ADR3 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_8_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt : X_LUT5
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_5603
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_rt_5603,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_rd_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_7_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_7_11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y28",
      INIT => X"AAAAFFFF55550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      ADR0 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_Madd_gc0_count_9_GND_166_o_add_0_OUT_xor_6_11_6407,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_GND_166_o_add_0_OUT_7_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_6389,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_Mmux_RAM_RD_EN_FWFT11_cepot,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_dpot_5626,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(2),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y30",
      INIT => X"0FF00F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => usb_fifo_rd_en,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_6337,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_6338,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_dpot_5626
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_9_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_9_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_8 : X_FF
    generic map(
      LOC => "SLICE_X9Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_8_RD_PNTR_9_XOR_55_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_8_RD_PNTR_9_XOR_55_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y39",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_8_RD_PNTR_9_XOR_55_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_Mxor_RD_PNTR_7_RD_PNTR_8_XOR_56_o_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y39",
      INIT => X"0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_7_RD_PNTR_8_XOR_56_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y39",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_RD_PNTR_7_RD_PNTR_8_XOR_56_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y40",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y41",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y42",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_5668
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_3_rt_5668,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_5674
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_2_rt_5674,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_5679
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_1_rt_5679,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt : X_LUT5
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_Q,
      ADR3 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_5684
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y43",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_0_rt_5684,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y44",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_19_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(6),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_191_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => X"3C3CC3C3C3C33C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_19_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_24_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(1),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_241_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => X"6996966996696996"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_19_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_24_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_251_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => X"6996966969969669"
    )
    port map (
      ADR5 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_N01
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_25_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(0),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_251_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y45",
      INIT => X"9669699669969669"
    )
    port map (
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_0,
      ADR4 => Inst_usb_buffer_N01,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_25_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_221_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      O => Inst_usb_buffer_N4
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_22_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(3),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_221_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => X"6996966996696996"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR5 => Inst_usb_buffer_N4,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_22_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_231_xo_0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => X"3CC33CC33CC33CC3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      O => Inst_usb_buffer_N6
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_23_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(2),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_231_xo_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X9Y46",
      INIT => X"9669699669969669"
    )
    port map (
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_0,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_0,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      ADR4 => Inst_usb_buffer_N6,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_23_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(5),
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_0
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_8 : X_FF
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_8_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_17_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(8),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_17_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_17_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_18_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(7),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_18_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => X"9696969696969696"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      ADR5 => '1',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_18_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_201_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => X"96696996"
    )
    port map (
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_20_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_20_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(5),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_21_o,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin(4),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_211_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y47",
      INIT => X"6996966996696996"
    )
    port map (
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_Q,
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_Q,
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_Q,
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_Q,
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_Q,
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_asreg_last_9_reduce_xor_21_o
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_CLK,
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_9_Q,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_9_11 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => X"F0F03CF0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(8),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(9),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      ADR4 => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_GND_179_o_add_0_OUT_9_Q
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => '0'
    )
    port map (
      CE => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(9),
      RST => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_111 : 
X_LUT6
    generic map(
      LOC => "SLICE_X9Y50",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR0 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      ADR5 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      ADR2 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      ADR3 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      ADR4 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(0),
      ADR1 => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_Madd_gic0_gc0_count_9_GND_179_o_add_0_OUT_xor_6_11_6130
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y52",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK,
      I => '0',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0 : X_FF
    generic map(
      LOC => "SLICE_X9Y52",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK,
      I => '0',
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(0),
      SET => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_comb_0,
      RST => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_6781,
      RST => GND,
      SET => GND
    );
  Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1 : X_FF
    generic map(
      MSGON => TRUE,
      LOC => "SLICE_X9Y53",
      XON => FALSE,
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK,
      I => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN,
      O => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6776,
      RST => GND,
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4 : X_FF
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_dpot_5826,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"FFFF0000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      ADR5 => Inst_Video_fifo_video_wr_en_6272,
      ADR4 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_4_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_dpot_5826
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3 : X_FF
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_dpot_5810,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"DDDD8888DDDD8888"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      ADR0 => Inst_Video_fifo_video_wr_en_6272,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_3_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_dpot_5810
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2 : X_FF
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_dpot_5815,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      ADR2 => Inst_Video_fifo_video_wr_en_6272,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_2_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_dpot_5815
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1 : X_FF
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_dpot_5820,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y56",
      INIT => X"CFCFCFCFC0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      ADR2 => Inst_Video_fifo_video_wr_en_6272,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_1_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_dpot_5820
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8 : X_FF
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_dpot_5849,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"AAAAFFFFAAAA0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_8_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_dpot_5849
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7 : X_FF
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_dpot_5833,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"AAAAFF00AAAAFF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_7_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_dpot_5833
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6 : X_FF
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_dpot_5838,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"AAAAFF00AAAAFF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR0 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_6_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_dpot_5838
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5 : X_FF
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_dpot_5843,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y57",
      INIT => X"CCFFCCFFCC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR1 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_5_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_dpot_5843
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11 : X_FF
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_dpot_5856,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(11),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => X"FF00FFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(11),
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR3 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_11_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_dpot_5856
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10 : X_FF
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_dpot_5863,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(10),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => X"F0F0FF00F0F0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(10),
      ADR4 => Inst_Video_fifo_video_wr_en_6272,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_10_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_dpot_5863
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => '0'
    )
    port map (
      CE => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_cepot1,
      CLK => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_CLK,
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_dpot_5868,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(9),
      RST => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg(1),
      SET => GND
    );
  Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_dpot : X_LUT6
    generic map(
      LOC => "SLICE_X9Y58",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(9),
      ADR3 => Inst_Video_fifo_video_wr_en_6272,
      ADR2 => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_GND_314_o_add_0_OUT_9_0,
      O => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_dpot_5868
    );
  NlwBufferBlock_wr_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => wr_OBUF_0,
      O => NlwBufferSignal_wr_OBUF_I
    );
  NlwBufferBlock_leds_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_0,
      O => NlwBufferSignal_leds_0_OBUF_I
    );
  NlwBufferBlock_leds_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_2_OBUF_0,
      O => NlwBufferSignal_leds_2_OBUF_I
    );
  NlwBufferBlock_leds_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_3_OBUF_0,
      O => NlwBufferSignal_leds_3_OBUF_I
    );
  NlwBufferBlock_spi_clk_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_buf_6011,
      O => NlwBufferSignal_spi_clk_OBUF_I
    );
  NlwBufferBlock_adbus_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_0_OBUF_6013,
      O => NlwBufferSignal_adbus_0_OBUF_I
    );
  NlwBufferBlock_adbus_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_1_OBUF_6014,
      O => NlwBufferSignal_adbus_1_OBUF_I
    );
  NlwBufferBlock_adbus_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_2_OBUF_6015,
      O => NlwBufferSignal_adbus_2_OBUF_I
    );
  NlwBufferBlock_adbus_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_3_OBUF_6016,
      O => NlwBufferSignal_adbus_3_OBUF_I
    );
  NlwBufferBlock_adbus_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_4_OBUF_6017,
      O => NlwBufferSignal_adbus_4_OBUF_I
    );
  NlwBufferBlock_adbus_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_5_OBUF_6018,
      O => NlwBufferSignal_adbus_5_OBUF_I
    );
  NlwBufferBlock_adbus_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_6_OBUF_6019,
      O => NlwBufferSignal_adbus_6_OBUF_I
    );
  NlwBufferBlock_adbus_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => adbus_7_OBUF_6020,
      O => NlwBufferSignal_adbus_7_OBUF_I
    );
  NlwBufferBlock_spi_cs_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_cs_buf_6039,
      O => NlwBufferSignal_spi_cs_OBUF_I
    );
  NlwBufferBlock_spi_dout_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_dout_buf_6040,
      O => NlwBufferSignal_spi_dout_OBUF_I
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_buf_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_buf_INV_Inst_MCP3204_spi_clock_bufCLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_buf_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_buf_rstpot_6042,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_INV_Inst_MCP3204_sample_val_right_0CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_0_CLK
    );
  NlwBufferBlock_ProtoComp10_D2OFFBYP_SRC_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_direct,
      O => NlwBufferSignal_ProtoComp10_D2OFFBYP_SRC_INA
    );
  NlwBufferBlock_ProtoComp10_D2OBYP_SRC_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_direct,
      O => NlwBufferSignal_ProtoComp10_D2OBYP_SRC_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_0_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_1_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_1_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_1_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_1_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_1_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_2_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_2_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_2_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_2_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_2_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_3_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_3_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_3_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_3_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_3_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_4_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_4_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_4_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_4_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_4_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_5_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_5_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_5_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_5_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_5_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_6_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_6_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_6_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_6_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_6_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_7_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_7_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_7_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_7_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_7_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_8_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_8_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_8_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_8_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_8_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_9_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_9_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_9_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_9_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_9_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_10_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_10_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_10_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_10_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_10_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_11_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_11_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_11_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_11_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_11_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_12_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_12_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_12_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_12_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_0_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_12_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_13_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_13_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_13_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_13_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_1_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_13_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_14_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_14_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_14_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_14_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_2_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_14_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_15_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_15_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_15_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_15_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_3_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_15_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_16_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_16_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_16_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_16_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_4_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_16_INA
    );
  NlwBufferBlock_Inst_Video_video_data_final_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_17_CLK
    );
  NlwBufferBlock_ProtoComp11_D2OFFBYP_SRC_17_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OFFBYP_SRC_17_INA
    );
  NlwBufferBlock_ProtoComp11_D2OBYP_SRC_17_INA : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_5_IBUF_direct,
      O => NlwBufferSignal_ProtoComp11_D2OBYP_SRC_17_INA
    );
  NlwBufferBlock_Inst_MCP3204_spi_cs_buf_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_cs_buf_INV_Inst_MCP3204_spi_cs_bufCLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_cs_buf_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_cs_buf_rstpot,
      O => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_IN
    );
  NlwBufferBlock_Inst_MCP3204_spi_dout_buf_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_dout_buf_INV_Inst_MCP3204_spi_dout_bufCLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_dout_buf_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_dout_buf_rstpot_6065,
      O => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN
    );
  NlwBufferBlock_usb_clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_usb_clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_dclk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_dclk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(9),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(8),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv,
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_4_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRAWRADDR_3_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(7),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_7_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(6),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_6_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(5),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_5_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(4),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_4_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(3),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_3_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(2),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_2_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(1),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din(0),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_0,
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_4_Q

    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM9_ram_ADDRBRDADDR_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(36),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus2_1_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wr_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(35),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(26),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPBDIP_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_15_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(34),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_15_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_14_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(33),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_14_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(32),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(31),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(30),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(29),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(28),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(27),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(25),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(24),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(23),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(22),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(21),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(20),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(19),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(18),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIBDI_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_15_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(16),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_15_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_14_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(15),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_14_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(14),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(13),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIADI_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(17),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_WIDE_PRIM9_ram_DIPADIP_0_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_0,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(0),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(1),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(8),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_10_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(9),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_11_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(10),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_12_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(11),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_13_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_16_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(12),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_16_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_17_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(13),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_17_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_18_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(14),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_18_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_19_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(15),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_19_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(2),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_20_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(16),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_20_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_21_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(17),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_21_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_24_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(18),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_24_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_25_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(19),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_25_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_26_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(20),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_26_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_27_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(21),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_27_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_28_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(22),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_28_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_29_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(23),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_29_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(3),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(4),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(5),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(6),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_8_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in(7),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_9_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(13),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(14),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(15),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(16),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(17),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(18),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(19),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(3)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(3)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(13),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(14),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(15),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(16),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(17),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(18),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(19),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(13),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(14),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(15),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(16),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(17),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(18),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(19),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(13),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(14),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(15),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(16),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(17),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(18),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(19),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(0)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(0)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(3)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(3)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIPA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(0)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(0)
,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRA_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rd_pntr_plus1_0_inv,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_4_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_5_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_6_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_7_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_8_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ADDRB_9_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_CLKB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(0),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_DIA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_ram_wr_en_i1_6649,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENA

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_tmp_ram_rd_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_ENB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_RSTB

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_0_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_1_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_2_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_ram_wr_en,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_noinit_ram_SDP_SIMPLE_PRIM18_ram_WEA_3_Q

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_12_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_3CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_2CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_3_INV_Inst_MCP3204_sample_counter_0CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_7CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_6CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_5CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_7_INV_Inst_MCP3204_sample_counter_4CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_10CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_10_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_9CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_9_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_counter_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_counter_10_INV_Inst_MCP3204_sample_counter_8CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_counter_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_6CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_7CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_4CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_5CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_2CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_3CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_0CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_6_INV_Inst_MCP3204_fifo_in_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_8CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(7),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_8_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_7CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(6),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_7_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_6CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(5),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_6_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_8_INV_Inst_MCP3204_sample_val_right_5CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(4),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_5_IN
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_14CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_14_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_15CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_15_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_12CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_12_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_13CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_13_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_10CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_10_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_11CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_11_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_8CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_14_INV_Inst_MCP3204_fifo_in_9CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_9_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_22_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_22CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_22_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_23_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_23CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_23_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_20_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_20CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_20_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_21_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_21CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_21_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_18CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_18_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_19CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_19_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_16CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_16_CLK
    );
  NlwBufferBlock_Inst_MCP3204_fifo_in_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_in_22_INV_Inst_MCP3204_fifo_in_17CLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_in_17_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_11CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_11_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(10),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_11_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_10CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_10_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(9),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_10_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_9CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_9_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(8),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_9_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_11_INV_Inst_MCP3204_sample_val_left_8CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_7_0,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_8_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_3CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_3_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_3_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_3_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_2CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_2_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_2_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_2_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_1CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_1_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_1_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_1_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_3_INV_Inst_Video_video_data_top_0CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_0_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_0_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_0_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_15CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_15_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_15_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_3_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_15_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_14CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_14_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_14_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_2_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_14_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_13CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_13_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_13_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_1_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_13_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_15_INV_Inst_Video_video_data_top_12CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_12_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_0_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_12_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_3CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_3_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(3),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_3_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_2CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_2_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(2),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_2_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_1CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_1_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(1),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_1_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_3_INV_Inst_Video_fifo_scr_din_0CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_0_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(0),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_0_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_27_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_27CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_27_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_27_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(27),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_27_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_26_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_26CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_26_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_26_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(26),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_26_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_25_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_25CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_25_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_25_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(25),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_25_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_24_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_27_INV_Inst_Video_fifo_scr_din_24CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_24_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_24_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(24),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_24_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_29_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_29_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_29_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(11),
      O => NlwBufferSignal_Inst_Video_video_data_final_29_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_28_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_28_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_28_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(10),
      O => NlwBufferSignal_Inst_Video_video_data_final_28_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_27_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_27_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_27_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(9),
      O => NlwBufferSignal_Inst_Video_video_data_final_27_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_26_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_26_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_26_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(8),
      O => NlwBufferSignal_Inst_Video_video_data_final_26_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_11CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_11_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_5_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_11_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_10CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_10_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_4_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_10_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_9CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_9_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_3_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_9_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_11_INV_Inst_Video_video_data_top_8CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_8_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_2_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_8_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_4CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(3),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_4_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_3CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(2),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_3_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_2CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(1),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_2_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_4_INV_Inst_MCP3204_sample_val_right_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(0),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_1_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_11CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_11_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(10),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_11_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_10CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_10_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(9),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_10_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right_11_INV_Inst_MCP3204_sample_val_right_9CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_9_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_right_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_right(8),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_right_9_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_3CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(2),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_3_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_7CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_2CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(1),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_2_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_6CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left(0),
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_1_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_5CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_0CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => leds_0_OBUF_0,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_0_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_val_left_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_val_left_3_INV_Inst_MCP3204_sample_val_left_4CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_val_left_4_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_7CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_7_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_1_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_7_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_6CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_6_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldg_0_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_6_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_5CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_5_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_5_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_5_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_7_INV_Inst_Video_video_data_top_4CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_4_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldb_4_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_4_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_25_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_25_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_25_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(7),
      O => NlwBufferSignal_Inst_Video_video_data_final_25_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_24_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_24_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_24_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(6),
      O => NlwBufferSignal_Inst_Video_video_data_final_24_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_23_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_23_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_23_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(5),
      O => NlwBufferSignal_Inst_Video_video_data_final_23_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_22_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_22_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_22_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(4),
      O => NlwBufferSignal_Inst_Video_video_data_final_22_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_7CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_7_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(7),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_7_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_6CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_6_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(6),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_6_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_5CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_5_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(5),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_5_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_7_INV_Inst_Video_fifo_scr_din_4CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_4_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(4),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_15CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_15_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_14CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_14_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_13CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_13_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_15_INV_Inst_Video_fifo_video_din_12CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_12_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_33_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_33_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_33_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(15),
      O => NlwBufferSignal_Inst_Video_video_data_final_33_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_32_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_32_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_32_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(14),
      O => NlwBufferSignal_Inst_Video_video_data_final_32_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_31_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_31_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_31_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(13),
      O => NlwBufferSignal_Inst_Video_video_data_final_31_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_30_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_30_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_30_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(12),
      O => NlwBufferSignal_Inst_Video_video_data_final_30_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_15CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_15_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_15_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(15),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_15_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_14CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_14_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_14_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(14),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_14_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_13CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_13_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_13_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(13),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_13_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_15_INV_Inst_Video_fifo_scr_din_12CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_12_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(12),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_12_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_31_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_31CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_31_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_31_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(31),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_31_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_30_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_30CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_30_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_30_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(30),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_30_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_29_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_29CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_29_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_29_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(29),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_29_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_28_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_31_INV_Inst_Video_fifo_scr_din_28CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_28_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_28_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(28),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_28_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_11CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_11_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(11),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_11_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_10CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_10_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(10),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_10_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_9CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_9_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(9),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_9_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_11_INV_Inst_Video_fifo_scr_din_8CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_8_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(8),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_8_IN
    );
  NlwBufferBlock_Inst_Video_is_top_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_is_top_INV_Inst_Video_is_topCLK,
      O => NlwBufferSignal_Inst_Video_is_top_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(11)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(10)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(9)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(8)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_IN
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd4CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd4_INV_Inst_MCP3204_sample_state_buf_FSM_FFd6CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd5CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd3CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd2CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_state_buf_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd5_INV_Inst_MCP3204_sample_state_buf_FSM_FFd1CLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_state_buf_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_36_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_36_INV_Inst_Video_fifo_scr_din_36CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_36_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_36_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(36),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_36_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(7),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_21_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_21_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_21_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(3),
      O => NlwBufferSignal_Inst_Video_video_data_final_21_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_20_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_20_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_20_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(2),
      O => NlwBufferSignal_Inst_Video_video_data_final_20_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_19_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_19_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(1),
      O => NlwBufferSignal_Inst_Video_video_data_final_19_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_18_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_18_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(0),
      O => NlwBufferSignal_Inst_Video_video_data_final_18_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_23_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_23CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_23_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_23_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(23),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_23_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_22_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_22CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_22_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_22_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(22),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_22_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_21_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_21CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_21_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_21_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(21),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_21_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_20_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_23_INV_Inst_Video_fifo_scr_din_20CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_20_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_20_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(20),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_20_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(36)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_36_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB5_INV_usb_fifo_din_0_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_3_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_3_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_3_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_3_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_3_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data_11_0,
      O => NlwBufferSignal_usb_fifo_din_3_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_3_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_3_BRB5_INV_usb_fifo_din_3_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_3_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_3_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => video_fifo_data_11_Q,
      O => NlwBufferSignal_usb_fifo_din_3_BRB3_IN
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_19CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_19_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_18CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_18_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_17CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_17_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_19_INV_Inst_Video_fifo_video_din_16CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_16_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(35)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_35_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(34)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_34_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(33)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_33_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(32)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_32_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_rd_en_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_scr_rd_enCLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_rd_en_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_wr_en_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_rd_en_INV_Inst_Video_fifo_video_wr_enCLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_wr_en_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(23)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(22)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(21)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(20)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(7)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(6)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(5)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(4)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(12),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_12_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(11),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_11_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(10),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_10_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(9),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_IN
    );
  NlwBufferBlock_Inst_MCP3204_spi_cs_buf_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_cs_buf_1_INV_Inst_MCP3204_spi_cs_buf_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_cs_buf_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_dout_buf_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_dout_buf_1_INV_Inst_MCP3204_spi_dout_buf_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_dout_buf_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_idle_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_idle_INV_Inst_MCP3204_sample_idleCLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_idle_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_wr_en_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_wr_en_INV_Inst_Video_fifo_scr_wr_enCLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_wr_en_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(7),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(6),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(5),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_MCP3204_fifo_wr_en_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_fifo_wr_enCLK,
      O => NlwBufferSignal_Inst_MCP3204_fifo_wr_en_CLK
    );
  NlwBufferBlock_Inst_MCP3204_sample_side_buf_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_fifo_wr_en_INV_Inst_MCP3204_sample_side_bufCLK,
      O => NlwBufferSignal_Inst_MCP3204_sample_side_buf_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(7),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(6),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(5),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_18CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_18_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_18_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_is_vsync_6627,
      O => NlwBufferSignal_Inst_Video_video_data_top_18_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_17CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_17_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_17_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_5_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_17_IN
    );
  NlwBufferBlock_Inst_Video_video_data_top_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top_18_INV_Inst_Video_video_data_top_16CLK,
      O => NlwBufferSignal_Inst_Video_video_data_top_16_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_top_16_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ldr_4_IBUF_0,
      O => NlwBufferSignal_Inst_Video_video_data_top_16_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_36_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_36_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_36_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(18),
      O => NlwBufferSignal_Inst_Video_video_data_final_36_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_35_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_35_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_35_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(17),
      O => NlwBufferSignal_Inst_Video_video_data_final_35_IN
    );
  NlwBufferBlock_Inst_Video_video_data_final_34_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_video_data_final_34_CLK
    );
  NlwBufferBlock_Inst_Video_video_data_final_34_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_top(16),
      O => NlwBufferSignal_Inst_Video_video_data_final_34_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_0,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_19CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_19_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_19_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(19),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_19_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_18CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_18_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_18_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(18),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_18_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_17CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_17_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_17_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(17),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_17_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_19_INV_Inst_Video_fifo_scr_din_16CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_16_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_16_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(16),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_16_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(3)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_3_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(2)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_2_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(1)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_1_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(0)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_0_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(19)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_19_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(18)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_18_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(17)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_17_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(16)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_16_IN
    );
  NlwBufferBlock_usb_fifo_din_1_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_1_BRB5_INV_usb_fifo_din_1_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_1_BRB5_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_35_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_35CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_35_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_35_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(35),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_35_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_34_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_34CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_34_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_34_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(34),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_34_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_33_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_33CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_33_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_33_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(33),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_33_IN
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_32_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_scr_din_35_INV_Inst_Video_fifo_scr_din_32CLK,
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_32_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_scr_din_32_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_video_data_final(32),
      O => NlwBufferSignal_Inst_Video_fifo_scr_din_32_IN
    );
  NlwBufferBlock_usb_fifo_din_5_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_5_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_5_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_5_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_5_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(13),
      O => NlwBufferSignal_usb_fifo_din_5_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_5_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_5_BRB5_INV_usb_fifo_din_5_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_5_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_5_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => video_fifo_data_13_Q,
      O => NlwBufferSignal_usb_fifo_din_5_BRB3_IN
    );
  NlwBufferBlock_usb_fifo_din_2_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data_10_0,
      O => NlwBufferSignal_usb_fifo_din_2_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_2_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => video_fifo_data_10_Q,
      O => NlwBufferSignal_usb_fifo_din_2_BRB3_IN
    );
  NlwBufferBlock_usb_fifo_din_2_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB5_INV_usb_fifo_din_2_BRB2CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB2_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_type_6305,
      O => NlwBufferSignal_usb_fifo_din_2_BRB2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(31)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_31_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(30)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_30_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(29)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_29_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(28)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_28_IN
    );
  NlwBufferBlock_usb_fifo_din_1_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_1_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_1_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_1_BRB3_INV_usb_fifo_din_1_BRB2CLK,
      O => NlwBufferSignal_usb_fifo_din_1_BRB2_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_1_BRB3_INV_usb_fifo_din_0_BRB2CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_9_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(27)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_27_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(26)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_26_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(25)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_25_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(24)
,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_24_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_IN

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK

    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_IN

    );
  NlwBufferBlock_Inst_Video_fifo_video_din_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_11CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_11_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_10CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_10_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_9CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_9_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_11_INV_Inst_Video_fifo_video_din_8CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_8_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_3CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_3_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_2CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_2_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_1CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_1_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_3_INV_Inst_Video_fifo_video_din_0CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_0_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_7CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_7_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_6CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_6_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_5CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_5_CLK
    );
  NlwBufferBlock_Inst_Video_fifo_video_din_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_fifo_video_din_7_INV_Inst_Video_fifo_video_din_4CLK,
      O => NlwBufferSignal_Inst_Video_fifo_video_din_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(12),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_12_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(11),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_11_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(10),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_10_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(9),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_9_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(1),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(8),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(7),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_0,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_comp1_GND_237_o_MUX_54_o,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(23)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_23_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(22)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_22_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(21)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_21_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(20)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_20_IN
    );
  NlwBufferBlock_usb_fifo_din_4_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_4_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_4_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_4_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_4_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(12),
      O => NlwBufferSignal_usb_fifo_din_4_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_4_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_4_BRB5_INV_usb_fifo_din_4_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_4_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_4_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => video_fifo_data_12_Q,
      O => NlwBufferSignal_usb_fifo_din_4_BRB3_IN
    );
  NlwBufferBlock_usb_fifo_din_6_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_6_BRB5_INV_usb_fifo_din_6_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_6_BRB5_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB1CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB1_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd1_6304,
      O => NlwBufferSignal_usb_fifo_din_2_BRB1_IN
    );
  NlwBufferBlock_usb_fifo_din_2_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_2_BRB1_INV_usb_fifo_din_2_BRB0CLK,
      O => NlwBufferSignal_usb_fifo_din_2_BRB0_CLK
    );
  NlwBufferBlock_usb_fifo_din_2_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd2_6385,
      O => NlwBufferSignal_usb_fifo_din_2_BRB0_IN
    );
  NlwBufferBlock_usb_fifo_din_0_BRB0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB0_INV_usb_fifo_din_0_BRB0CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB0_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd2_6385,
      O => NlwBufferSignal_usb_fifo_din_0_BRB0_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6444,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6445,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_buf_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_buf_1_INV_Inst_MCP3204_spi_clock_buf_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_buf_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_buf_rstpot_6042,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_buf_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_0,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_Q,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(7),
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_grss_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK
    );
  NlwBufferBlock_usb_fifo_din_6_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_6_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_6_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(6),
      O => NlwBufferSignal_usb_fifo_din_6_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_6_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_6_BRB4_INV_usb_fifo_din_6_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_6_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_6_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(22),
      O => NlwBufferSignal_usb_fifo_din_6_BRB3_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(15)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_15_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(14)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_14_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(13)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_13_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_gbm_gbmg_gbmga_ngecc_bmg_gnativebmg_native_blk_mem_gen_doutb_i(12)
,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_mem_dout_i_12_IN
    );
  NlwBufferBlock_usb_fifo_din_7_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_7_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_7_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(7),
      O => NlwBufferSignal_usb_fifo_din_7_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_7_BRB3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_7_BRB4_INV_usb_fifo_din_7_BRB3CLK,
      O => NlwBufferSignal_usb_fifo_din_7_BRB3_CLK
    );
  NlwBufferBlock_usb_fifo_din_7_BRB3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_data(23),
      O => NlwBufferSignal_usb_fifo_din_7_BRB3_IN
    );
  NlwBufferBlock_pump_type_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_type_INV_pump_typeCLK,
      O => NlwBufferSignal_pump_type_CLK
    );
  NlwBufferBlock_audio_fifo_rd_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_type_INV_audio_fifo_rdCLK,
      O => NlwBufferSignal_audio_fifo_rd_CLK
    );
  NlwBufferBlock_video_fifo_rd_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_type_INV_video_fifo_rdCLK,
      O => NlwBufferSignal_video_fifo_rd_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB4CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB4_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => audio_fifo_empty,
      O => NlwBufferSignal_usb_fifo_din_0_BRB4_IN
    );
  NlwBufferBlock_usb_fifo_din_0_BRB1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_0_BRB4_INV_usb_fifo_din_0_BRB1CLK,
      O => NlwBufferSignal_usb_fifo_din_0_BRB1_CLK
    );
  NlwBufferBlock_usb_fifo_din_0_BRB1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd1_6304,
      O => NlwBufferSignal_usb_fifo_din_0_BRB1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_14_o,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_comb,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwss_wsts_ram_full_i_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(4),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(3),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(2),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(1),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(8),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_8_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(7),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_7_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(6),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count(5),
      O => 
NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_counter_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_sample_state_buf_FSM_FFd3_In2_INV_Inst_MCP3204_spi_clock_counter_2CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6770,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6771,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_is_vsync_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_is_vsync_INV_Inst_Video_is_vsyncCLK,
      O => NlwBufferSignal_Inst_Video_is_vsync_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6446,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6447,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_3_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_2_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_1_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_0_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_0_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_7_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_6_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_5_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_4_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_1_CLK
    );
  NlwBufferBlock_usb_fifo_din_7_BRB5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_fifo_din_7_BRB5_INV_usb_fifo_din_7_BRB5CLK,
      O => NlwBufferSignal_usb_fifo_din_7_BRB5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_8_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2(9),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_gc_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6772,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6773,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_counter_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_1CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_counter_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_0CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_0_CLK
    );
  NlwBufferBlock_Inst_MCP3204_spi_clock_counter_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_spi_clock_counter_1_INV_Inst_MCP3204_spi_clock_counter_3CLK,
      O => NlwBufferSignal_Inst_MCP3204_spi_clock_counter_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_write_state_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_write_state_1_CLK
    );
  NlwBufferBlock_write_state_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_write_state_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gras_rsts_ram_empty_fb_i_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_wr_pntr_bin_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_7_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_6_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_5_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_D_4_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_rd_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_pump_index_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd2_INV_pump_index_FSM_FFd2CLK,
      O => NlwBufferSignal_pump_index_FSM_FFd2_CLK
    );
  NlwBufferBlock_usb_fifo_wr_en_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd2_INV_usb_fifo_wr_enCLK,
      O => NlwBufferSignal_usb_fifo_wr_en_CLK
    );
  NlwBufferBlock_pump_index_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pump_index_FSM_FFd2_INV_pump_index_FSM_FFd1CLK,
      O => NlwBufferSignal_pump_index_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_going_empty_fwft_leaving_empty_fwft_OR_8_o,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_D_8_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_rd_stg_inst_Q_reg_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(9),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(8),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_7_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(4),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(3),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1(2),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d2_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_fb_i_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_gwas_wsts_ram_full_i_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_12_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_fb_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_empty_fwft_i_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6442,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6443,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_gr1_rfwft_curr_fwft_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(4),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(3),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(6),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(5),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(4),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(3),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(2),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(1),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(8),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6774,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => dclk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6775,
      O => NlwBufferSignal_Inst_Video_Inst_scr_fifo_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_6077,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_6076,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_MCP3204_Inst_adc_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_rd_rst_asreg_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count(2),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_rd_rpntr_gc0_count_d1(9),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_gc_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_8_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_8_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_8_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_7_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_6_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_5_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_4_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_3_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_3_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_2_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_1_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_1_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_D_0_0,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_1_wr_stg_inst_Q_reg_0_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_7_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_7_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_6_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_6_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_5_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_5_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_D_4_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_4_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_6_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_3_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_gsync_stage_2_wr_stg_inst_Q_reg_9_Q,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_8_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_7_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_5_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gcx_clkx_rd_pntr_bin_4_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count(9),
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gic0_gc0_count_d1_9_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_0_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_6776,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d2_IN
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_CLK
    );
  NlwBufferBlock_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_6777,
      O => NlwBufferSignal_Inst_usb_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_rstblk_wr_rst_asreg_d1_IN
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_4_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_3_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_2_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_1_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_8_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_7_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_6_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_5_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_11_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_10_CLK
    );
  NlwBufferBlock_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => usb_clk_BUFGP,
      O => NlwBufferSignal_Inst_Video_Inst_video_buffer_U0_xst_fifo_generator_gconvfifo_rf_grf_rf_gntv_or_sync_fifo_gl0_wr_wpntr_gcc0_gc0_count_9_CLK
    );
  NlwBlock_UsbMuxer_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_UsbMuxer_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

