
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d0c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e18  08002e18  00003e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e3c  08002e3c  00004068  2**0
                  CONTENTS
  4 .ARM          00000000  08002e3c  08002e3c  00004068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e3c  08002e3c  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e3c  08002e3c  00003e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e40  08002e40  00003e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08002e44  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000068  08002eac  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  08002eac  00004170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a96  00000000  00000000  00004091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e4a  00000000  00000000  0000cb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0000e978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082b  00000000  00000000  0000f458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174a1  00000000  00000000  0000fc83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e152  00000000  00000000  00027124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082659  00000000  00000000  00035276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b78cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d4  00000000  00000000  000b7914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000ba2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e00 	.word	0x08002e00

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08002e00 	.word	0x08002e00

0800014c <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[N0_OF_BUTTONS] = {0};
int button_long_pressed[N0_OF_BUTTONS] = {0};

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000084 	.word	0x20000084

08000180 <getKeyInput>:
}

void subKeyProcess(){
	HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
}
void getKeyInput(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e012      	b.n	80001b2 <getKeyInput+0x32>
		KeyReg2[i] = KeyReg1[i];
 800018c:	4a46      	ldr	r2, [pc, #280]	@ (80002a8 <getKeyInput+0x128>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4945      	ldr	r1, [pc, #276]	@ (80002ac <getKeyInput+0x12c>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg0[i];
 800019c:	4a44      	ldr	r2, [pc, #272]	@ (80002b0 <getKeyInput+0x130>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	4940      	ldr	r1, [pc, #256]	@ (80002a8 <getKeyInput+0x128>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	3301      	adds	r3, #1
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	2b02      	cmp	r3, #2
 80001b6:	dde9      	ble.n	800018c <getKeyInput+0xc>
	}
	KeyReg0[0] = HAL_GPIO_ReadPin(BTN0_GPIO_Port, BTN0_Pin);
 80001b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80001bc:	483d      	ldr	r0, [pc, #244]	@ (80002b4 <getKeyInput+0x134>)
 80001be:	f001 fdf1 	bl	8001da4 <HAL_GPIO_ReadPin>
 80001c2:	4603      	mov	r3, r0
 80001c4:	461a      	mov	r2, r3
 80001c6:	4b3a      	ldr	r3, [pc, #232]	@ (80002b0 <getKeyInput+0x130>)
 80001c8:	601a      	str	r2, [r3, #0]
	KeyReg0[1] = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80001ca:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80001ce:	4839      	ldr	r0, [pc, #228]	@ (80002b4 <getKeyInput+0x134>)
 80001d0:	f001 fde8 	bl	8001da4 <HAL_GPIO_ReadPin>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b35      	ldr	r3, [pc, #212]	@ (80002b0 <getKeyInput+0x130>)
 80001da:	605a      	str	r2, [r3, #4]
	KeyReg0[2] = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80001dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80001e0:	4834      	ldr	r0, [pc, #208]	@ (80002b4 <getKeyInput+0x134>)
 80001e2:	f001 fddf 	bl	8001da4 <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	461a      	mov	r2, r3
 80001ea:	4b31      	ldr	r3, [pc, #196]	@ (80002b0 <getKeyInput+0x130>)
 80001ec:	609a      	str	r2, [r3, #8]

	for(int i = 0; i < N0_OF_BUTTONS; i++){
 80001ee:	2300      	movs	r3, #0
 80001f0:	603b      	str	r3, [r7, #0]
 80001f2:	e050      	b.n	8000296 <getKeyInput+0x116>
		if((KeyReg1[i] == KeyReg0[i]) && (KeyReg2[i] == KeyReg1[i])){
 80001f4:	4a2c      	ldr	r2, [pc, #176]	@ (80002a8 <getKeyInput+0x128>)
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001fc:	492c      	ldr	r1, [pc, #176]	@ (80002b0 <getKeyInput+0x130>)
 80001fe:	683b      	ldr	r3, [r7, #0]
 8000200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000204:	429a      	cmp	r2, r3
 8000206:	d143      	bne.n	8000290 <getKeyInput+0x110>
 8000208:	4a28      	ldr	r2, [pc, #160]	@ (80002ac <getKeyInput+0x12c>)
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	4925      	ldr	r1, [pc, #148]	@ (80002a8 <getKeyInput+0x128>)
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000218:	429a      	cmp	r2, r3
 800021a:	d139      	bne.n	8000290 <getKeyInput+0x110>
			if(KeyReg2[i] != KeyReg3[i]){
 800021c:	4a23      	ldr	r2, [pc, #140]	@ (80002ac <getKeyInput+0x12c>)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000224:	4924      	ldr	r1, [pc, #144]	@ (80002b8 <getKeyInput+0x138>)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800022c:	429a      	cmp	r2, r3
 800022e:	d017      	beq.n	8000260 <getKeyInput+0xe0>
				KeyReg3[i] = KeyReg2[i];
 8000230:	4a1e      	ldr	r2, [pc, #120]	@ (80002ac <getKeyInput+0x12c>)
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000238:	491f      	ldr	r1, [pc, #124]	@ (80002b8 <getKeyInput+0x138>)
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if(KeyReg3[i] == PRESSED_STATE){
 8000240:	4a1d      	ldr	r2, [pc, #116]	@ (80002b8 <getKeyInput+0x138>)
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d121      	bne.n	8000290 <getKeyInput+0x110>
					TimeOutForKeyPress = 500;
 800024c:	4b1b      	ldr	r3, [pc, #108]	@ (80002bc <getKeyInput+0x13c>)
 800024e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000252:	601a      	str	r2, [r3, #0]
					button_flag[i] = 1;
 8000254:	4a1a      	ldr	r2, [pc, #104]	@ (80002c0 <getKeyInput+0x140>)
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	2101      	movs	r1, #1
 800025a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800025e:	e017      	b.n	8000290 <getKeyInput+0x110>
				}
			}
			else{
				TimeOutForKeyPress--;
 8000260:	4b16      	ldr	r3, [pc, #88]	@ (80002bc <getKeyInput+0x13c>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	3b01      	subs	r3, #1
 8000266:	4a15      	ldr	r2, [pc, #84]	@ (80002bc <getKeyInput+0x13c>)
 8000268:	6013      	str	r3, [r2, #0]
				if(TimeOutForKeyPress == 0){
 800026a:	4b14      	ldr	r3, [pc, #80]	@ (80002bc <getKeyInput+0x13c>)
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d10e      	bne.n	8000290 <getKeyInput+0x110>
					TimeOutForKeyPress = 500;
 8000272:	4b12      	ldr	r3, [pc, #72]	@ (80002bc <getKeyInput+0x13c>)
 8000274:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000278:	601a      	str	r2, [r3, #0]

					if(KeyReg3[i] == PRESSED_STATE){
 800027a:	4a0f      	ldr	r2, [pc, #60]	@ (80002b8 <getKeyInput+0x138>)
 800027c:	683b      	ldr	r3, [r7, #0]
 800027e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000282:	2b00      	cmp	r3, #0
 8000284:	d104      	bne.n	8000290 <getKeyInput+0x110>
						button_flag[i] = 1;
 8000286:	4a0e      	ldr	r2, [pc, #56]	@ (80002c0 <getKeyInput+0x140>)
 8000288:	683b      	ldr	r3, [r7, #0]
 800028a:	2101      	movs	r1, #1
 800028c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < N0_OF_BUTTONS; i++){
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	3301      	adds	r3, #1
 8000294:	603b      	str	r3, [r7, #0]
 8000296:	683b      	ldr	r3, [r7, #0]
 8000298:	2b02      	cmp	r3, #2
 800029a:	ddab      	ble.n	80001f4 <getKeyInput+0x74>
					}
				}
			}
		}
	}
}
 800029c:	bf00      	nop
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000000c 	.word	0x2000000c
 80002ac:	20000018 	.word	0x20000018
 80002b0:	20000000 	.word	0x20000000
 80002b4:	40010800 	.word	0x40010800
 80002b8:	20000024 	.word	0x20000024
 80002bc:	20000030 	.word	0x20000030
 80002c0:	20000084 	.word	0x20000084

080002c4 <fsm_automatic_run>:
 *  Created on: Nov 30, 2024
 *      Author: ASUS
 */
#include "fsm_automatic.h"

void fsm_automatic_run(){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	switch(status){
 80002c8:	4b7b      	ldr	r3, [pc, #492]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	3b01      	subs	r3, #1
 80002ce:	2b04      	cmp	r3, #4
 80002d0:	f200 81b1 	bhi.w	8000636 <fsm_automatic_run+0x372>
 80002d4:	a201      	add	r2, pc, #4	@ (adr r2, 80002dc <fsm_automatic_run+0x18>)
 80002d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002da:	bf00      	nop
 80002dc:	080002f1 	.word	0x080002f1
 80002e0:	08000313 	.word	0x08000313
 80002e4:	08000401 	.word	0x08000401
 80002e8:	080004ed 	.word	0x080004ed
 80002ec:	080005a1 	.word	0x080005a1
		case INIT:
			status = GREEN_RED;
 80002f0:	4b71      	ldr	r3, [pc, #452]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 80002f2:	2202      	movs	r2, #2
 80002f4:	601a      	str	r2, [r3, #0]
			clearAll_led();
 80002f6:	f001 f99b 	bl	8001630 <clearAll_led>
			//updateClockBuffer(r, g);
			setTimer1(jump1);
 80002fa:	4b70      	ldr	r3, [pc, #448]	@ (80004bc <fsm_automatic_run+0x1f8>)
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	4618      	mov	r0, r3
 8000300:	f001 f8c8 	bl	8001494 <setTimer1>
			setTimer2(1);
 8000304:	2001      	movs	r0, #1
 8000306:	f001 f8d9 	bl	80014bc <setTimer2>
			setTimer3(1);
 800030a:	2001      	movs	r0, #1
 800030c:	f001 f8ea 	bl	80014e4 <setTimer3>
			break;
 8000310:	e19a      	b.n	8000648 <fsm_automatic_run+0x384>
		case GREEN_RED:
			led_green_red();
 8000312:	f001 f9b9 	bl	8001688 <led_green_red>
			if(timer2_flag == 1){
 8000316:	4b6a      	ldr	r3, [pc, #424]	@ (80004c0 <fsm_automatic_run+0x1fc>)
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	2b01      	cmp	r3, #1
 800031c:	d113      	bne.n	8000346 <fsm_automatic_run+0x82>
				setTimer2(5);
 800031e:	2005      	movs	r0, #5
 8000320:	f001 f8cc 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 8000324:	4b67      	ldr	r3, [pc, #412]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4618      	mov	r0, r3
 800032a:	f000 fd51 	bl	8000dd0 <update7SEG>
				index_led ++;
 800032e:	4b65      	ldr	r3, [pc, #404]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	3301      	adds	r3, #1
 8000334:	4a63      	ldr	r2, [pc, #396]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000336:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 8000338:	4b62      	ldr	r3, [pc, #392]	@ (80004c4 <fsm_automatic_run+0x200>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	2b03      	cmp	r3, #3
 800033e:	dd02      	ble.n	8000346 <fsm_automatic_run+0x82>
					index_led = 0;
 8000340:	4b60      	ldr	r3, [pc, #384]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000342:	2200      	movs	r2, #0
 8000344:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer3_flag == 1){
 8000346:	4b60      	ldr	r3, [pc, #384]	@ (80004c8 <fsm_automatic_run+0x204>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	2b01      	cmp	r3, #1
 800034c:	d124      	bne.n	8000398 <fsm_automatic_run+0xd4>
				setTimer3(100);
 800034e:	2064      	movs	r0, #100	@ 0x64
 8000350:	f001 f8c8 	bl	80014e4 <setTimer3>
				updateClockBuffer(r, g);
 8000354:	4b5d      	ldr	r3, [pc, #372]	@ (80004cc <fsm_automatic_run+0x208>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a5d      	ldr	r2, [pc, #372]	@ (80004d0 <fsm_automatic_run+0x20c>)
 800035a:	6812      	ldr	r2, [r2, #0]
 800035c:	4611      	mov	r1, r2
 800035e:	4618      	mov	r0, r3
 8000360:	f000 fdc0 	bl	8000ee4 <updateClockBuffer>
				r--;
 8000364:	4b59      	ldr	r3, [pc, #356]	@ (80004cc <fsm_automatic_run+0x208>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	3b01      	subs	r3, #1
 800036a:	4a58      	ldr	r2, [pc, #352]	@ (80004cc <fsm_automatic_run+0x208>)
 800036c:	6013      	str	r3, [r2, #0]
				g--;
 800036e:	4b58      	ldr	r3, [pc, #352]	@ (80004d0 <fsm_automatic_run+0x20c>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	3b01      	subs	r3, #1
 8000374:	4a56      	ldr	r2, [pc, #344]	@ (80004d0 <fsm_automatic_run+0x20c>)
 8000376:	6013      	str	r3, [r2, #0]
				if(g == 0){
 8000378:	4b55      	ldr	r3, [pc, #340]	@ (80004d0 <fsm_automatic_run+0x20c>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	2b00      	cmp	r3, #0
 800037e:	d103      	bne.n	8000388 <fsm_automatic_run+0xc4>
					g = max_g;
 8000380:	4b54      	ldr	r3, [pc, #336]	@ (80004d4 <fsm_automatic_run+0x210>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a52      	ldr	r2, [pc, #328]	@ (80004d0 <fsm_automatic_run+0x20c>)
 8000386:	6013      	str	r3, [r2, #0]
				}
				if(r == 0){
 8000388:	4b50      	ldr	r3, [pc, #320]	@ (80004cc <fsm_automatic_run+0x208>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	2b00      	cmp	r3, #0
 800038e:	d103      	bne.n	8000398 <fsm_automatic_run+0xd4>
					r = max_r;
 8000390:	4b51      	ldr	r3, [pc, #324]	@ (80004d8 <fsm_automatic_run+0x214>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a4d      	ldr	r2, [pc, #308]	@ (80004cc <fsm_automatic_run+0x208>)
 8000396:	6013      	str	r3, [r2, #0]
				}
				//updateClockBuffer(r, g);
			}
			if(timer1_flag == 1){
 8000398:	4b50      	ldr	r3, [pc, #320]	@ (80004dc <fsm_automatic_run+0x218>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	2b01      	cmp	r3, #1
 800039e:	d111      	bne.n	80003c4 <fsm_automatic_run+0x100>
				status = AMBER_RED;
 80003a0:	4b45      	ldr	r3, [pc, #276]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 80003a2:	2203      	movs	r2, #3
 80003a4:	601a      	str	r2, [r3, #0]
				updateClockBuffer(r, a);
 80003a6:	4b49      	ldr	r3, [pc, #292]	@ (80004cc <fsm_automatic_run+0x208>)
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	4a4d      	ldr	r2, [pc, #308]	@ (80004e0 <fsm_automatic_run+0x21c>)
 80003ac:	6812      	ldr	r2, [r2, #0]
 80003ae:	4611      	mov	r1, r2
 80003b0:	4618      	mov	r0, r3
 80003b2:	f000 fd97 	bl	8000ee4 <updateClockBuffer>
				setTimer1(jump2);
 80003b6:	4b4b      	ldr	r3, [pc, #300]	@ (80004e4 <fsm_automatic_run+0x220>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4618      	mov	r0, r3
 80003bc:	f001 f86a 	bl	8001494 <setTimer1>
				clearAll_led();
 80003c0:	f001 f936 	bl	8001630 <clearAll_led>
			}

			if(isButtonPressed(0) == 1){
 80003c4:	2000      	movs	r0, #0
 80003c6:	f7ff fec1 	bl	800014c <isButtonPressed>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d10a      	bne.n	80003e6 <fsm_automatic_run+0x122>
				status = SETTING_RED;
 80003d0:	4b39      	ldr	r3, [pc, #228]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 80003d2:	2216      	movs	r2, #22
 80003d4:	601a      	str	r2, [r3, #0]
				setTimer1(1);
 80003d6:	2001      	movs	r0, #1
 80003d8:	f001 f85c 	bl	8001494 <setTimer1>
				setTimer2(1);
 80003dc:	2001      	movs	r0, #1
 80003de:	f001 f86d 	bl	80014bc <setTimer2>
				clearAll_led();
 80003e2:	f001 f925 	bl	8001630 <clearAll_led>
			}
			if(isButtonPressed(2) == 1){
 80003e6:	2002      	movs	r0, #2
 80003e8:	f7ff feb0 	bl	800014c <isButtonPressed>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	f040 8123 	bne.w	800063a <fsm_automatic_run+0x376>
				status = MAN_GREEN_RED;
 80003f4:	4b30      	ldr	r3, [pc, #192]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 80003f6:	220c      	movs	r2, #12
 80003f8:	601a      	str	r2, [r3, #0]
				clearAll_led();
 80003fa:	f001 f919 	bl	8001630 <clearAll_led>
			}

			break;
 80003fe:	e11c      	b.n	800063a <fsm_automatic_run+0x376>
		case AMBER_RED:
			led_amber_red();
 8000400:	f001 f956 	bl	80016b0 <led_amber_red>
			if(timer2_flag == 1){
 8000404:	4b2e      	ldr	r3, [pc, #184]	@ (80004c0 <fsm_automatic_run+0x1fc>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	2b01      	cmp	r3, #1
 800040a:	d113      	bne.n	8000434 <fsm_automatic_run+0x170>
				setTimer2(5);
 800040c:	2005      	movs	r0, #5
 800040e:	f001 f855 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 8000412:	4b2c      	ldr	r3, [pc, #176]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4618      	mov	r0, r3
 8000418:	f000 fcda 	bl	8000dd0 <update7SEG>
				index_led ++;
 800041c:	4b29      	ldr	r3, [pc, #164]	@ (80004c4 <fsm_automatic_run+0x200>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	3301      	adds	r3, #1
 8000422:	4a28      	ldr	r2, [pc, #160]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000424:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 8000426:	4b27      	ldr	r3, [pc, #156]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2b03      	cmp	r3, #3
 800042c:	dd02      	ble.n	8000434 <fsm_automatic_run+0x170>
					index_led = 0;
 800042e:	4b25      	ldr	r3, [pc, #148]	@ (80004c4 <fsm_automatic_run+0x200>)
 8000430:	2200      	movs	r2, #0
 8000432:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer3_flag == 1){
 8000434:	4b24      	ldr	r3, [pc, #144]	@ (80004c8 <fsm_automatic_run+0x204>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	2b01      	cmp	r3, #1
 800043a:	d124      	bne.n	8000486 <fsm_automatic_run+0x1c2>
				setTimer3(100);
 800043c:	2064      	movs	r0, #100	@ 0x64
 800043e:	f001 f851 	bl	80014e4 <setTimer3>
				updateClockBuffer(r, a);
 8000442:	4b22      	ldr	r3, [pc, #136]	@ (80004cc <fsm_automatic_run+0x208>)
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	4a26      	ldr	r2, [pc, #152]	@ (80004e0 <fsm_automatic_run+0x21c>)
 8000448:	6812      	ldr	r2, [r2, #0]
 800044a:	4611      	mov	r1, r2
 800044c:	4618      	mov	r0, r3
 800044e:	f000 fd49 	bl	8000ee4 <updateClockBuffer>
				r--;
 8000452:	4b1e      	ldr	r3, [pc, #120]	@ (80004cc <fsm_automatic_run+0x208>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	3b01      	subs	r3, #1
 8000458:	4a1c      	ldr	r2, [pc, #112]	@ (80004cc <fsm_automatic_run+0x208>)
 800045a:	6013      	str	r3, [r2, #0]
				a--;
 800045c:	4b20      	ldr	r3, [pc, #128]	@ (80004e0 <fsm_automatic_run+0x21c>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	3b01      	subs	r3, #1
 8000462:	4a1f      	ldr	r2, [pc, #124]	@ (80004e0 <fsm_automatic_run+0x21c>)
 8000464:	6013      	str	r3, [r2, #0]

				if(a == 0){
 8000466:	4b1e      	ldr	r3, [pc, #120]	@ (80004e0 <fsm_automatic_run+0x21c>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	2b00      	cmp	r3, #0
 800046c:	d103      	bne.n	8000476 <fsm_automatic_run+0x1b2>
					a = max_a;
 800046e:	4b1e      	ldr	r3, [pc, #120]	@ (80004e8 <fsm_automatic_run+0x224>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a1b      	ldr	r2, [pc, #108]	@ (80004e0 <fsm_automatic_run+0x21c>)
 8000474:	6013      	str	r3, [r2, #0]
				}
				if(r == 0){
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <fsm_automatic_run+0x208>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d103      	bne.n	8000486 <fsm_automatic_run+0x1c2>
					r = max_r;
 800047e:	4b16      	ldr	r3, [pc, #88]	@ (80004d8 <fsm_automatic_run+0x214>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a12      	ldr	r2, [pc, #72]	@ (80004cc <fsm_automatic_run+0x208>)
 8000484:	6013      	str	r3, [r2, #0]
				}
			}

			if(timer1_flag == 1){
 8000486:	4b15      	ldr	r3, [pc, #84]	@ (80004dc <fsm_automatic_run+0x218>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	2b01      	cmp	r3, #1
 800048c:	f040 80d7 	bne.w	800063e <fsm_automatic_run+0x37a>
				status = RED_GREEN;
 8000490:	4b09      	ldr	r3, [pc, #36]	@ (80004b8 <fsm_automatic_run+0x1f4>)
 8000492:	2204      	movs	r2, #4
 8000494:	601a      	str	r2, [r3, #0]
				updateClockBuffer(g, r);
 8000496:	4b0e      	ldr	r3, [pc, #56]	@ (80004d0 <fsm_automatic_run+0x20c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4a0c      	ldr	r2, [pc, #48]	@ (80004cc <fsm_automatic_run+0x208>)
 800049c:	6812      	ldr	r2, [r2, #0]
 800049e:	4611      	mov	r1, r2
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 fd1f 	bl	8000ee4 <updateClockBuffer>
				setTimer1(jump1);
 80004a6:	4b05      	ldr	r3, [pc, #20]	@ (80004bc <fsm_automatic_run+0x1f8>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4618      	mov	r0, r3
 80004ac:	f000 fff2 	bl	8001494 <setTimer1>
				clearAll_led();
 80004b0:	f001 f8be 	bl	8001630 <clearAll_led>
			}
			break;
 80004b4:	e0c3      	b.n	800063e <fsm_automatic_run+0x37a>
 80004b6:	bf00      	nop
 80004b8:	20000034 	.word	0x20000034
 80004bc:	20000044 	.word	0x20000044
 80004c0:	20000160 	.word	0x20000160
 80004c4:	20000168 	.word	0x20000168
 80004c8:	20000164 	.word	0x20000164
 80004cc:	20000038 	.word	0x20000038
 80004d0:	2000003c 	.word	0x2000003c
 80004d4:	20000050 	.word	0x20000050
 80004d8:	2000004c 	.word	0x2000004c
 80004dc:	2000015c 	.word	0x2000015c
 80004e0:	20000040 	.word	0x20000040
 80004e4:	20000048 	.word	0x20000048
 80004e8:	20000054 	.word	0x20000054
		case RED_GREEN:
			led_red_green();
 80004ec:	f001 f8f2 	bl	80016d4 <led_red_green>
			if(timer2_flag == 1){
 80004f0:	4b56      	ldr	r3, [pc, #344]	@ (800064c <fsm_automatic_run+0x388>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d113      	bne.n	8000520 <fsm_automatic_run+0x25c>
				setTimer2(5);
 80004f8:	2005      	movs	r0, #5
 80004fa:	f000 ffdf 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 80004fe:	4b54      	ldr	r3, [pc, #336]	@ (8000650 <fsm_automatic_run+0x38c>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	4618      	mov	r0, r3
 8000504:	f000 fc64 	bl	8000dd0 <update7SEG>
				index_led ++;
 8000508:	4b51      	ldr	r3, [pc, #324]	@ (8000650 <fsm_automatic_run+0x38c>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	3301      	adds	r3, #1
 800050e:	4a50      	ldr	r2, [pc, #320]	@ (8000650 <fsm_automatic_run+0x38c>)
 8000510:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 8000512:	4b4f      	ldr	r3, [pc, #316]	@ (8000650 <fsm_automatic_run+0x38c>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	2b03      	cmp	r3, #3
 8000518:	dd02      	ble.n	8000520 <fsm_automatic_run+0x25c>
					index_led = 0;
 800051a:	4b4d      	ldr	r3, [pc, #308]	@ (8000650 <fsm_automatic_run+0x38c>)
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer3_flag == 1){
 8000520:	4b4c      	ldr	r3, [pc, #304]	@ (8000654 <fsm_automatic_run+0x390>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b01      	cmp	r3, #1
 8000526:	d124      	bne.n	8000572 <fsm_automatic_run+0x2ae>
				setTimer3(100);
 8000528:	2064      	movs	r0, #100	@ 0x64
 800052a:	f000 ffdb 	bl	80014e4 <setTimer3>
				updateClockBuffer(g, r);
 800052e:	4b4a      	ldr	r3, [pc, #296]	@ (8000658 <fsm_automatic_run+0x394>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	4a4a      	ldr	r2, [pc, #296]	@ (800065c <fsm_automatic_run+0x398>)
 8000534:	6812      	ldr	r2, [r2, #0]
 8000536:	4611      	mov	r1, r2
 8000538:	4618      	mov	r0, r3
 800053a:	f000 fcd3 	bl	8000ee4 <updateClockBuffer>
				r--;
 800053e:	4b47      	ldr	r3, [pc, #284]	@ (800065c <fsm_automatic_run+0x398>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	3b01      	subs	r3, #1
 8000544:	4a45      	ldr	r2, [pc, #276]	@ (800065c <fsm_automatic_run+0x398>)
 8000546:	6013      	str	r3, [r2, #0]
				g--;
 8000548:	4b43      	ldr	r3, [pc, #268]	@ (8000658 <fsm_automatic_run+0x394>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	3b01      	subs	r3, #1
 800054e:	4a42      	ldr	r2, [pc, #264]	@ (8000658 <fsm_automatic_run+0x394>)
 8000550:	6013      	str	r3, [r2, #0]

				if(g == 0){
 8000552:	4b41      	ldr	r3, [pc, #260]	@ (8000658 <fsm_automatic_run+0x394>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d103      	bne.n	8000562 <fsm_automatic_run+0x29e>
					g = max_g;
 800055a:	4b41      	ldr	r3, [pc, #260]	@ (8000660 <fsm_automatic_run+0x39c>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	4a3e      	ldr	r2, [pc, #248]	@ (8000658 <fsm_automatic_run+0x394>)
 8000560:	6013      	str	r3, [r2, #0]
				}
				if(r == 0){
 8000562:	4b3e      	ldr	r3, [pc, #248]	@ (800065c <fsm_automatic_run+0x398>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	2b00      	cmp	r3, #0
 8000568:	d103      	bne.n	8000572 <fsm_automatic_run+0x2ae>
					r = max_r;
 800056a:	4b3e      	ldr	r3, [pc, #248]	@ (8000664 <fsm_automatic_run+0x3a0>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a3b      	ldr	r2, [pc, #236]	@ (800065c <fsm_automatic_run+0x398>)
 8000570:	6013      	str	r3, [r2, #0]
				}

			}

			if(timer1_flag == 1){
 8000572:	4b3d      	ldr	r3, [pc, #244]	@ (8000668 <fsm_automatic_run+0x3a4>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d163      	bne.n	8000642 <fsm_automatic_run+0x37e>
				status = RED_AMBER;
 800057a:	4b3c      	ldr	r3, [pc, #240]	@ (800066c <fsm_automatic_run+0x3a8>)
 800057c:	2205      	movs	r2, #5
 800057e:	601a      	str	r2, [r3, #0]
				updateClockBuffer(a, r);
 8000580:	4b3b      	ldr	r3, [pc, #236]	@ (8000670 <fsm_automatic_run+0x3ac>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a35      	ldr	r2, [pc, #212]	@ (800065c <fsm_automatic_run+0x398>)
 8000586:	6812      	ldr	r2, [r2, #0]
 8000588:	4611      	mov	r1, r2
 800058a:	4618      	mov	r0, r3
 800058c:	f000 fcaa 	bl	8000ee4 <updateClockBuffer>
				setTimer1(jump2);
 8000590:	4b38      	ldr	r3, [pc, #224]	@ (8000674 <fsm_automatic_run+0x3b0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4618      	mov	r0, r3
 8000596:	f000 ff7d 	bl	8001494 <setTimer1>
				clearAll_led();
 800059a:	f001 f849 	bl	8001630 <clearAll_led>
			}
			break;
 800059e:	e050      	b.n	8000642 <fsm_automatic_run+0x37e>
		case RED_AMBER:
			led_red_amber();
 80005a0:	f001 f8aa 	bl	80016f8 <led_red_amber>
			if(timer2_flag == 1){
 80005a4:	4b29      	ldr	r3, [pc, #164]	@ (800064c <fsm_automatic_run+0x388>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d113      	bne.n	80005d4 <fsm_automatic_run+0x310>
				setTimer2(5);
 80005ac:	2005      	movs	r0, #5
 80005ae:	f000 ff85 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 80005b2:	4b27      	ldr	r3, [pc, #156]	@ (8000650 <fsm_automatic_run+0x38c>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 fc0a 	bl	8000dd0 <update7SEG>
				index_led ++;
 80005bc:	4b24      	ldr	r3, [pc, #144]	@ (8000650 <fsm_automatic_run+0x38c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	3301      	adds	r3, #1
 80005c2:	4a23      	ldr	r2, [pc, #140]	@ (8000650 <fsm_automatic_run+0x38c>)
 80005c4:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 80005c6:	4b22      	ldr	r3, [pc, #136]	@ (8000650 <fsm_automatic_run+0x38c>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b03      	cmp	r3, #3
 80005cc:	dd02      	ble.n	80005d4 <fsm_automatic_run+0x310>
					index_led = 0;
 80005ce:	4b20      	ldr	r3, [pc, #128]	@ (8000650 <fsm_automatic_run+0x38c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer3_flag == 1){
 80005d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000654 <fsm_automatic_run+0x390>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	2b01      	cmp	r3, #1
 80005da:	d124      	bne.n	8000626 <fsm_automatic_run+0x362>
				setTimer3(100);
 80005dc:	2064      	movs	r0, #100	@ 0x64
 80005de:	f000 ff81 	bl	80014e4 <setTimer3>
				updateClockBuffer(r, a);
 80005e2:	4b1e      	ldr	r3, [pc, #120]	@ (800065c <fsm_automatic_run+0x398>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a22      	ldr	r2, [pc, #136]	@ (8000670 <fsm_automatic_run+0x3ac>)
 80005e8:	6812      	ldr	r2, [r2, #0]
 80005ea:	4611      	mov	r1, r2
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fc79 	bl	8000ee4 <updateClockBuffer>
				r--;
 80005f2:	4b1a      	ldr	r3, [pc, #104]	@ (800065c <fsm_automatic_run+0x398>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	3b01      	subs	r3, #1
 80005f8:	4a18      	ldr	r2, [pc, #96]	@ (800065c <fsm_automatic_run+0x398>)
 80005fa:	6013      	str	r3, [r2, #0]
				a--;
 80005fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000670 <fsm_automatic_run+0x3ac>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	3b01      	subs	r3, #1
 8000602:	4a1b      	ldr	r2, [pc, #108]	@ (8000670 <fsm_automatic_run+0x3ac>)
 8000604:	6013      	str	r3, [r2, #0]

				if(a == 0){
 8000606:	4b1a      	ldr	r3, [pc, #104]	@ (8000670 <fsm_automatic_run+0x3ac>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b00      	cmp	r3, #0
 800060c:	d103      	bne.n	8000616 <fsm_automatic_run+0x352>
					a = max_a;
 800060e:	4b1a      	ldr	r3, [pc, #104]	@ (8000678 <fsm_automatic_run+0x3b4>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <fsm_automatic_run+0x3ac>)
 8000614:	6013      	str	r3, [r2, #0]
				}
				if(r == 0){
 8000616:	4b11      	ldr	r3, [pc, #68]	@ (800065c <fsm_automatic_run+0x398>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d103      	bne.n	8000626 <fsm_automatic_run+0x362>
					r = max_r;
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <fsm_automatic_run+0x3a0>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	4a0e      	ldr	r2, [pc, #56]	@ (800065c <fsm_automatic_run+0x398>)
 8000624:	6013      	str	r3, [r2, #0]
				}
			}

			if(timer1_flag == 1){
 8000626:	4b10      	ldr	r3, [pc, #64]	@ (8000668 <fsm_automatic_run+0x3a4>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d10b      	bne.n	8000646 <fsm_automatic_run+0x382>
				status = INIT;
 800062e:	4b0f      	ldr	r3, [pc, #60]	@ (800066c <fsm_automatic_run+0x3a8>)
 8000630:	2201      	movs	r2, #1
 8000632:	601a      	str	r2, [r3, #0]
			}
			break;
 8000634:	e007      	b.n	8000646 <fsm_automatic_run+0x382>
		default:
			break;
 8000636:	bf00      	nop
 8000638:	e006      	b.n	8000648 <fsm_automatic_run+0x384>
			break;
 800063a:	bf00      	nop
 800063c:	e004      	b.n	8000648 <fsm_automatic_run+0x384>
			break;
 800063e:	bf00      	nop
 8000640:	e002      	b.n	8000648 <fsm_automatic_run+0x384>
			break;
 8000642:	bf00      	nop
 8000644:	e000      	b.n	8000648 <fsm_automatic_run+0x384>
			break;
 8000646:	bf00      	nop
	}
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000160 	.word	0x20000160
 8000650:	20000168 	.word	0x20000168
 8000654:	20000164 	.word	0x20000164
 8000658:	2000003c 	.word	0x2000003c
 800065c:	20000038 	.word	0x20000038
 8000660:	20000050 	.word	0x20000050
 8000664:	2000004c 	.word	0x2000004c
 8000668:	2000015c 	.word	0x2000015c
 800066c:	20000034 	.word	0x20000034
 8000670:	20000040 	.word	0x20000040
 8000674:	20000048 	.word	0x20000048
 8000678:	20000054 	.word	0x20000054

0800067c <fsm_manual_run>:
 *  Created on: Nov 30, 2024
 *      Author: ASUS
 */
#include "fsm_manual.h"

void fsm_manual_run(){
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	switch(status){
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <fsm_manual_run+0xbc>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	3b0c      	subs	r3, #12
 8000686:	2b03      	cmp	r3, #3
 8000688:	d849      	bhi.n	800071e <fsm_manual_run+0xa2>
 800068a:	a201      	add	r2, pc, #4	@ (adr r2, 8000690 <fsm_manual_run+0x14>)
 800068c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000690:	080006a1 	.word	0x080006a1
 8000694:	080006bd 	.word	0x080006bd
 8000698:	080006d9 	.word	0x080006d9
 800069c:	080006f5 	.word	0x080006f5
		case MAN_GREEN_RED:
			led_green_red();
 80006a0:	f000 fff2 	bl	8001688 <led_green_red>
			if(isButtonPressed(2)== 1){
 80006a4:	2002      	movs	r0, #2
 80006a6:	f7ff fd51 	bl	800014c <isButtonPressed>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b01      	cmp	r3, #1
 80006ae:	d12f      	bne.n	8000710 <fsm_manual_run+0x94>
				status = MAN_AMBER_RED;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <fsm_manual_run+0xbc>)
 80006b2:	220d      	movs	r2, #13
 80006b4:	601a      	str	r2, [r3, #0]
				clearAll_led();
 80006b6:	f000 ffbb 	bl	8001630 <clearAll_led>
			}
		break;
 80006ba:	e029      	b.n	8000710 <fsm_manual_run+0x94>
		case MAN_AMBER_RED:
			led_amber_red();
 80006bc:	f000 fff8 	bl	80016b0 <led_amber_red>
			if(isButtonPressed(2)== 1){
 80006c0:	2002      	movs	r0, #2
 80006c2:	f7ff fd43 	bl	800014c <isButtonPressed>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d123      	bne.n	8000714 <fsm_manual_run+0x98>
				status = MAN_RED_GREEN;
 80006cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000738 <fsm_manual_run+0xbc>)
 80006ce:	220e      	movs	r2, #14
 80006d0:	601a      	str	r2, [r3, #0]
				clearAll_led();
 80006d2:	f000 ffad 	bl	8001630 <clearAll_led>
			}
		break;
 80006d6:	e01d      	b.n	8000714 <fsm_manual_run+0x98>
		case MAN_RED_GREEN:
			led_red_green();
 80006d8:	f000 fffc 	bl	80016d4 <led_red_green>
			if(isButtonPressed(2)== 1){
 80006dc:	2002      	movs	r0, #2
 80006de:	f7ff fd35 	bl	800014c <isButtonPressed>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b01      	cmp	r3, #1
 80006e6:	d117      	bne.n	8000718 <fsm_manual_run+0x9c>
				status = MAN_RED_AMBER;
 80006e8:	4b13      	ldr	r3, [pc, #76]	@ (8000738 <fsm_manual_run+0xbc>)
 80006ea:	220f      	movs	r2, #15
 80006ec:	601a      	str	r2, [r3, #0]
				clearAll_led();
 80006ee:	f000 ff9f 	bl	8001630 <clearAll_led>
			}
		break;
 80006f2:	e011      	b.n	8000718 <fsm_manual_run+0x9c>
		case MAN_RED_AMBER:
			led_red_amber();
 80006f4:	f001 f800 	bl	80016f8 <led_red_amber>
			if(isButtonPressed(2)== 1){
 80006f8:	2002      	movs	r0, #2
 80006fa:	f7ff fd27 	bl	800014c <isButtonPressed>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b01      	cmp	r3, #1
 8000702:	d10b      	bne.n	800071c <fsm_manual_run+0xa0>
				status = MAN_GREEN_RED;
 8000704:	4b0c      	ldr	r3, [pc, #48]	@ (8000738 <fsm_manual_run+0xbc>)
 8000706:	220c      	movs	r2, #12
 8000708:	601a      	str	r2, [r3, #0]
				clearAll_led();
 800070a:	f000 ff91 	bl	8001630 <clearAll_led>
			}
		break;
 800070e:	e005      	b.n	800071c <fsm_manual_run+0xa0>
		break;
 8000710:	bf00      	nop
 8000712:	e004      	b.n	800071e <fsm_manual_run+0xa2>
		break;
 8000714:	bf00      	nop
 8000716:	e002      	b.n	800071e <fsm_manual_run+0xa2>
		break;
 8000718:	bf00      	nop
 800071a:	e000      	b.n	800071e <fsm_manual_run+0xa2>
		break;
 800071c:	bf00      	nop
	}
	if(isButtonPressed(0) == 1){
 800071e:	2000      	movs	r0, #0
 8000720:	f7ff fd14 	bl	800014c <isButtonPressed>
 8000724:	4603      	mov	r3, r0
 8000726:	2b01      	cmp	r3, #1
 8000728:	d104      	bne.n	8000734 <fsm_manual_run+0xb8>
		status = INIT;
 800072a:	4b03      	ldr	r3, [pc, #12]	@ (8000738 <fsm_manual_run+0xbc>)
 800072c:	2201      	movs	r2, #1
 800072e:	601a      	str	r2, [r3, #0]
		clearAll_led();
 8000730:	f000 ff7e 	bl	8001630 <clearAll_led>
	}

}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20000034 	.word	0x20000034

0800073c <fsm_setting_run>:
 *
 *  Created on: Nov 30, 2024
 *      Author: ASUS
 */
#include "fsm_setting.h"
void fsm_setting_run(){
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
	switch(status){
 8000740:	4b7e      	ldr	r3, [pc, #504]	@ (800093c <fsm_setting_run+0x200>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	2b18      	cmp	r3, #24
 8000746:	f000 8081 	beq.w	800084c <fsm_setting_run+0x110>
 800074a:	2b18      	cmp	r3, #24
 800074c:	f300 818b 	bgt.w	8000a66 <fsm_setting_run+0x32a>
 8000750:	2b16      	cmp	r3, #22
 8000752:	d003      	beq.n	800075c <fsm_setting_run+0x20>
 8000754:	2b17      	cmp	r3, #23
 8000756:	f000 810d 	beq.w	8000974 <fsm_setting_run+0x238>
				value = 1;
				clearAll_led();
			}
			break;
		default:
			break;
 800075a:	e184      	b.n	8000a66 <fsm_setting_run+0x32a>
			updateClockBuffer(value, 2);
 800075c:	4b78      	ldr	r3, [pc, #480]	@ (8000940 <fsm_setting_run+0x204>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2102      	movs	r1, #2
 8000762:	4618      	mov	r0, r3
 8000764:	f000 fbbe 	bl	8000ee4 <updateClockBuffer>
			if(timer2_flag == 1){
 8000768:	4b76      	ldr	r3, [pc, #472]	@ (8000944 <fsm_setting_run+0x208>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d113      	bne.n	8000798 <fsm_setting_run+0x5c>
				setTimer2(25);
 8000770:	2019      	movs	r0, #25
 8000772:	f000 fea3 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 8000776:	4b74      	ldr	r3, [pc, #464]	@ (8000948 <fsm_setting_run+0x20c>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4618      	mov	r0, r3
 800077c:	f000 fb28 	bl	8000dd0 <update7SEG>
				index_led ++;
 8000780:	4b71      	ldr	r3, [pc, #452]	@ (8000948 <fsm_setting_run+0x20c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3301      	adds	r3, #1
 8000786:	4a70      	ldr	r2, [pc, #448]	@ (8000948 <fsm_setting_run+0x20c>)
 8000788:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 800078a:	4b6f      	ldr	r3, [pc, #444]	@ (8000948 <fsm_setting_run+0x20c>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b03      	cmp	r3, #3
 8000790:	dd02      	ble.n	8000798 <fsm_setting_run+0x5c>
					index_led = 0;
 8000792:	4b6d      	ldr	r3, [pc, #436]	@ (8000948 <fsm_setting_run+0x20c>)
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
			if(timer1_flag == 1){
 8000798:	4b6c      	ldr	r3, [pc, #432]	@ (800094c <fsm_setting_run+0x210>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	2b01      	cmp	r3, #1
 800079e:	d104      	bne.n	80007aa <fsm_setting_run+0x6e>
				setTimer1(50);
 80007a0:	2032      	movs	r0, #50	@ 0x32
 80007a2:	f000 fe77 	bl	8001494 <setTimer1>
				led_red_blinking();
 80007a6:	f000 ffb9 	bl	800171c <led_red_blinking>
			if(isButtonPressed(1) == 1){
 80007aa:	2001      	movs	r0, #1
 80007ac:	f7ff fcce 	bl	800014c <isButtonPressed>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b01      	cmp	r3, #1
 80007b4:	d104      	bne.n	80007c0 <fsm_setting_run+0x84>
				value++;
 80007b6:	4b62      	ldr	r3, [pc, #392]	@ (8000940 <fsm_setting_run+0x204>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	3301      	adds	r3, #1
 80007bc:	4a60      	ldr	r2, [pc, #384]	@ (8000940 <fsm_setting_run+0x204>)
 80007be:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2) == 1){
 80007c0:	2002      	movs	r0, #2
 80007c2:	f7ff fcc3 	bl	800014c <isButtonPressed>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b01      	cmp	r3, #1
 80007ca:	d132      	bne.n	8000832 <fsm_setting_run+0xf6>
				max_r = value;
 80007cc:	4b5c      	ldr	r3, [pc, #368]	@ (8000940 <fsm_setting_run+0x204>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a5f      	ldr	r2, [pc, #380]	@ (8000950 <fsm_setting_run+0x214>)
 80007d2:	6013      	str	r3, [r2, #0]
				max_a = value*2/5;
 80007d4:	4b5a      	ldr	r3, [pc, #360]	@ (8000940 <fsm_setting_run+0x204>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	4a5e      	ldr	r2, [pc, #376]	@ (8000954 <fsm_setting_run+0x218>)
 80007dc:	fb82 1203 	smull	r1, r2, r2, r3
 80007e0:	1052      	asrs	r2, r2, #1
 80007e2:	17db      	asrs	r3, r3, #31
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	4a5c      	ldr	r2, [pc, #368]	@ (8000958 <fsm_setting_run+0x21c>)
 80007e8:	6013      	str	r3, [r2, #0]
				max_g = max_r - max_a;
 80007ea:	4b59      	ldr	r3, [pc, #356]	@ (8000950 <fsm_setting_run+0x214>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	4b5a      	ldr	r3, [pc, #360]	@ (8000958 <fsm_setting_run+0x21c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	1ad3      	subs	r3, r2, r3
 80007f4:	4a59      	ldr	r2, [pc, #356]	@ (800095c <fsm_setting_run+0x220>)
 80007f6:	6013      	str	r3, [r2, #0]
				r = value;
 80007f8:	4b51      	ldr	r3, [pc, #324]	@ (8000940 <fsm_setting_run+0x204>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a58      	ldr	r2, [pc, #352]	@ (8000960 <fsm_setting_run+0x224>)
 80007fe:	6013      	str	r3, [r2, #0]
				a = max_a;
 8000800:	4b55      	ldr	r3, [pc, #340]	@ (8000958 <fsm_setting_run+0x21c>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a57      	ldr	r2, [pc, #348]	@ (8000964 <fsm_setting_run+0x228>)
 8000806:	6013      	str	r3, [r2, #0]
				g = max_g;
 8000808:	4b54      	ldr	r3, [pc, #336]	@ (800095c <fsm_setting_run+0x220>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a56      	ldr	r2, [pc, #344]	@ (8000968 <fsm_setting_run+0x22c>)
 800080e:	6013      	str	r3, [r2, #0]
				jump1 = g * 100;
 8000810:	4b55      	ldr	r3, [pc, #340]	@ (8000968 <fsm_setting_run+0x22c>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2264      	movs	r2, #100	@ 0x64
 8000816:	fb02 f303 	mul.w	r3, r2, r3
 800081a:	4a54      	ldr	r2, [pc, #336]	@ (800096c <fsm_setting_run+0x230>)
 800081c:	6013      	str	r3, [r2, #0]
				jump2 = a * 100;
 800081e:	4b51      	ldr	r3, [pc, #324]	@ (8000964 <fsm_setting_run+0x228>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2264      	movs	r2, #100	@ 0x64
 8000824:	fb02 f303 	mul.w	r3, r2, r3
 8000828:	4a51      	ldr	r2, [pc, #324]	@ (8000970 <fsm_setting_run+0x234>)
 800082a:	6013      	str	r3, [r2, #0]
				status = INIT;
 800082c:	4b43      	ldr	r3, [pc, #268]	@ (800093c <fsm_setting_run+0x200>)
 800082e:	2201      	movs	r2, #1
 8000830:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)== 1){
 8000832:	2000      	movs	r0, #0
 8000834:	f7ff fc8a 	bl	800014c <isButtonPressed>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	f040 8115 	bne.w	8000a6a <fsm_setting_run+0x32e>
				status = SETTING_AMBER;
 8000840:	4b3e      	ldr	r3, [pc, #248]	@ (800093c <fsm_setting_run+0x200>)
 8000842:	2218      	movs	r2, #24
 8000844:	601a      	str	r2, [r3, #0]
				clearAll_led();
 8000846:	f000 fef3 	bl	8001630 <clearAll_led>
			break;
 800084a:	e10e      	b.n	8000a6a <fsm_setting_run+0x32e>
			updateClockBuffer(value, 3);
 800084c:	4b3c      	ldr	r3, [pc, #240]	@ (8000940 <fsm_setting_run+0x204>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2103      	movs	r1, #3
 8000852:	4618      	mov	r0, r3
 8000854:	f000 fb46 	bl	8000ee4 <updateClockBuffer>
			if(timer2_flag == 1){
 8000858:	4b3a      	ldr	r3, [pc, #232]	@ (8000944 <fsm_setting_run+0x208>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d113      	bne.n	8000888 <fsm_setting_run+0x14c>
				setTimer2(25);
 8000860:	2019      	movs	r0, #25
 8000862:	f000 fe2b 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 8000866:	4b38      	ldr	r3, [pc, #224]	@ (8000948 <fsm_setting_run+0x20c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4618      	mov	r0, r3
 800086c:	f000 fab0 	bl	8000dd0 <update7SEG>
				index_led ++;
 8000870:	4b35      	ldr	r3, [pc, #212]	@ (8000948 <fsm_setting_run+0x20c>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	3301      	adds	r3, #1
 8000876:	4a34      	ldr	r2, [pc, #208]	@ (8000948 <fsm_setting_run+0x20c>)
 8000878:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 800087a:	4b33      	ldr	r3, [pc, #204]	@ (8000948 <fsm_setting_run+0x20c>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b03      	cmp	r3, #3
 8000880:	dd02      	ble.n	8000888 <fsm_setting_run+0x14c>
					index_led = 0;
 8000882:	4b31      	ldr	r3, [pc, #196]	@ (8000948 <fsm_setting_run+0x20c>)
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
			if(timer1_flag == 1){
 8000888:	4b30      	ldr	r3, [pc, #192]	@ (800094c <fsm_setting_run+0x210>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	2b01      	cmp	r3, #1
 800088e:	d104      	bne.n	800089a <fsm_setting_run+0x15e>
				setTimer1(50);
 8000890:	2032      	movs	r0, #50	@ 0x32
 8000892:	f000 fdff 	bl	8001494 <setTimer1>
				led_amber_blinking();
 8000896:	f000 ff51 	bl	800173c <led_amber_blinking>
			if(isButtonPressed(1) == 1){
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff fc56 	bl	800014c <isButtonPressed>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d104      	bne.n	80008b0 <fsm_setting_run+0x174>
				value++;
 80008a6:	4b26      	ldr	r3, [pc, #152]	@ (8000940 <fsm_setting_run+0x204>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	3301      	adds	r3, #1
 80008ac:	4a24      	ldr	r2, [pc, #144]	@ (8000940 <fsm_setting_run+0x204>)
 80008ae:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2) == 1){
 80008b0:	2002      	movs	r0, #2
 80008b2:	f7ff fc4b 	bl	800014c <isButtonPressed>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d132      	bne.n	8000922 <fsm_setting_run+0x1e6>
				max_r = 5*value/2;
 80008bc:	4b20      	ldr	r3, [pc, #128]	@ (8000940 <fsm_setting_run+0x204>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4613      	mov	r3, r2
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	4413      	add	r3, r2
 80008c6:	0fda      	lsrs	r2, r3, #31
 80008c8:	4413      	add	r3, r2
 80008ca:	105b      	asrs	r3, r3, #1
 80008cc:	461a      	mov	r2, r3
 80008ce:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <fsm_setting_run+0x214>)
 80008d0:	601a      	str	r2, [r3, #0]
				max_a = value;
 80008d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <fsm_setting_run+0x204>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a20      	ldr	r2, [pc, #128]	@ (8000958 <fsm_setting_run+0x21c>)
 80008d8:	6013      	str	r3, [r2, #0]
				max_g = max_r - max_a;
 80008da:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <fsm_setting_run+0x214>)
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	4b1e      	ldr	r3, [pc, #120]	@ (8000958 <fsm_setting_run+0x21c>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	4a1d      	ldr	r2, [pc, #116]	@ (800095c <fsm_setting_run+0x220>)
 80008e6:	6013      	str	r3, [r2, #0]
				r = max_r;
 80008e8:	4b19      	ldr	r3, [pc, #100]	@ (8000950 <fsm_setting_run+0x214>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000960 <fsm_setting_run+0x224>)
 80008ee:	6013      	str	r3, [r2, #0]
				a = value;
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <fsm_setting_run+0x204>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a1b      	ldr	r2, [pc, #108]	@ (8000964 <fsm_setting_run+0x228>)
 80008f6:	6013      	str	r3, [r2, #0]
				g = max_g;
 80008f8:	4b18      	ldr	r3, [pc, #96]	@ (800095c <fsm_setting_run+0x220>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000968 <fsm_setting_run+0x22c>)
 80008fe:	6013      	str	r3, [r2, #0]
				jump1 = g * 100;
 8000900:	4b19      	ldr	r3, [pc, #100]	@ (8000968 <fsm_setting_run+0x22c>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2264      	movs	r2, #100	@ 0x64
 8000906:	fb02 f303 	mul.w	r3, r2, r3
 800090a:	4a18      	ldr	r2, [pc, #96]	@ (800096c <fsm_setting_run+0x230>)
 800090c:	6013      	str	r3, [r2, #0]
				jump2 = a * 100;
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <fsm_setting_run+0x228>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2264      	movs	r2, #100	@ 0x64
 8000914:	fb02 f303 	mul.w	r3, r2, r3
 8000918:	4a15      	ldr	r2, [pc, #84]	@ (8000970 <fsm_setting_run+0x234>)
 800091a:	6013      	str	r3, [r2, #0]
				status = INIT;
 800091c:	4b07      	ldr	r3, [pc, #28]	@ (800093c <fsm_setting_run+0x200>)
 800091e:	2201      	movs	r2, #1
 8000920:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)== 1){
 8000922:	2000      	movs	r0, #0
 8000924:	f7ff fc12 	bl	800014c <isButtonPressed>
 8000928:	4603      	mov	r3, r0
 800092a:	2b01      	cmp	r3, #1
 800092c:	f040 809f 	bne.w	8000a6e <fsm_setting_run+0x332>
				status = SETTING_GREEN;
 8000930:	4b02      	ldr	r3, [pc, #8]	@ (800093c <fsm_setting_run+0x200>)
 8000932:	2217      	movs	r2, #23
 8000934:	601a      	str	r2, [r3, #0]
				clearAll_led();
 8000936:	f000 fe7b 	bl	8001630 <clearAll_led>
			break;
 800093a:	e098      	b.n	8000a6e <fsm_setting_run+0x332>
 800093c:	20000034 	.word	0x20000034
 8000940:	20000058 	.word	0x20000058
 8000944:	20000160 	.word	0x20000160
 8000948:	20000168 	.word	0x20000168
 800094c:	2000015c 	.word	0x2000015c
 8000950:	2000004c 	.word	0x2000004c
 8000954:	66666667 	.word	0x66666667
 8000958:	20000054 	.word	0x20000054
 800095c:	20000050 	.word	0x20000050
 8000960:	20000038 	.word	0x20000038
 8000964:	20000040 	.word	0x20000040
 8000968:	2000003c 	.word	0x2000003c
 800096c:	20000044 	.word	0x20000044
 8000970:	20000048 	.word	0x20000048
			updateClockBuffer(value, 4);
 8000974:	4b40      	ldr	r3, [pc, #256]	@ (8000a78 <fsm_setting_run+0x33c>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2104      	movs	r1, #4
 800097a:	4618      	mov	r0, r3
 800097c:	f000 fab2 	bl	8000ee4 <updateClockBuffer>
			if(timer2_flag == 1){
 8000980:	4b3e      	ldr	r3, [pc, #248]	@ (8000a7c <fsm_setting_run+0x340>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b01      	cmp	r3, #1
 8000986:	d113      	bne.n	80009b0 <fsm_setting_run+0x274>
				setTimer2(25);
 8000988:	2019      	movs	r0, #25
 800098a:	f000 fd97 	bl	80014bc <setTimer2>
				update7SEG(index_led);
 800098e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a80 <fsm_setting_run+0x344>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	4618      	mov	r0, r3
 8000994:	f000 fa1c 	bl	8000dd0 <update7SEG>
				index_led ++;
 8000998:	4b39      	ldr	r3, [pc, #228]	@ (8000a80 <fsm_setting_run+0x344>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	3301      	adds	r3, #1
 800099e:	4a38      	ldr	r2, [pc, #224]	@ (8000a80 <fsm_setting_run+0x344>)
 80009a0:	6013      	str	r3, [r2, #0]
				if(index_led > 3){
 80009a2:	4b37      	ldr	r3, [pc, #220]	@ (8000a80 <fsm_setting_run+0x344>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	2b03      	cmp	r3, #3
 80009a8:	dd02      	ble.n	80009b0 <fsm_setting_run+0x274>
					index_led = 0;
 80009aa:	4b35      	ldr	r3, [pc, #212]	@ (8000a80 <fsm_setting_run+0x344>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
			if(timer1_flag == 1){
 80009b0:	4b34      	ldr	r3, [pc, #208]	@ (8000a84 <fsm_setting_run+0x348>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d104      	bne.n	80009c2 <fsm_setting_run+0x286>
				setTimer1(50);
 80009b8:	2032      	movs	r0, #50	@ 0x32
 80009ba:	f000 fd6b 	bl	8001494 <setTimer1>
				led_green_blinking();
 80009be:	f000 fecd 	bl	800175c <led_green_blinking>
			if(isButtonPressed(1) == 1){
 80009c2:	2001      	movs	r0, #1
 80009c4:	f7ff fbc2 	bl	800014c <isButtonPressed>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d104      	bne.n	80009d8 <fsm_setting_run+0x29c>
				value++;
 80009ce:	4b2a      	ldr	r3, [pc, #168]	@ (8000a78 <fsm_setting_run+0x33c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	3301      	adds	r3, #1
 80009d4:	4a28      	ldr	r2, [pc, #160]	@ (8000a78 <fsm_setting_run+0x33c>)
 80009d6:	6013      	str	r3, [r2, #0]
			if(isButtonPressed(2) == 1){
 80009d8:	2002      	movs	r0, #2
 80009da:	f7ff fbb7 	bl	800014c <isButtonPressed>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d131      	bne.n	8000a48 <fsm_setting_run+0x30c>
				max_a = 2*value/3;
 80009e4:	4b24      	ldr	r3, [pc, #144]	@ (8000a78 <fsm_setting_run+0x33c>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	4a27      	ldr	r2, [pc, #156]	@ (8000a88 <fsm_setting_run+0x34c>)
 80009ec:	fb82 1203 	smull	r1, r2, r2, r3
 80009f0:	17db      	asrs	r3, r3, #31
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	4a25      	ldr	r2, [pc, #148]	@ (8000a8c <fsm_setting_run+0x350>)
 80009f6:	6013      	str	r3, [r2, #0]
				max_g = value;
 80009f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a78 <fsm_setting_run+0x33c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a24      	ldr	r2, [pc, #144]	@ (8000a90 <fsm_setting_run+0x354>)
 80009fe:	6013      	str	r3, [r2, #0]
				max_r = max_a + max_g;
 8000a00:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <fsm_setting_run+0x350>)
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <fsm_setting_run+0x354>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4413      	add	r3, r2
 8000a0a:	4a22      	ldr	r2, [pc, #136]	@ (8000a94 <fsm_setting_run+0x358>)
 8000a0c:	6013      	str	r3, [r2, #0]
				r = max_r;
 8000a0e:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <fsm_setting_run+0x358>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a21      	ldr	r2, [pc, #132]	@ (8000a98 <fsm_setting_run+0x35c>)
 8000a14:	6013      	str	r3, [r2, #0]
				a = max_a;
 8000a16:	4b1d      	ldr	r3, [pc, #116]	@ (8000a8c <fsm_setting_run+0x350>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a20      	ldr	r2, [pc, #128]	@ (8000a9c <fsm_setting_run+0x360>)
 8000a1c:	6013      	str	r3, [r2, #0]
				g = value;
 8000a1e:	4b16      	ldr	r3, [pc, #88]	@ (8000a78 <fsm_setting_run+0x33c>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a1f      	ldr	r2, [pc, #124]	@ (8000aa0 <fsm_setting_run+0x364>)
 8000a24:	6013      	str	r3, [r2, #0]
				jump1 = g * 100;
 8000a26:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa0 <fsm_setting_run+0x364>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2264      	movs	r2, #100	@ 0x64
 8000a2c:	fb02 f303 	mul.w	r3, r2, r3
 8000a30:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa4 <fsm_setting_run+0x368>)
 8000a32:	6013      	str	r3, [r2, #0]
				jump2 = a * 100;
 8000a34:	4b19      	ldr	r3, [pc, #100]	@ (8000a9c <fsm_setting_run+0x360>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	2264      	movs	r2, #100	@ 0x64
 8000a3a:	fb02 f303 	mul.w	r3, r2, r3
 8000a3e:	4a1a      	ldr	r2, [pc, #104]	@ (8000aa8 <fsm_setting_run+0x36c>)
 8000a40:	6013      	str	r3, [r2, #0]
				status = INIT;
 8000a42:	4b1a      	ldr	r3, [pc, #104]	@ (8000aac <fsm_setting_run+0x370>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	601a      	str	r2, [r3, #0]
			if(isButtonPressed(0)== 1){
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f7ff fb7f 	bl	800014c <isButtonPressed>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d10e      	bne.n	8000a72 <fsm_setting_run+0x336>
				status = INIT;
 8000a54:	4b15      	ldr	r3, [pc, #84]	@ (8000aac <fsm_setting_run+0x370>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	601a      	str	r2, [r3, #0]
				value = 1;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <fsm_setting_run+0x33c>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	601a      	str	r2, [r3, #0]
				clearAll_led();
 8000a60:	f000 fde6 	bl	8001630 <clearAll_led>
			break;
 8000a64:	e005      	b.n	8000a72 <fsm_setting_run+0x336>
			break;
 8000a66:	bf00      	nop
 8000a68:	e004      	b.n	8000a74 <fsm_setting_run+0x338>
			break;
 8000a6a:	bf00      	nop
 8000a6c:	e002      	b.n	8000a74 <fsm_setting_run+0x338>
			break;
 8000a6e:	bf00      	nop
 8000a70:	e000      	b.n	8000a74 <fsm_setting_run+0x338>
			break;
 8000a72:	bf00      	nop
	}

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	20000058 	.word	0x20000058
 8000a7c:	20000160 	.word	0x20000160
 8000a80:	20000168 	.word	0x20000168
 8000a84:	2000015c 	.word	0x2000015c
 8000a88:	55555556 	.word	0x55555556
 8000a8c:	20000054 	.word	0x20000054
 8000a90:	20000050 	.word	0x20000050
 8000a94:	2000004c 	.word	0x2000004c
 8000a98:	20000038 	.word	0x20000038
 8000a9c:	20000040 	.word	0x20000040
 8000aa0:	2000003c 	.word	0x2000003c
 8000aa4:	20000044 	.word	0x20000044
 8000aa8:	20000048 	.word	0x20000048
 8000aac:	20000034 	.word	0x20000034

08000ab0 <display7SEG>:
 */
#include "led7_segment.h"

int led_buffer[4];

void display7SEG(int num){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
	if(num==0){
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d123      	bne.n	8000b06 <display7SEG+0x56>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	48c2      	ldr	r0, [pc, #776]	@ (8000dcc <display7SEG+0x31c>)
 8000ac4:	f001 f985 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	2102      	movs	r1, #2
 8000acc:	48bf      	ldr	r0, [pc, #764]	@ (8000dcc <display7SEG+0x31c>)
 8000ace:	f001 f980 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2104      	movs	r1, #4
 8000ad6:	48bd      	ldr	r0, [pc, #756]	@ (8000dcc <display7SEG+0x31c>)
 8000ad8:	f001 f97b 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000adc:	2200      	movs	r2, #0
 8000ade:	2108      	movs	r1, #8
 8000ae0:	48ba      	ldr	r0, [pc, #744]	@ (8000dcc <display7SEG+0x31c>)
 8000ae2:	f001 f976 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2110      	movs	r1, #16
 8000aea:	48b8      	ldr	r0, [pc, #736]	@ (8000dcc <display7SEG+0x31c>)
 8000aec:	f001 f971 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2120      	movs	r1, #32
 8000af4:	48b5      	ldr	r0, [pc, #724]	@ (8000dcc <display7SEG+0x31c>)
 8000af6:	f001 f96c 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000afa:	2201      	movs	r2, #1
 8000afc:	2140      	movs	r1, #64	@ 0x40
 8000afe:	48b3      	ldr	r0, [pc, #716]	@ (8000dcc <display7SEG+0x31c>)
 8000b00:	f001 f967 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
		    }
	}
 8000b04:	e15d      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==1){
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b01      	cmp	r3, #1
 8000b0a:	d123      	bne.n	8000b54 <display7SEG+0xa4>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2101      	movs	r1, #1
 8000b10:	48ae      	ldr	r0, [pc, #696]	@ (8000dcc <display7SEG+0x31c>)
 8000b12:	f001 f95e 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000b16:	2200      	movs	r2, #0
 8000b18:	2102      	movs	r1, #2
 8000b1a:	48ac      	ldr	r0, [pc, #688]	@ (8000dcc <display7SEG+0x31c>)
 8000b1c:	f001 f959 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000b20:	2200      	movs	r2, #0
 8000b22:	2104      	movs	r1, #4
 8000b24:	48a9      	ldr	r0, [pc, #676]	@ (8000dcc <display7SEG+0x31c>)
 8000b26:	f001 f954 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	2108      	movs	r1, #8
 8000b2e:	48a7      	ldr	r0, [pc, #668]	@ (8000dcc <display7SEG+0x31c>)
 8000b30:	f001 f94f 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000b34:	2201      	movs	r2, #1
 8000b36:	2110      	movs	r1, #16
 8000b38:	48a4      	ldr	r0, [pc, #656]	@ (8000dcc <display7SEG+0x31c>)
 8000b3a:	f001 f94a 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000b3e:	2201      	movs	r2, #1
 8000b40:	2120      	movs	r1, #32
 8000b42:	48a2      	ldr	r0, [pc, #648]	@ (8000dcc <display7SEG+0x31c>)
 8000b44:	f001 f945 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000b48:	2201      	movs	r2, #1
 8000b4a:	2140      	movs	r1, #64	@ 0x40
 8000b4c:	489f      	ldr	r0, [pc, #636]	@ (8000dcc <display7SEG+0x31c>)
 8000b4e:	f001 f940 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000b52:	e136      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==2){
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d123      	bne.n	8000ba2 <display7SEG+0xf2>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	489b      	ldr	r0, [pc, #620]	@ (8000dcc <display7SEG+0x31c>)
 8000b60:	f001 f937 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2102      	movs	r1, #2
 8000b68:	4898      	ldr	r0, [pc, #608]	@ (8000dcc <display7SEG+0x31c>)
 8000b6a:	f001 f932 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	2104      	movs	r1, #4
 8000b72:	4896      	ldr	r0, [pc, #600]	@ (8000dcc <display7SEG+0x31c>)
 8000b74:	f001 f92d 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2108      	movs	r1, #8
 8000b7c:	4893      	ldr	r0, [pc, #588]	@ (8000dcc <display7SEG+0x31c>)
 8000b7e:	f001 f928 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2110      	movs	r1, #16
 8000b86:	4891      	ldr	r0, [pc, #580]	@ (8000dcc <display7SEG+0x31c>)
 8000b88:	f001 f923 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	2120      	movs	r1, #32
 8000b90:	488e      	ldr	r0, [pc, #568]	@ (8000dcc <display7SEG+0x31c>)
 8000b92:	f001 f91e 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2140      	movs	r1, #64	@ 0x40
 8000b9a:	488c      	ldr	r0, [pc, #560]	@ (8000dcc <display7SEG+0x31c>)
 8000b9c:	f001 f919 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000ba0:	e10f      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==3){
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2b03      	cmp	r3, #3
 8000ba6:	d123      	bne.n	8000bf0 <display7SEG+0x140>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2101      	movs	r1, #1
 8000bac:	4887      	ldr	r0, [pc, #540]	@ (8000dcc <display7SEG+0x31c>)
 8000bae:	f001 f910 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	4885      	ldr	r0, [pc, #532]	@ (8000dcc <display7SEG+0x31c>)
 8000bb8:	f001 f90b 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2104      	movs	r1, #4
 8000bc0:	4882      	ldr	r0, [pc, #520]	@ (8000dcc <display7SEG+0x31c>)
 8000bc2:	f001 f906 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2108      	movs	r1, #8
 8000bca:	4880      	ldr	r0, [pc, #512]	@ (8000dcc <display7SEG+0x31c>)
 8000bcc:	f001 f901 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	487d      	ldr	r0, [pc, #500]	@ (8000dcc <display7SEG+0x31c>)
 8000bd6:	f001 f8fc 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	2120      	movs	r1, #32
 8000bde:	487b      	ldr	r0, [pc, #492]	@ (8000dcc <display7SEG+0x31c>)
 8000be0:	f001 f8f7 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2140      	movs	r1, #64	@ 0x40
 8000be8:	4878      	ldr	r0, [pc, #480]	@ (8000dcc <display7SEG+0x31c>)
 8000bea:	f001 f8f2 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000bee:	e0e8      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==4){
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	d123      	bne.n	8000c3e <display7SEG+0x18e>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	4874      	ldr	r0, [pc, #464]	@ (8000dcc <display7SEG+0x31c>)
 8000bfc:	f001 f8e9 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2102      	movs	r1, #2
 8000c04:	4871      	ldr	r0, [pc, #452]	@ (8000dcc <display7SEG+0x31c>)
 8000c06:	f001 f8e4 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2104      	movs	r1, #4
 8000c0e:	486f      	ldr	r0, [pc, #444]	@ (8000dcc <display7SEG+0x31c>)
 8000c10:	f001 f8df 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000c14:	2201      	movs	r2, #1
 8000c16:	2108      	movs	r1, #8
 8000c18:	486c      	ldr	r0, [pc, #432]	@ (8000dcc <display7SEG+0x31c>)
 8000c1a:	f001 f8da 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000c1e:	2201      	movs	r2, #1
 8000c20:	2110      	movs	r1, #16
 8000c22:	486a      	ldr	r0, [pc, #424]	@ (8000dcc <display7SEG+0x31c>)
 8000c24:	f001 f8d5 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2120      	movs	r1, #32
 8000c2c:	4867      	ldr	r0, [pc, #412]	@ (8000dcc <display7SEG+0x31c>)
 8000c2e:	f001 f8d0 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000c32:	2200      	movs	r2, #0
 8000c34:	2140      	movs	r1, #64	@ 0x40
 8000c36:	4865      	ldr	r0, [pc, #404]	@ (8000dcc <display7SEG+0x31c>)
 8000c38:	f001 f8cb 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000c3c:	e0c1      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==5){
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2b05      	cmp	r3, #5
 8000c42:	d123      	bne.n	8000c8c <display7SEG+0x1dc>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2101      	movs	r1, #1
 8000c48:	4860      	ldr	r0, [pc, #384]	@ (8000dcc <display7SEG+0x31c>)
 8000c4a:	f001 f8c2 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2102      	movs	r1, #2
 8000c52:	485e      	ldr	r0, [pc, #376]	@ (8000dcc <display7SEG+0x31c>)
 8000c54:	f001 f8bd 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	485b      	ldr	r0, [pc, #364]	@ (8000dcc <display7SEG+0x31c>)
 8000c5e:	f001 f8b8 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2108      	movs	r1, #8
 8000c66:	4859      	ldr	r0, [pc, #356]	@ (8000dcc <display7SEG+0x31c>)
 8000c68:	f001 f8b3 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2110      	movs	r1, #16
 8000c70:	4856      	ldr	r0, [pc, #344]	@ (8000dcc <display7SEG+0x31c>)
 8000c72:	f001 f8ae 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2120      	movs	r1, #32
 8000c7a:	4854      	ldr	r0, [pc, #336]	@ (8000dcc <display7SEG+0x31c>)
 8000c7c:	f001 f8a9 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2140      	movs	r1, #64	@ 0x40
 8000c84:	4851      	ldr	r0, [pc, #324]	@ (8000dcc <display7SEG+0x31c>)
 8000c86:	f001 f8a4 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000c8a:	e09a      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==6){
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d123      	bne.n	8000cda <display7SEG+0x22a>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	2101      	movs	r1, #1
 8000c96:	484d      	ldr	r0, [pc, #308]	@ (8000dcc <display7SEG+0x31c>)
 8000c98:	f001 f89b 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2102      	movs	r1, #2
 8000ca0:	484a      	ldr	r0, [pc, #296]	@ (8000dcc <display7SEG+0x31c>)
 8000ca2:	f001 f896 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2104      	movs	r1, #4
 8000caa:	4848      	ldr	r0, [pc, #288]	@ (8000dcc <display7SEG+0x31c>)
 8000cac:	f001 f891 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2108      	movs	r1, #8
 8000cb4:	4845      	ldr	r0, [pc, #276]	@ (8000dcc <display7SEG+0x31c>)
 8000cb6:	f001 f88c 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2110      	movs	r1, #16
 8000cbe:	4843      	ldr	r0, [pc, #268]	@ (8000dcc <display7SEG+0x31c>)
 8000cc0:	f001 f887 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	2120      	movs	r1, #32
 8000cc8:	4840      	ldr	r0, [pc, #256]	@ (8000dcc <display7SEG+0x31c>)
 8000cca:	f001 f882 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2140      	movs	r1, #64	@ 0x40
 8000cd2:	483e      	ldr	r0, [pc, #248]	@ (8000dcc <display7SEG+0x31c>)
 8000cd4:	f001 f87d 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000cd8:	e073      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==7){
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	2b07      	cmp	r3, #7
 8000cde:	d123      	bne.n	8000d28 <display7SEG+0x278>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	4839      	ldr	r0, [pc, #228]	@ (8000dcc <display7SEG+0x31c>)
 8000ce6:	f001 f874 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000cea:	2200      	movs	r2, #0
 8000cec:	2102      	movs	r1, #2
 8000cee:	4837      	ldr	r0, [pc, #220]	@ (8000dcc <display7SEG+0x31c>)
 8000cf0:	f001 f86f 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2104      	movs	r1, #4
 8000cf8:	4834      	ldr	r0, [pc, #208]	@ (8000dcc <display7SEG+0x31c>)
 8000cfa:	f001 f86a 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2108      	movs	r1, #8
 8000d02:	4832      	ldr	r0, [pc, #200]	@ (8000dcc <display7SEG+0x31c>)
 8000d04:	f001 f865 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	2110      	movs	r1, #16
 8000d0c:	482f      	ldr	r0, [pc, #188]	@ (8000dcc <display7SEG+0x31c>)
 8000d0e:	f001 f860 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2120      	movs	r1, #32
 8000d16:	482d      	ldr	r0, [pc, #180]	@ (8000dcc <display7SEG+0x31c>)
 8000d18:	f001 f85b 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2140      	movs	r1, #64	@ 0x40
 8000d20:	482a      	ldr	r0, [pc, #168]	@ (8000dcc <display7SEG+0x31c>)
 8000d22:	f001 f856 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000d26:	e04c      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==8){
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2b08      	cmp	r3, #8
 8000d2c:	d123      	bne.n	8000d76 <display7SEG+0x2c6>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2101      	movs	r1, #1
 8000d32:	4826      	ldr	r0, [pc, #152]	@ (8000dcc <display7SEG+0x31c>)
 8000d34:	f001 f84d 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	4823      	ldr	r0, [pc, #140]	@ (8000dcc <display7SEG+0x31c>)
 8000d3e:	f001 f848 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2104      	movs	r1, #4
 8000d46:	4821      	ldr	r0, [pc, #132]	@ (8000dcc <display7SEG+0x31c>)
 8000d48:	f001 f843 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2108      	movs	r1, #8
 8000d50:	481e      	ldr	r0, [pc, #120]	@ (8000dcc <display7SEG+0x31c>)
 8000d52:	f001 f83e 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2110      	movs	r1, #16
 8000d5a:	481c      	ldr	r0, [pc, #112]	@ (8000dcc <display7SEG+0x31c>)
 8000d5c:	f001 f839 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2120      	movs	r1, #32
 8000d64:	4819      	ldr	r0, [pc, #100]	@ (8000dcc <display7SEG+0x31c>)
 8000d66:	f001 f834 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2140      	movs	r1, #64	@ 0x40
 8000d6e:	4817      	ldr	r0, [pc, #92]	@ (8000dcc <display7SEG+0x31c>)
 8000d70:	f001 f82f 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000d74:	e025      	b.n	8000dc2 <display7SEG+0x312>
	else if(num==9){
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b09      	cmp	r3, #9
 8000d7a:	d122      	bne.n	8000dc2 <display7SEG+0x312>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4812      	ldr	r0, [pc, #72]	@ (8000dcc <display7SEG+0x31c>)
 8000d82:	f001 f826 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2102      	movs	r1, #2
 8000d8a:	4810      	ldr	r0, [pc, #64]	@ (8000dcc <display7SEG+0x31c>)
 8000d8c:	f001 f821 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000d90:	2200      	movs	r2, #0
 8000d92:	2104      	movs	r1, #4
 8000d94:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <display7SEG+0x31c>)
 8000d96:	f001 f81c 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2108      	movs	r1, #8
 8000d9e:	480b      	ldr	r0, [pc, #44]	@ (8000dcc <display7SEG+0x31c>)
 8000da0:	f001 f817 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000da4:	2201      	movs	r2, #1
 8000da6:	2110      	movs	r1, #16
 8000da8:	4808      	ldr	r0, [pc, #32]	@ (8000dcc <display7SEG+0x31c>)
 8000daa:	f001 f812 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2120      	movs	r1, #32
 8000db2:	4806      	ldr	r0, [pc, #24]	@ (8000dcc <display7SEG+0x31c>)
 8000db4:	f001 f80d 	bl	8001dd2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2140      	movs	r1, #64	@ 0x40
 8000dbc:	4803      	ldr	r0, [pc, #12]	@ (8000dcc <display7SEG+0x31c>)
 8000dbe:	f001 f808 	bl	8001dd2 <HAL_GPIO_WritePin>
	}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40010c00 	.word	0x40010c00

08000dd0 <update7SEG>:
void update7SEG(int index) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
    switch (index) {
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	2b03      	cmp	r3, #3
 8000ddc:	d87a      	bhi.n	8000ed4 <update7SEG+0x104>
 8000dde:	a201      	add	r2, pc, #4	@ (adr r2, 8000de4 <update7SEG+0x14>)
 8000de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de4:	08000df5 	.word	0x08000df5
 8000de8:	08000e2d 	.word	0x08000e2d
 8000dec:	08000e65 	.word	0x08000e65
 8000df0:	08000e9d 	.word	0x08000e9d
        case 0:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	2140      	movs	r1, #64	@ 0x40
 8000df8:	4838      	ldr	r0, [pc, #224]	@ (8000edc <update7SEG+0x10c>)
 8000dfa:	f000 ffea 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	4836      	ldr	r0, [pc, #216]	@ (8000edc <update7SEG+0x10c>)
 8000e04:	f000 ffe5 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e0e:	4833      	ldr	r0, [pc, #204]	@ (8000edc <update7SEG+0x10c>)
 8000e10:	f000 ffdf 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e1a:	4830      	ldr	r0, [pc, #192]	@ (8000edc <update7SEG+0x10c>)
 8000e1c:	f000 ffd9 	bl	8001dd2 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[0]);
 8000e20:	4b2f      	ldr	r3, [pc, #188]	@ (8000ee0 <update7SEG+0x110>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f7ff fe43 	bl	8000ab0 <display7SEG>
            break;
 8000e2a:	e053      	b.n	8000ed4 <update7SEG+0x104>
        case 1:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	2140      	movs	r1, #64	@ 0x40
 8000e30:	482a      	ldr	r0, [pc, #168]	@ (8000edc <update7SEG+0x10c>)
 8000e32:	f000 ffce 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2180      	movs	r1, #128	@ 0x80
 8000e3a:	4828      	ldr	r0, [pc, #160]	@ (8000edc <update7SEG+0x10c>)
 8000e3c:	f000 ffc9 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e46:	4825      	ldr	r0, [pc, #148]	@ (8000edc <update7SEG+0x10c>)
 8000e48:	f000 ffc3 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e52:	4822      	ldr	r0, [pc, #136]	@ (8000edc <update7SEG+0x10c>)
 8000e54:	f000 ffbd 	bl	8001dd2 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[1]);
 8000e58:	4b21      	ldr	r3, [pc, #132]	@ (8000ee0 <update7SEG+0x110>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff fe27 	bl	8000ab0 <display7SEG>
            break;
 8000e62:	e037      	b.n	8000ed4 <update7SEG+0x104>
        case 2:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2140      	movs	r1, #64	@ 0x40
 8000e68:	481c      	ldr	r0, [pc, #112]	@ (8000edc <update7SEG+0x10c>)
 8000e6a:	f000 ffb2 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2180      	movs	r1, #128	@ 0x80
 8000e72:	481a      	ldr	r0, [pc, #104]	@ (8000edc <update7SEG+0x10c>)
 8000e74:	f000 ffad 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000e78:	2200      	movs	r2, #0
 8000e7a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e7e:	4817      	ldr	r0, [pc, #92]	@ (8000edc <update7SEG+0x10c>)
 8000e80:	f000 ffa7 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e8a:	4814      	ldr	r0, [pc, #80]	@ (8000edc <update7SEG+0x10c>)
 8000e8c:	f000 ffa1 	bl	8001dd2 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[2]);
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <update7SEG+0x110>)
 8000e92:	689b      	ldr	r3, [r3, #8]
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fe0b 	bl	8000ab0 <display7SEG>
            break;
 8000e9a:	e01b      	b.n	8000ed4 <update7SEG+0x104>
        case 3:
        	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	480e      	ldr	r0, [pc, #56]	@ (8000edc <update7SEG+0x10c>)
 8000ea2:	f000 ff96 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	2180      	movs	r1, #128	@ 0x80
 8000eaa:	480c      	ldr	r0, [pc, #48]	@ (8000edc <update7SEG+0x10c>)
 8000eac:	f000 ff91 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eb6:	4809      	ldr	r0, [pc, #36]	@ (8000edc <update7SEG+0x10c>)
 8000eb8:	f000 ff8b 	bl	8001dd2 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ec2:	4806      	ldr	r0, [pc, #24]	@ (8000edc <update7SEG+0x10c>)
 8000ec4:	f000 ff85 	bl	8001dd2 <HAL_GPIO_WritePin>
            display7SEG(led_buffer[3]);
 8000ec8:	4b05      	ldr	r3, [pc, #20]	@ (8000ee0 <update7SEG+0x110>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff fdef 	bl	8000ab0 <display7SEG>
            break;
 8000ed2:	bf00      	nop
    }
}
 8000ed4:	bf00      	nop
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	40010800 	.word	0x40010800
 8000ee0:	20000090 	.word	0x20000090

08000ee4 <updateClockBuffer>:
void updateClockBuffer(int num1, int num2){
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
	led_buffer[0] = num1 / 10;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a18      	ldr	r2, [pc, #96]	@ (8000f54 <updateClockBuffer+0x70>)
 8000ef2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ef6:	1092      	asrs	r2, r2, #2
 8000ef8:	17db      	asrs	r3, r3, #31
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	4a16      	ldr	r2, [pc, #88]	@ (8000f58 <updateClockBuffer+0x74>)
 8000efe:	6013      	str	r3, [r2, #0]
	led_buffer[1] = num1 % 10;
 8000f00:	6879      	ldr	r1, [r7, #4]
 8000f02:	4b14      	ldr	r3, [pc, #80]	@ (8000f54 <updateClockBuffer+0x70>)
 8000f04:	fb83 2301 	smull	r2, r3, r3, r1
 8000f08:	109a      	asrs	r2, r3, #2
 8000f0a:	17cb      	asrs	r3, r1, #31
 8000f0c:	1ad2      	subs	r2, r2, r3
 8000f0e:	4613      	mov	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	4413      	add	r3, r2
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	1aca      	subs	r2, r1, r3
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <updateClockBuffer+0x74>)
 8000f1a:	605a      	str	r2, [r3, #4]
	led_buffer[2] = num2 / 10;
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <updateClockBuffer+0x70>)
 8000f20:	fb82 1203 	smull	r1, r2, r2, r3
 8000f24:	1092      	asrs	r2, r2, #2
 8000f26:	17db      	asrs	r3, r3, #31
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8000f58 <updateClockBuffer+0x74>)
 8000f2c:	6093      	str	r3, [r2, #8]
	led_buffer[3] = num2 % 10;
 8000f2e:	6839      	ldr	r1, [r7, #0]
 8000f30:	4b08      	ldr	r3, [pc, #32]	@ (8000f54 <updateClockBuffer+0x70>)
 8000f32:	fb83 2301 	smull	r2, r3, r3, r1
 8000f36:	109a      	asrs	r2, r3, #2
 8000f38:	17cb      	asrs	r3, r1, #31
 8000f3a:	1ad2      	subs	r2, r2, r3
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	4413      	add	r3, r2
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	1aca      	subs	r2, r1, r3
 8000f46:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <updateClockBuffer+0x74>)
 8000f48:	60da      	str	r2, [r3, #12]
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc80      	pop	{r7}
 8000f52:	4770      	bx	lr
 8000f54:	66666667 	.word	0x66666667
 8000f58:	20000090 	.word	0x20000090

08000f5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f60:	f000 fc34 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f64:	f000 f822 	bl	8000fac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f68:	f000 f8a8 	bl	80010bc <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f6c:	f000 f85a 	bl	8001024 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f70:	480a      	ldr	r0, [pc, #40]	@ (8000f9c <main+0x40>)
 8000f72:	f001 fb8d 	bl	8002690 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(fsm_automatic_run, 0, 2) ;
 8000f76:	2202      	movs	r2, #2
 8000f78:	2100      	movs	r1, #0
 8000f7a:	4809      	ldr	r0, [pc, #36]	@ (8000fa0 <main+0x44>)
 8000f7c:	f000 f914 	bl	80011a8 <SCH_Add_Task>
  SCH_Add_Task(fsm_setting_run, 0, 2) ;
 8000f80:	2202      	movs	r2, #2
 8000f82:	2100      	movs	r1, #0
 8000f84:	4807      	ldr	r0, [pc, #28]	@ (8000fa4 <main+0x48>)
 8000f86:	f000 f90f 	bl	80011a8 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 0, 2) ;
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4806      	ldr	r0, [pc, #24]	@ (8000fa8 <main+0x4c>)
 8000f90:	f000 f90a 	bl	80011a8 <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Tasks();
 8000f94:	f000 fa24 	bl	80013e0 <SCH_Dispatch_Tasks>
 8000f98:	e7fc      	b.n	8000f94 <main+0x38>
 8000f9a:	bf00      	nop
 8000f9c:	200000a0 	.word	0x200000a0
 8000fa0:	080002c5 	.word	0x080002c5
 8000fa4:	0800073d 	.word	0x0800073d
 8000fa8:	0800067d 	.word	0x0800067d

08000fac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b090      	sub	sp, #64	@ 0x40
 8000fb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb2:	f107 0318 	add.w	r3, r7, #24
 8000fb6:	2228      	movs	r2, #40	@ 0x28
 8000fb8:	2100      	movs	r1, #0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f001 fef4 	bl	8002da8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc0:	1d3b      	adds	r3, r7, #4
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fd6:	2310      	movs	r3, #16
 8000fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fde:	f107 0318 	add.w	r3, r7, #24
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 ff26 	bl	8001e34 <HAL_RCC_OscConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fee:	f000 f8d5 	bl	800119c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2100      	movs	r1, #0
 800100a:	4618      	mov	r0, r3
 800100c:	f001 f994 	bl	8002338 <HAL_RCC_ClockConfig>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001016:	f000 f8c1 	bl	800119c <Error_Handler>
  }
}
 800101a:	bf00      	nop
 800101c:	3740      	adds	r7, #64	@ 0x40
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800102a:	f107 0308 	add.w	r3, r7, #8
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001038:	463b      	mov	r3, r7
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001040:	4b1d      	ldr	r3, [pc, #116]	@ (80010b8 <MX_TIM2_Init+0x94>)
 8001042:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001046:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001048:	4b1b      	ldr	r3, [pc, #108]	@ (80010b8 <MX_TIM2_Init+0x94>)
 800104a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800104e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001050:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <MX_TIM2_Init+0x94>)
 8001052:	2200      	movs	r2, #0
 8001054:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001056:	4b18      	ldr	r3, [pc, #96]	@ (80010b8 <MX_TIM2_Init+0x94>)
 8001058:	2209      	movs	r2, #9
 800105a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <MX_TIM2_Init+0x94>)
 800105e:	2200      	movs	r2, #0
 8001060:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001062:	4b15      	ldr	r3, [pc, #84]	@ (80010b8 <MX_TIM2_Init+0x94>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001068:	4813      	ldr	r0, [pc, #76]	@ (80010b8 <MX_TIM2_Init+0x94>)
 800106a:	f001 fac1 	bl	80025f0 <HAL_TIM_Base_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001074:	f000 f892 	bl	800119c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001078:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800107c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	4619      	mov	r1, r3
 8001084:	480c      	ldr	r0, [pc, #48]	@ (80010b8 <MX_TIM2_Init+0x94>)
 8001086:	f001 fc3f 	bl	8002908 <HAL_TIM_ConfigClockSource>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001090:	f000 f884 	bl	800119c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001094:	2300      	movs	r3, #0
 8001096:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800109c:	463b      	mov	r3, r7
 800109e:	4619      	mov	r1, r3
 80010a0:	4805      	ldr	r0, [pc, #20]	@ (80010b8 <MX_TIM2_Init+0x94>)
 80010a2:	f001 fe17 	bl	8002cd4 <HAL_TIMEx_MasterConfigSynchronization>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010ac:	f000 f876 	bl	800119c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200000a0 	.word	0x200000a0

080010bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	f107 0308 	add.w	r3, r7, #8
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d0:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	4a28      	ldr	r2, [pc, #160]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	6193      	str	r3, [r2, #24]
 80010dc:	4b26      	ldr	r3, [pc, #152]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010e8:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	4a22      	ldr	r2, [pc, #136]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010ee:	f043 0308 	orr.w	r3, r3, #8
 80010f2:	6193      	str	r3, [r2, #24]
 80010f4:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <MX_GPIO_Init+0xbc>)
 80010f6:	699b      	ldr	r3, [r3, #24]
 80010f8:	f003 0308 	and.w	r3, r3, #8
 80010fc:	603b      	str	r3, [r7, #0]
 80010fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 8001100:	2200      	movs	r2, #0
 8001102:	f242 31e0 	movw	r1, #9184	@ 0x23e0
 8001106:	481d      	ldr	r0, [pc, #116]	@ (800117c <MX_GPIO_Init+0xc0>)
 8001108:	f000 fe63 	bl	8001dd2 <HAL_GPIO_WritePin>
                          |EN3_Pin|LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Pin|SEG1_Pin|SEG2_Pin|LED4_Pin
 800110c:	2200      	movs	r2, #0
 800110e:	f641 61ff 	movw	r1, #7935	@ 0x1eff
 8001112:	481b      	ldr	r0, [pc, #108]	@ (8001180 <MX_GPIO_Init+0xc4>)
 8001114:	f000 fe5d 	bl	8001dd2 <HAL_GPIO_WritePin>
                          |LED5_Pin|LED6_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin|LED1_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RED_Pin EN0_Pin EN1_Pin EN2_Pin
                           EN3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|EN0_Pin|EN1_Pin|EN2_Pin
 8001118:	f242 33e0 	movw	r3, #9184	@ 0x23e0
 800111c:	60bb      	str	r3, [r7, #8]
                          |EN3_Pin|LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2302      	movs	r3, #2
 8001128:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	4619      	mov	r1, r3
 8001130:	4812      	ldr	r0, [pc, #72]	@ (800117c <MX_GPIO_Init+0xc0>)
 8001132:	f000 fcbb 	bl	8001aac <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin LED4_Pin
                           LED5_Pin LED6_Pin SEG3_Pin SEG4_Pin
                           SEG5_Pin SEG6_Pin LED1_Pin LED3_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|LED4_Pin
 8001136:	f641 63ff 	movw	r3, #7935	@ 0x1eff
 800113a:	60bb      	str	r3, [r7, #8]
                          |LED5_Pin|LED6_Pin|SEG3_Pin|SEG4_Pin
                          |SEG5_Pin|SEG6_Pin|LED1_Pin|LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800113c:	2301      	movs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2302      	movs	r3, #2
 8001146:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001148:	f107 0308 	add.w	r3, r7, #8
 800114c:	4619      	mov	r1, r3
 800114e:	480c      	ldr	r0, [pc, #48]	@ (8001180 <MX_GPIO_Init+0xc4>)
 8001150:	f000 fcac 	bl	8001aac <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN0_Pin BTN1_Pin BTN2_Pin */
  GPIO_InitStruct.Pin = BTN0_Pin|BTN1_Pin|BTN2_Pin;
 8001154:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001158:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115a:	2300      	movs	r3, #0
 800115c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4619      	mov	r1, r3
 8001168:	4804      	ldr	r0, [pc, #16]	@ (800117c <MX_GPIO_Init+0xc0>)
 800116a:	f000 fc9f 	bl	8001aac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800116e:	bf00      	nop
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40021000 	.word	0x40021000
 800117c:	40010800 	.word	0x40010800
 8001180:	40010c00 	.word	0x40010c00

08001184 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
	//timerRun();
	SCH_Update ( ) ;
 800118c:	f000 f8ba 	bl	8001304 <SCH_Update>

	getKeyInput();
 8001190:	f7fe fff6 	bl	8000180 <getKeyInput>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a0:	b672      	cpsid	i
}
 80011a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <Error_Handler+0x8>

080011a8 <SCH_Add_Task>:
	unsigned char i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
		SCH_Delete_Task(i);
	}
};
unsigned char SCH_Add_Task(void (* pFunction)() , unsigned int DELAY, unsigned int PERIOD){
 80011a8:	b480      	push	{r7}
 80011aa:	b087      	sub	sp, #28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
	/*Array_O(n)*/
	unsigned char Index = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	75fb      	strb	r3, [r7, #23]
	// First find a gap in the array (if there is one)
	while((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){
 80011b8:	e002      	b.n	80011c0 <SCH_Add_Task+0x18>
		Index++;
 80011ba:	7dfb      	ldrb	r3, [r7, #23]
 80011bc:	3301      	adds	r3, #1
 80011be:	75fb      	strb	r3, [r7, #23]
	while((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)){
 80011c0:	7dfa      	ldrb	r2, [r7, #23]
 80011c2:	491f      	ldr	r1, [pc, #124]	@ (8001240 <SCH_Add_Task+0x98>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d002      	beq.n	80011da <SCH_Add_Task+0x32>
 80011d4:	7dfb      	ldrb	r3, [r7, #23]
 80011d6:	2b04      	cmp	r3, #4
 80011d8:	d9ef      	bls.n	80011ba <SCH_Add_Task+0x12>
	}
	 // Have we reached the end of the list?
	if (Index >= SCH_MAX_TASKS || Index < 0){
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	2b04      	cmp	r3, #4
 80011de:	d901      	bls.n	80011e4 <SCH_Add_Task+0x3c>
		// Task list is full
		return SCH_MAX_TASKS;
 80011e0:	2305      	movs	r3, #5
 80011e2:	e027      	b.n	8001234 <SCH_Add_Task+0x8c>
	}
	// If we’re here, there is a space in the task array
	SCH_tasks_G[Index].pTask = pFunction;
 80011e4:	7dfa      	ldrb	r2, [r7, #23]
 80011e6:	4916      	ldr	r1, [pc, #88]	@ (8001240 <SCH_Add_Task+0x98>)
 80011e8:	4613      	mov	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	440b      	add	r3, r1
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Delay = DELAY;
 80011f6:	7dfa      	ldrb	r2, [r7, #23]
 80011f8:	4911      	ldr	r1, [pc, #68]	@ (8001240 <SCH_Add_Task+0x98>)
 80011fa:	4613      	mov	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	440b      	add	r3, r1
 8001204:	3304      	adds	r3, #4
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].Period = PERIOD;
 800120a:	7dfa      	ldrb	r2, [r7, #23]
 800120c:	490c      	ldr	r1, [pc, #48]	@ (8001240 <SCH_Add_Task+0x98>)
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	440b      	add	r3, r1
 8001218:	3308      	adds	r3, #8
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[Index].RunMe = 0;
 800121e:	7dfa      	ldrb	r2, [r7, #23]
 8001220:	4907      	ldr	r1, [pc, #28]	@ (8001240 <SCH_Add_Task+0x98>)
 8001222:	4613      	mov	r3, r2
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	4413      	add	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	440b      	add	r3, r1
 800122c:	330c      	adds	r3, #12
 800122e:	2200      	movs	r2, #0
 8001230:	701a      	strb	r2, [r3, #0]
	// return position of task (to allow later deletion)
	return Index;
 8001232:	7dfb      	ldrb	r3, [r7, #23]
};
 8001234:	4618      	mov	r0, r3
 8001236:	371c      	adds	r7, #28
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	200000ec 	.word	0x200000ec

08001244 <SCH_Delete_Task>:
unsigned char SCH_Delete_Task(const int TASK_INDEX){
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
	if(TASK_INDEX < 0 || TASK_INDEX > counter-1 || counter == 0){
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	db08      	blt.n	8001264 <SCH_Delete_Task+0x20>
 8001252:	4b2a      	ldr	r3, [pc, #168]	@ (80012fc <SCH_Delete_Task+0xb8>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	687a      	ldr	r2, [r7, #4]
 8001258:	429a      	cmp	r2, r3
 800125a:	da03      	bge.n	8001264 <SCH_Delete_Task+0x20>
 800125c:	4b27      	ldr	r3, [pc, #156]	@ (80012fc <SCH_Delete_Task+0xb8>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d103      	bne.n	800126c <SCH_Delete_Task+0x28>
		return counter;
 8001264:	4b25      	ldr	r3, [pc, #148]	@ (80012fc <SCH_Delete_Task+0xb8>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	e041      	b.n	80012f0 <SCH_Delete_Task+0xac>
	}
	else{
		if(counter == 1){
 800126c:	4b23      	ldr	r3, [pc, #140]	@ (80012fc <SCH_Delete_Task+0xb8>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d110      	bne.n	8001296 <SCH_Delete_Task+0x52>
			SCH_tasks_G[0].pTask = 0x0000;
 8001274:	4b22      	ldr	r3, [pc, #136]	@ (8001300 <SCH_Delete_Task+0xbc>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[0].Delay = 0;
 800127a:	4b21      	ldr	r3, [pc, #132]	@ (8001300 <SCH_Delete_Task+0xbc>)
 800127c:	2200      	movs	r2, #0
 800127e:	605a      	str	r2, [r3, #4]
			SCH_tasks_G[0].Period = 0;
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <SCH_Delete_Task+0xbc>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
			SCH_tasks_G[0].RunMe = 0;
 8001286:	4b1e      	ldr	r3, [pc, #120]	@ (8001300 <SCH_Delete_Task+0xbc>)
 8001288:	2200      	movs	r2, #0
 800128a:	731a      	strb	r2, [r3, #12]
			counter = 0;
 800128c:	4b1b      	ldr	r3, [pc, #108]	@ (80012fc <SCH_Delete_Task+0xb8>)
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
			return 1;
 8001292:	2301      	movs	r3, #1
 8001294:	e02c      	b.n	80012f0 <SCH_Delete_Task+0xac>
		}
		else{
			SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
 8001296:	491a      	ldr	r1, [pc, #104]	@ (8001300 <SCH_Delete_Task+0xbc>)
 8001298:	687a      	ldr	r2, [r7, #4]
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	440b      	add	r3, r1
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[TASK_INDEX].Delay = 0;
 80012a8:	4915      	ldr	r1, [pc, #84]	@ (8001300 <SCH_Delete_Task+0xbc>)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	440b      	add	r3, r1
 80012b6:	3304      	adds	r3, #4
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[TASK_INDEX].Period = 0;
 80012bc:	4910      	ldr	r1, [pc, #64]	@ (8001300 <SCH_Delete_Task+0xbc>)
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	440b      	add	r3, r1
 80012ca:	3308      	adds	r3, #8
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
			SCH_tasks_G[TASK_INDEX].RunMe = 0;
 80012d0:	490b      	ldr	r1, [pc, #44]	@ (8001300 <SCH_Delete_Task+0xbc>)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	4613      	mov	r3, r2
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4413      	add	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	440b      	add	r3, r1
 80012de:	330c      	adds	r3, #12
 80012e0:	2200      	movs	r2, #0
 80012e2:	701a      	strb	r2, [r3, #0]
			counter--;
 80012e4:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <SCH_Delete_Task+0xb8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	3b01      	subs	r3, #1
 80012ea:	4a04      	ldr	r2, [pc, #16]	@ (80012fc <SCH_Delete_Task+0xb8>)
 80012ec:	6013      	str	r3, [r2, #0]
			return 1;
 80012ee:	2301      	movs	r3, #1
		}
	}
};
 80012f0:	4618      	mov	r0, r3
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	200000e8 	.word	0x200000e8
 8001300:	200000ec 	.word	0x200000ec

08001304 <SCH_Update>:
void SCH_Update(void){
 8001304:	b480      	push	{r7}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
	unsigned char Index;
	//NOTE: calculations are in *TICKS* (not milliseconds)
	for(Index = 0; Index < SCH_MAX_TASKS; Index++){
 800130a:	2300      	movs	r3, #0
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	e05b      	b.n	80013c8 <SCH_Update+0xc4>
		// Check if there is a task at this location
		if(SCH_tasks_G[Index].pTask){
 8001310:	79fa      	ldrb	r2, [r7, #7]
 8001312:	4932      	ldr	r1, [pc, #200]	@ (80013dc <SCH_Update+0xd8>)
 8001314:	4613      	mov	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	440b      	add	r3, r1
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d04e      	beq.n	80013c2 <SCH_Update+0xbe>
			if(SCH_tasks_G[Index].Delay == 0){
 8001324:	79fa      	ldrb	r2, [r7, #7]
 8001326:	492d      	ldr	r1, [pc, #180]	@ (80013dc <SCH_Update+0xd8>)
 8001328:	4613      	mov	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	440b      	add	r3, r1
 8001332:	3304      	adds	r3, #4
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d131      	bne.n	800139e <SCH_Update+0x9a>
				// The task is due to run
				// Inc. the ’RunMe’ flag
				SCH_tasks_G[Index].RunMe++;
 800133a:	79fa      	ldrb	r2, [r7, #7]
 800133c:	4927      	ldr	r1, [pc, #156]	@ (80013dc <SCH_Update+0xd8>)
 800133e:	4613      	mov	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	009b      	lsls	r3, r3, #2
 8001346:	440b      	add	r3, r1
 8001348:	330c      	adds	r3, #12
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	3301      	adds	r3, #1
 800134e:	b2d8      	uxtb	r0, r3
 8001350:	4922      	ldr	r1, [pc, #136]	@ (80013dc <SCH_Update+0xd8>)
 8001352:	4613      	mov	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	330c      	adds	r3, #12
 800135e:	4602      	mov	r2, r0
 8001360:	701a      	strb	r2, [r3, #0]

				if(SCH_tasks_G[Index].Period){
 8001362:	79fa      	ldrb	r2, [r7, #7]
 8001364:	491d      	ldr	r1, [pc, #116]	@ (80013dc <SCH_Update+0xd8>)
 8001366:	4613      	mov	r3, r2
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	009b      	lsls	r3, r3, #2
 800136e:	440b      	add	r3, r1
 8001370:	3308      	adds	r3, #8
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d024      	beq.n	80013c2 <SCH_Update+0xbe>
					// Schedule periodic tasks to run again
					SCH_tasks_G[Index].Delay = SCH_tasks_G[Index].Period;
 8001378:	79f9      	ldrb	r1, [r7, #7]
 800137a:	79fa      	ldrb	r2, [r7, #7]
 800137c:	4817      	ldr	r0, [pc, #92]	@ (80013dc <SCH_Update+0xd8>)
 800137e:	460b      	mov	r3, r1
 8001380:	009b      	lsls	r3, r3, #2
 8001382:	440b      	add	r3, r1
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4403      	add	r3, r0
 8001388:	3308      	adds	r3, #8
 800138a:	6819      	ldr	r1, [r3, #0]
 800138c:	4813      	ldr	r0, [pc, #76]	@ (80013dc <SCH_Update+0xd8>)
 800138e:	4613      	mov	r3, r2
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4403      	add	r3, r0
 8001398:	3304      	adds	r3, #4
 800139a:	6019      	str	r1, [r3, #0]
 800139c:	e011      	b.n	80013c2 <SCH_Update+0xbe>
				}
			}
			else{
				// Not yet ready to run: just decrement the delay
				SCH_tasks_G[Index].Delay--;
 800139e:	79fa      	ldrb	r2, [r7, #7]
 80013a0:	490e      	ldr	r1, [pc, #56]	@ (80013dc <SCH_Update+0xd8>)
 80013a2:	4613      	mov	r3, r2
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	4413      	add	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	440b      	add	r3, r1
 80013ac:	3304      	adds	r3, #4
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	1e59      	subs	r1, r3, #1
 80013b2:	480a      	ldr	r0, [pc, #40]	@ (80013dc <SCH_Update+0xd8>)
 80013b4:	4613      	mov	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	4413      	add	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4403      	add	r3, r0
 80013be:	3304      	adds	r3, #4
 80013c0:	6019      	str	r1, [r3, #0]
	for(Index = 0; Index < SCH_MAX_TASKS; Index++){
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	3301      	adds	r3, #1
 80013c6:	71fb      	strb	r3, [r7, #7]
 80013c8:	79fb      	ldrb	r3, [r7, #7]
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d9a0      	bls.n	8001310 <SCH_Update+0xc>
			}
		}
	}
};
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	200000ec 	.word	0x200000ec

080013e0 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af00      	add	r7, sp, #0
	/*Array_O(n)*/
	unsigned char Index;
	// Dispatches (runs) the next task (if one is ready)
	for(Index = 0; Index < SCH_MAX_TASKS; Index++){
 80013e6:	2300      	movs	r3, #0
 80013e8:	75fb      	strb	r3, [r7, #23]
 80013ea:	e049      	b.n	8001480 <SCH_Dispatch_Tasks+0xa0>
		if(SCH_tasks_G[Index].RunMe > 0) {
 80013ec:	7dfa      	ldrb	r2, [r7, #23]
 80013ee:	4928      	ldr	r1, [pc, #160]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 80013f0:	4613      	mov	r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	4413      	add	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	440b      	add	r3, r1
 80013fa:	330c      	adds	r3, #12
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d03b      	beq.n	800147a <SCH_Dispatch_Tasks+0x9a>
			(*SCH_tasks_G[Index].pTask)(); // Run the task
 8001402:	7dfa      	ldrb	r2, [r7, #23]
 8001404:	4922      	ldr	r1, [pc, #136]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 8001406:	4613      	mov	r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	4413      	add	r3, r2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	440b      	add	r3, r1
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4798      	blx	r3
			SCH_tasks_G[Index].RunMe--; // Reset / reduceRunMe flag
 8001414:	7dfa      	ldrb	r2, [r7, #23]
 8001416:	491e      	ldr	r1, [pc, #120]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 8001418:	4613      	mov	r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	4413      	add	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	330c      	adds	r3, #12
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	3b01      	subs	r3, #1
 8001428:	b2d8      	uxtb	r0, r3
 800142a:	4919      	ldr	r1, [pc, #100]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 800142c:	4613      	mov	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	440b      	add	r3, r1
 8001436:	330c      	adds	r3, #12
 8001438:	4602      	mov	r2, r0
 800143a:	701a      	strb	r2, [r3, #0]
			// Periodic tasks will automatically run again
			// − if this is a ’one shot’ task, remove it from the array
			if (SCH_tasks_G[Index].Period == 0){
 800143c:	7dfa      	ldrb	r2, [r7, #23]
 800143e:	4914      	ldr	r1, [pc, #80]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 8001440:	4613      	mov	r3, r2
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	440b      	add	r3, r1
 800144a:	3308      	adds	r3, #8
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d104      	bne.n	800145c <SCH_Dispatch_Tasks+0x7c>
				SCH_Delete_Task(Index);
 8001452:	7dfb      	ldrb	r3, [r7, #23]
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fef5 	bl	8001244 <SCH_Delete_Task>
 800145a:	e00e      	b.n	800147a <SCH_Dispatch_Tasks+0x9a>
			}
			else{
				 sTask temp;
				 temp.Period = SCH_tasks_G[0].Period;
 800145c:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	60bb      	str	r3, [r7, #8]
				 temp.pTask = SCH_tasks_G[0].pTask;
 8001462:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <SCH_Dispatch_Tasks+0xb0>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	603b      	str	r3, [r7, #0]
				 SCH_Delete_Task(0);
 8001468:	2000      	movs	r0, #0
 800146a:	f7ff feeb 	bl	8001244 <SCH_Delete_Task>
				 SCH_Add_Task(temp.pTask, temp.Period, temp.Period);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	68b9      	ldr	r1, [r7, #8]
 8001472:	68ba      	ldr	r2, [r7, #8]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fe97 	bl	80011a8 <SCH_Add_Task>
	for(Index = 0; Index < SCH_MAX_TASKS; Index++){
 800147a:	7dfb      	ldrb	r3, [r7, #23]
 800147c:	3301      	adds	r3, #1
 800147e:	75fb      	strb	r3, [r7, #23]
 8001480:	7dfb      	ldrb	r3, [r7, #23]
 8001482:	2b04      	cmp	r3, #4
 8001484:	d9b2      	bls.n	80013ec <SCH_Dispatch_Tasks+0xc>
			}
		}
	}
};
 8001486:	bf00      	nop
 8001488:	bf00      	nop
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200000ec 	.word	0x200000ec

08001494 <setTimer1>:
int timer3_counter = 0;
int timer1_flag = 0;
int timer2_flag = 0;
int timer3_flag = 0;
int index_led = 0;
void setTimer1(int duration){
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 800149c:	4a05      	ldr	r2, [pc, #20]	@ (80014b4 <setTimer1+0x20>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80014a2:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <setTimer1+0x24>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]

}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bc80      	pop	{r7}
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	20000150 	.word	0x20000150
 80014b8:	2000015c 	.word	0x2000015c

080014bc <setTimer2>:
void setTimer2(int duration){
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 80014c4:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <setTimer2+0x20>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80014ca:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <setTimer2+0x24>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]

}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20000154 	.word	0x20000154
 80014e0:	20000160 	.word	0x20000160

080014e4 <setTimer3>:

void setTimer3(int duration){
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
	timer3_counter = duration;
 80014ec:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <setTimer3+0x20>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80014f2:	4b05      	ldr	r3, [pc, #20]	@ (8001508 <setTimer3+0x24>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]

}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20000158 	.word	0x20000158
 8001508:	20000164 	.word	0x20000164

0800150c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001512:	4b15      	ldr	r3, [pc, #84]	@ (8001568 <HAL_MspInit+0x5c>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	4a14      	ldr	r2, [pc, #80]	@ (8001568 <HAL_MspInit+0x5c>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6193      	str	r3, [r2, #24]
 800151e:	4b12      	ldr	r3, [pc, #72]	@ (8001568 <HAL_MspInit+0x5c>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152a:	4b0f      	ldr	r3, [pc, #60]	@ (8001568 <HAL_MspInit+0x5c>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	4a0e      	ldr	r2, [pc, #56]	@ (8001568 <HAL_MspInit+0x5c>)
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001534:	61d3      	str	r3, [r2, #28]
 8001536:	4b0c      	ldr	r3, [pc, #48]	@ (8001568 <HAL_MspInit+0x5c>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001542:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <HAL_MspInit+0x60>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	4a04      	ldr	r2, [pc, #16]	@ (800156c <HAL_MspInit+0x60>)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155e:	bf00      	nop
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	40021000 	.word	0x40021000
 800156c:	40010000 	.word	0x40010000

08001570 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001580:	d113      	bne.n	80015aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001582:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	61d3      	str	r3, [r2, #28]
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	201c      	movs	r0, #28
 80015a0:	f000 fa4d 	bl	8001a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015a4:	201c      	movs	r0, #28
 80015a6:	f000 fa66 	bl	8001a76 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000

080015b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <NMI_Handler+0x4>

080015c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c4:	bf00      	nop
 80015c6:	e7fd      	b.n	80015c4 <HardFault_Handler+0x4>

080015c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015cc:	bf00      	nop
 80015ce:	e7fd      	b.n	80015cc <MemManage_Handler+0x4>

080015d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d4:	bf00      	nop
 80015d6:	e7fd      	b.n	80015d4 <BusFault_Handler+0x4>

080015d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015dc:	bf00      	nop
 80015de:	e7fd      	b.n	80015dc <UsageFault_Handler+0x4>

080015e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015e4:	bf00      	nop
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bc80      	pop	{r7}
 80015ea:	4770      	bx	lr

080015ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr

080015f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr

08001604 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001608:	f000 f926 	bl	8001858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}

08001610 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001614:	4802      	ldr	r0, [pc, #8]	@ (8001620 <TIM2_IRQHandler+0x10>)
 8001616:	f001 f887 	bl	8002728 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200000a0 	.word	0x200000a0

08001624 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr

08001630 <clearAll_led>:
 *
 *  Created on: Nov 30, 2024
 *      Author: ASUS
 */
#include "traffic_light.h"
void clearAll_led(){
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8001634:	2200      	movs	r2, #0
 8001636:	2180      	movs	r1, #128	@ 0x80
 8001638:	4811      	ldr	r0, [pc, #68]	@ (8001680 <clearAll_led+0x50>)
 800163a:	f000 fbca 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001644:	480f      	ldr	r0, [pc, #60]	@ (8001684 <clearAll_led+0x54>)
 8001646:	f000 fbc4 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001650:	480b      	ldr	r0, [pc, #44]	@ (8001680 <clearAll_led+0x50>)
 8001652:	f000 fbbe 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800165c:	4808      	ldr	r0, [pc, #32]	@ (8001680 <clearAll_led+0x50>)
 800165e:	f000 fbb8 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001668:	4805      	ldr	r0, [pc, #20]	@ (8001680 <clearAll_led+0x50>)
 800166a:	f000 fbb2 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, RESET);
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001674:	4802      	ldr	r0, [pc, #8]	@ (8001680 <clearAll_led+0x50>)
 8001676:	f000 fbac 	bl	8001dd2 <HAL_GPIO_WritePin>

}
 800167a:	bf00      	nop
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40010c00 	.word	0x40010c00
 8001684:	40010800 	.word	0x40010800

08001688 <led_green_red>:
void led_green_red(){
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 800168c:	2201      	movs	r2, #1
 800168e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <led_green_red+0x20>)
 8001694:	f000 fb9d 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, SET);
 8001698:	2201      	movs	r2, #1
 800169a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800169e:	4803      	ldr	r0, [pc, #12]	@ (80016ac <led_green_red+0x24>)
 80016a0:	f000 fb97 	bl	8001dd2 <HAL_GPIO_WritePin>
}
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	40010800 	.word	0x40010800
 80016ac:	40010c00 	.word	0x40010c00

080016b0 <led_amber_red>:

void led_amber_red(){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, SET);
 80016b4:	2201      	movs	r2, #1
 80016b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ba:	4805      	ldr	r0, [pc, #20]	@ (80016d0 <led_amber_red+0x20>)
 80016bc:	f000 fb89 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, SET);
 80016c0:	2201      	movs	r2, #1
 80016c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016c6:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <led_amber_red+0x20>)
 80016c8:	f000 fb83 	bl	8001dd2 <HAL_GPIO_WritePin>

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40010c00 	.word	0x40010c00

080016d4 <led_red_green>:

void led_red_green(){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 80016d8:	2201      	movs	r2, #1
 80016da:	2180      	movs	r1, #128	@ 0x80
 80016dc:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <led_red_green+0x20>)
 80016de:	f000 fb78 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED5_GPIO_Port, LED5_Pin, SET);
 80016e2:	2201      	movs	r2, #1
 80016e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <led_red_green+0x20>)
 80016ea:	f000 fb72 	bl	8001dd2 <HAL_GPIO_WritePin>

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40010c00 	.word	0x40010c00

080016f8 <led_red_amber>:

void led_red_amber(){
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	2180      	movs	r1, #128	@ 0x80
 8001700:	4805      	ldr	r0, [pc, #20]	@ (8001718 <led_red_amber+0x20>)
 8001702:	f000 fb66 	bl	8001dd2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, SET);
 8001706:	2201      	movs	r2, #1
 8001708:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <led_red_amber+0x20>)
 800170e:	f000 fb60 	bl	8001dd2 <HAL_GPIO_WritePin>

}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40010c00 	.word	0x40010c00

0800171c <led_red_blinking>:
void led_red_blinking(){
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001720:	2180      	movs	r1, #128	@ 0x80
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <led_red_blinking+0x1c>)
 8001724:	f000 fb6d 	bl	8001e02 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED6_GPIO_Port, LED6_Pin);
 8001728:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <led_red_blinking+0x1c>)
 800172e:	f000 fb68 	bl	8001e02 <HAL_GPIO_TogglePin>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40010c00 	.word	0x40010c00

0800173c <led_amber_blinking>:

void led_amber_blinking(){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001740:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001744:	4804      	ldr	r0, [pc, #16]	@ (8001758 <led_amber_blinking+0x1c>)
 8001746:	f000 fb5c 	bl	8001e02 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 800174a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800174e:	4802      	ldr	r0, [pc, #8]	@ (8001758 <led_amber_blinking+0x1c>)
 8001750:	f000 fb57 	bl	8001e02 <HAL_GPIO_TogglePin>
}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40010c00 	.word	0x40010c00

0800175c <led_green_blinking>:

void led_green_blinking(){
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001760:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001764:	4804      	ldr	r0, [pc, #16]	@ (8001778 <led_green_blinking+0x1c>)
 8001766:	f000 fb4c 	bl	8001e02 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED5_GPIO_Port, LED5_Pin);
 800176a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800176e:	4803      	ldr	r0, [pc, #12]	@ (800177c <led_green_blinking+0x20>)
 8001770:	f000 fb47 	bl	8001e02 <HAL_GPIO_TogglePin>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40010800 	.word	0x40010800
 800177c:	40010c00 	.word	0x40010c00

08001780 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001780:	f7ff ff50 	bl	8001624 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480b      	ldr	r0, [pc, #44]	@ (80017b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001786:	490c      	ldr	r1, [pc, #48]	@ (80017b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001788:	4a0c      	ldr	r2, [pc, #48]	@ (80017bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a09      	ldr	r2, [pc, #36]	@ (80017c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800179c:	4c09      	ldr	r4, [pc, #36]	@ (80017c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017aa:	f001 fb05 	bl	8002db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ae:	f7ff fbd5 	bl	8000f5c <main>
  bx lr
 80017b2:	4770      	bx	lr
  ldr r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80017bc:	08002e44 	.word	0x08002e44
  ldr r2, =_sbss
 80017c0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80017c4:	20000170 	.word	0x20000170

080017c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <ADC1_2_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_Init+0x28>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HAL_Init+0x28>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017dc:	2003      	movs	r0, #3
 80017de:	f000 f923 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e2:	200f      	movs	r0, #15
 80017e4:	f000 f808 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e8:	f7ff fe90 	bl	800150c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40022000 	.word	0x40022000

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001800:	4b12      	ldr	r3, [pc, #72]	@ (800184c <HAL_InitTick+0x54>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_InitTick+0x58>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800180e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001812:	fbb2 f3f3 	udiv	r3, r2, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f93b 	bl	8001a92 <HAL_SYSTICK_Config>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e00e      	b.n	8001844 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b0f      	cmp	r3, #15
 800182a:	d80a      	bhi.n	8001842 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182c:	2200      	movs	r2, #0
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f000 f903 	bl	8001a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001838:	4a06      	ldr	r2, [pc, #24]	@ (8001854 <HAL_InitTick+0x5c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	2000005c 	.word	0x2000005c
 8001850:	20000064 	.word	0x20000064
 8001854:	20000060 	.word	0x20000060

08001858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <HAL_IncTick+0x1c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	461a      	mov	r2, r3
 8001862:	4b05      	ldr	r3, [pc, #20]	@ (8001878 <HAL_IncTick+0x20>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <HAL_IncTick+0x20>)
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	20000064 	.word	0x20000064
 8001878:	2000016c 	.word	0x2000016c

0800187c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return uwTick;
 8001880:	4b02      	ldr	r3, [pc, #8]	@ (800188c <HAL_GetTick+0x10>)
 8001882:	681b      	ldr	r3, [r3, #0]
}
 8001884:	4618      	mov	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	2000016c 	.word	0x2000016c

08001890 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018a0:	4b0c      	ldr	r3, [pc, #48]	@ (80018d4 <__NVIC_SetPriorityGrouping+0x44>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018ac:	4013      	ands	r3, r2
 80018ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018c2:	4a04      	ldr	r2, [pc, #16]	@ (80018d4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	60d3      	str	r3, [r2, #12]
}
 80018c8:	bf00      	nop
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bc80      	pop	{r7}
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018dc:	4b04      	ldr	r3, [pc, #16]	@ (80018f0 <__NVIC_GetPriorityGrouping+0x18>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	0a1b      	lsrs	r3, r3, #8
 80018e2:	f003 0307 	and.w	r3, r3, #7
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bc80      	pop	{r7}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	2b00      	cmp	r3, #0
 8001904:	db0b      	blt.n	800191e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	f003 021f 	and.w	r2, r3, #31
 800190c:	4906      	ldr	r1, [pc, #24]	@ (8001928 <__NVIC_EnableIRQ+0x34>)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	095b      	lsrs	r3, r3, #5
 8001914:	2001      	movs	r0, #1
 8001916:	fa00 f202 	lsl.w	r2, r0, r2
 800191a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800191e:	bf00      	nop
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr
 8001928:	e000e100 	.word	0xe000e100

0800192c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	4603      	mov	r3, r0
 8001934:	6039      	str	r1, [r7, #0]
 8001936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193c:	2b00      	cmp	r3, #0
 800193e:	db0a      	blt.n	8001956 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	b2da      	uxtb	r2, r3
 8001944:	490c      	ldr	r1, [pc, #48]	@ (8001978 <__NVIC_SetPriority+0x4c>)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	0112      	lsls	r2, r2, #4
 800194c:	b2d2      	uxtb	r2, r2
 800194e:	440b      	add	r3, r1
 8001950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001954:	e00a      	b.n	800196c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	b2da      	uxtb	r2, r3
 800195a:	4908      	ldr	r1, [pc, #32]	@ (800197c <__NVIC_SetPriority+0x50>)
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	3b04      	subs	r3, #4
 8001964:	0112      	lsls	r2, r2, #4
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	440b      	add	r3, r1
 800196a:	761a      	strb	r2, [r3, #24]
}
 800196c:	bf00      	nop
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	e000e100 	.word	0xe000e100
 800197c:	e000ed00 	.word	0xe000ed00

08001980 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001980:	b480      	push	{r7}
 8001982:	b089      	sub	sp, #36	@ 0x24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	f1c3 0307 	rsb	r3, r3, #7
 800199a:	2b04      	cmp	r3, #4
 800199c:	bf28      	it	cs
 800199e:	2304      	movcs	r3, #4
 80019a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	3304      	adds	r3, #4
 80019a6:	2b06      	cmp	r3, #6
 80019a8:	d902      	bls.n	80019b0 <NVIC_EncodePriority+0x30>
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	3b03      	subs	r3, #3
 80019ae:	e000      	b.n	80019b2 <NVIC_EncodePriority+0x32>
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b4:	f04f 32ff 	mov.w	r2, #4294967295
 80019b8:	69bb      	ldr	r3, [r7, #24]
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	43da      	mvns	r2, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	401a      	ands	r2, r3
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c8:	f04f 31ff 	mov.w	r1, #4294967295
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	fa01 f303 	lsl.w	r3, r1, r3
 80019d2:	43d9      	mvns	r1, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d8:	4313      	orrs	r3, r2
         );
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3724      	adds	r7, #36	@ 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	bc80      	pop	{r7}
 80019e2:	4770      	bx	lr

080019e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019f4:	d301      	bcc.n	80019fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2301      	movs	r3, #1
 80019f8:	e00f      	b.n	8001a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <SysTick_Config+0x40>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a02:	210f      	movs	r1, #15
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295
 8001a08:	f7ff ff90 	bl	800192c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <SysTick_Config+0x40>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <SysTick_Config+0x40>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff2d 	bl	8001890 <__NVIC_SetPriorityGrouping>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a50:	f7ff ff42 	bl	80018d8 <__NVIC_GetPriorityGrouping>
 8001a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff ff90 	bl	8001980 <NVIC_EncodePriority>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff5f 	bl	800192c <__NVIC_SetPriority>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff35 	bl	80018f4 <__NVIC_EnableIRQ>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ffa2 	bl	80019e4 <SysTick_Config>
 8001aa0:	4603      	mov	r3, r0
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3708      	adds	r7, #8
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
	...

08001aac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b08b      	sub	sp, #44	@ 0x2c
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001abe:	e161      	b.n	8001d84 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	f040 8150 	bne.w	8001d7e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4a97      	ldr	r2, [pc, #604]	@ (8001d40 <HAL_GPIO_Init+0x294>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d05e      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001ae8:	4a95      	ldr	r2, [pc, #596]	@ (8001d40 <HAL_GPIO_Init+0x294>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d875      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001aee:	4a95      	ldr	r2, [pc, #596]	@ (8001d44 <HAL_GPIO_Init+0x298>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d058      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001af4:	4a93      	ldr	r2, [pc, #588]	@ (8001d44 <HAL_GPIO_Init+0x298>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d86f      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001afa:	4a93      	ldr	r2, [pc, #588]	@ (8001d48 <HAL_GPIO_Init+0x29c>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d052      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b00:	4a91      	ldr	r2, [pc, #580]	@ (8001d48 <HAL_GPIO_Init+0x29c>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d869      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b06:	4a91      	ldr	r2, [pc, #580]	@ (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d04c      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b0c:	4a8f      	ldr	r2, [pc, #572]	@ (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d863      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b12:	4a8f      	ldr	r2, [pc, #572]	@ (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d046      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b18:	4a8d      	ldr	r2, [pc, #564]	@ (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d85d      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b1e:	2b12      	cmp	r3, #18
 8001b20:	d82a      	bhi.n	8001b78 <HAL_GPIO_Init+0xcc>
 8001b22:	2b12      	cmp	r3, #18
 8001b24:	d859      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b26:	a201      	add	r2, pc, #4	@ (adr r2, 8001b2c <HAL_GPIO_Init+0x80>)
 8001b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2c:	08001ba7 	.word	0x08001ba7
 8001b30:	08001b81 	.word	0x08001b81
 8001b34:	08001b93 	.word	0x08001b93
 8001b38:	08001bd5 	.word	0x08001bd5
 8001b3c:	08001bdb 	.word	0x08001bdb
 8001b40:	08001bdb 	.word	0x08001bdb
 8001b44:	08001bdb 	.word	0x08001bdb
 8001b48:	08001bdb 	.word	0x08001bdb
 8001b4c:	08001bdb 	.word	0x08001bdb
 8001b50:	08001bdb 	.word	0x08001bdb
 8001b54:	08001bdb 	.word	0x08001bdb
 8001b58:	08001bdb 	.word	0x08001bdb
 8001b5c:	08001bdb 	.word	0x08001bdb
 8001b60:	08001bdb 	.word	0x08001bdb
 8001b64:	08001bdb 	.word	0x08001bdb
 8001b68:	08001bdb 	.word	0x08001bdb
 8001b6c:	08001bdb 	.word	0x08001bdb
 8001b70:	08001b89 	.word	0x08001b89
 8001b74:	08001b9d 	.word	0x08001b9d
 8001b78:	4a76      	ldr	r2, [pc, #472]	@ (8001d54 <HAL_GPIO_Init+0x2a8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d013      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b7e:	e02c      	b.n	8001bda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	623b      	str	r3, [r7, #32]
          break;
 8001b86:	e029      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	623b      	str	r3, [r7, #32]
          break;
 8001b90:	e024      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	3308      	adds	r3, #8
 8001b98:	623b      	str	r3, [r7, #32]
          break;
 8001b9a:	e01f      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	330c      	adds	r3, #12
 8001ba2:	623b      	str	r3, [r7, #32]
          break;
 8001ba4:	e01a      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d102      	bne.n	8001bb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	623b      	str	r3, [r7, #32]
          break;
 8001bb2:	e013      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d105      	bne.n	8001bc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	611a      	str	r2, [r3, #16]
          break;
 8001bc6:	e009      	b.n	8001bdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bc8:	2308      	movs	r3, #8
 8001bca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	615a      	str	r2, [r3, #20]
          break;
 8001bd2:	e003      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
          break;
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          break;
 8001bda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2bff      	cmp	r3, #255	@ 0xff
 8001be0:	d801      	bhi.n	8001be6 <HAL_GPIO_Init+0x13a>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	e001      	b.n	8001bea <HAL_GPIO_Init+0x13e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3304      	adds	r3, #4
 8001bea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2bff      	cmp	r3, #255	@ 0xff
 8001bf0:	d802      	bhi.n	8001bf8 <HAL_GPIO_Init+0x14c>
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x152>
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	3b08      	subs	r3, #8
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	210f      	movs	r1, #15
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	401a      	ands	r2, r3
 8001c10:	6a39      	ldr	r1, [r7, #32]
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 80a9 	beq.w	8001d7e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a49      	ldr	r2, [pc, #292]	@ (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b47      	ldr	r3, [pc, #284]	@ (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c44:	4a45      	ldr	r2, [pc, #276]	@ (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d60 <HAL_GPIO_Init+0x2b4>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d00d      	beq.n	8001c8c <HAL_GPIO_Init+0x1e0>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a3c      	ldr	r2, [pc, #240]	@ (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d007      	beq.n	8001c88 <HAL_GPIO_Init+0x1dc>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d68 <HAL_GPIO_Init+0x2bc>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d101      	bne.n	8001c84 <HAL_GPIO_Init+0x1d8>
 8001c80:	2302      	movs	r3, #2
 8001c82:	e004      	b.n	8001c8e <HAL_GPIO_Init+0x1e2>
 8001c84:	2303      	movs	r3, #3
 8001c86:	e002      	b.n	8001c8e <HAL_GPIO_Init+0x1e2>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e000      	b.n	8001c8e <HAL_GPIO_Init+0x1e2>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c90:	f002 0203 	and.w	r2, r2, #3
 8001c94:	0092      	lsls	r2, r2, #2
 8001c96:	4093      	lsls	r3, r2
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001c9e:	492f      	ldr	r1, [pc, #188]	@ (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	089b      	lsrs	r3, r3, #2
 8001ca4:	3302      	adds	r3, #2
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d006      	beq.n	8001cc6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cb8:	4b2c      	ldr	r3, [pc, #176]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	492b      	ldr	r1, [pc, #172]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	608b      	str	r3, [r1, #8]
 8001cc4:	e006      	b.n	8001cd4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cc6:	4b29      	ldr	r3, [pc, #164]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4927      	ldr	r1, [pc, #156]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d006      	beq.n	8001cee <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ce0:	4b22      	ldr	r3, [pc, #136]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	4921      	ldr	r1, [pc, #132]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	60cb      	str	r3, [r1, #12]
 8001cec:	e006      	b.n	8001cfc <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cee:	4b1f      	ldr	r3, [pc, #124]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	43db      	mvns	r3, r3
 8001cf6:	491d      	ldr	r1, [pc, #116]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d006      	beq.n	8001d16 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d08:	4b18      	ldr	r3, [pc, #96]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	4917      	ldr	r1, [pc, #92]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	604b      	str	r3, [r1, #4]
 8001d14:	e006      	b.n	8001d24 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	43db      	mvns	r3, r3
 8001d1e:	4913      	ldr	r1, [pc, #76]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d20:	4013      	ands	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d01f      	beq.n	8001d70 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d30:	4b0e      	ldr	r3, [pc, #56]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	490d      	ldr	r1, [pc, #52]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001d36:	69bb      	ldr	r3, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]
 8001d3c:	e01f      	b.n	8001d7e <HAL_GPIO_Init+0x2d2>
 8001d3e:	bf00      	nop
 8001d40:	10320000 	.word	0x10320000
 8001d44:	10310000 	.word	0x10310000
 8001d48:	10220000 	.word	0x10220000
 8001d4c:	10210000 	.word	0x10210000
 8001d50:	10120000 	.word	0x10120000
 8001d54:	10110000 	.word	0x10110000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40010800 	.word	0x40010800
 8001d64:	40010c00 	.word	0x40010c00
 8001d68:	40011000 	.word	0x40011000
 8001d6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d70:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <HAL_GPIO_Init+0x2f4>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	43db      	mvns	r3, r3
 8001d78:	4909      	ldr	r1, [pc, #36]	@ (8001da0 <HAL_GPIO_Init+0x2f4>)
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d80:	3301      	adds	r3, #1
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f47f ae96 	bne.w	8001ac0 <HAL_GPIO_Init+0x14>
  }
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	372c      	adds	r7, #44	@ 0x2c
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	40010400 	.word	0x40010400

08001da4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	460b      	mov	r3, r1
 8001dae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	887b      	ldrh	r3, [r7, #2]
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d002      	beq.n	8001dc2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	73fb      	strb	r3, [r7, #15]
 8001dc0:	e001      	b.n	8001dc6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3714      	adds	r7, #20
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr

08001dd2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	807b      	strh	r3, [r7, #2]
 8001dde:	4613      	mov	r3, r2
 8001de0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001de2:	787b      	ldrb	r3, [r7, #1]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d003      	beq.n	8001df0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001de8:	887a      	ldrh	r2, [r7, #2]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dee:	e003      	b.n	8001df8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001df0:	887b      	ldrh	r3, [r7, #2]
 8001df2:	041a      	lsls	r2, r3, #16
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	611a      	str	r2, [r3, #16]
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b085      	sub	sp, #20
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	68db      	ldr	r3, [r3, #12]
 8001e12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e14:	887a      	ldrh	r2, [r7, #2]
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	041a      	lsls	r2, r3, #16
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	887b      	ldrh	r3, [r7, #2]
 8001e22:	400b      	ands	r3, r1
 8001e24:	431a      	orrs	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	611a      	str	r2, [r3, #16]
}
 8001e2a:	bf00      	nop
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bc80      	pop	{r7}
 8001e32:	4770      	bx	lr

08001e34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e272      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f000 8087 	beq.w	8001f62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e54:	4b92      	ldr	r3, [pc, #584]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f003 030c 	and.w	r3, r3, #12
 8001e5c:	2b04      	cmp	r3, #4
 8001e5e:	d00c      	beq.n	8001e7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e60:	4b8f      	ldr	r3, [pc, #572]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f003 030c 	and.w	r3, r3, #12
 8001e68:	2b08      	cmp	r3, #8
 8001e6a:	d112      	bne.n	8001e92 <HAL_RCC_OscConfig+0x5e>
 8001e6c:	4b8c      	ldr	r3, [pc, #560]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e78:	d10b      	bne.n	8001e92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e7a:	4b89      	ldr	r3, [pc, #548]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d06c      	beq.n	8001f60 <HAL_RCC_OscConfig+0x12c>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d168      	bne.n	8001f60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e24c      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e9a:	d106      	bne.n	8001eaa <HAL_RCC_OscConfig+0x76>
 8001e9c:	4b80      	ldr	r3, [pc, #512]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a7f      	ldr	r2, [pc, #508]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ea6:	6013      	str	r3, [r2, #0]
 8001ea8:	e02e      	b.n	8001f08 <HAL_RCC_OscConfig+0xd4>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d10c      	bne.n	8001ecc <HAL_RCC_OscConfig+0x98>
 8001eb2:	4b7b      	ldr	r3, [pc, #492]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a7a      	ldr	r2, [pc, #488]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ebc:	6013      	str	r3, [r2, #0]
 8001ebe:	4b78      	ldr	r3, [pc, #480]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a77      	ldr	r2, [pc, #476]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ec8:	6013      	str	r3, [r2, #0]
 8001eca:	e01d      	b.n	8001f08 <HAL_RCC_OscConfig+0xd4>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ed4:	d10c      	bne.n	8001ef0 <HAL_RCC_OscConfig+0xbc>
 8001ed6:	4b72      	ldr	r3, [pc, #456]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a71      	ldr	r2, [pc, #452]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a6e      	ldr	r2, [pc, #440]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eec:	6013      	str	r3, [r2, #0]
 8001eee:	e00b      	b.n	8001f08 <HAL_RCC_OscConfig+0xd4>
 8001ef0:	4b6b      	ldr	r3, [pc, #428]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a6a      	ldr	r2, [pc, #424]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ef6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001efa:	6013      	str	r3, [r2, #0]
 8001efc:	4b68      	ldr	r3, [pc, #416]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a67      	ldr	r2, [pc, #412]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d013      	beq.n	8001f38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f10:	f7ff fcb4 	bl	800187c <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f18:	f7ff fcb0 	bl	800187c <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b64      	cmp	r3, #100	@ 0x64
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e200      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f2a:	4b5d      	ldr	r3, [pc, #372]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d0f0      	beq.n	8001f18 <HAL_RCC_OscConfig+0xe4>
 8001f36:	e014      	b.n	8001f62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f38:	f7ff fca0 	bl	800187c <HAL_GetTick>
 8001f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f40:	f7ff fc9c 	bl	800187c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b64      	cmp	r3, #100	@ 0x64
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e1ec      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f52:	4b53      	ldr	r3, [pc, #332]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x10c>
 8001f5e:	e000      	b.n	8001f62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d063      	beq.n	8002036 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f6e:	4b4c      	ldr	r3, [pc, #304]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	f003 030c 	and.w	r3, r3, #12
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d00b      	beq.n	8001f92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f7a:	4b49      	ldr	r3, [pc, #292]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	2b08      	cmp	r3, #8
 8001f84:	d11c      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x18c>
 8001f86:	4b46      	ldr	r3, [pc, #280]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d116      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f92:	4b43      	ldr	r3, [pc, #268]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d005      	beq.n	8001faa <HAL_RCC_OscConfig+0x176>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d001      	beq.n	8001faa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e1c0      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001faa:	4b3d      	ldr	r3, [pc, #244]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	4939      	ldr	r1, [pc, #228]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fbe:	e03a      	b.n	8002036 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	691b      	ldr	r3, [r3, #16]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d020      	beq.n	800200a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fc8:	4b36      	ldr	r3, [pc, #216]	@ (80020a4 <HAL_RCC_OscConfig+0x270>)
 8001fca:	2201      	movs	r2, #1
 8001fcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fce:	f7ff fc55 	bl	800187c <HAL_GetTick>
 8001fd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd6:	f7ff fc51 	bl	800187c <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e1a1      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe8:	4b2d      	ldr	r3, [pc, #180]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d0f0      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	695b      	ldr	r3, [r3, #20]
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	4927      	ldr	r1, [pc, #156]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 8002004:	4313      	orrs	r3, r2
 8002006:	600b      	str	r3, [r1, #0]
 8002008:	e015      	b.n	8002036 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800200a:	4b26      	ldr	r3, [pc, #152]	@ (80020a4 <HAL_RCC_OscConfig+0x270>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002010:	f7ff fc34 	bl	800187c <HAL_GetTick>
 8002014:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002016:	e008      	b.n	800202a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002018:	f7ff fc30 	bl	800187c <HAL_GetTick>
 800201c:	4602      	mov	r2, r0
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d901      	bls.n	800202a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002026:	2303      	movs	r3, #3
 8002028:	e180      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202a:	4b1d      	ldr	r3, [pc, #116]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0302 	and.w	r3, r3, #2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d1f0      	bne.n	8002018 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0308 	and.w	r3, r3, #8
 800203e:	2b00      	cmp	r3, #0
 8002040:	d03a      	beq.n	80020b8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d019      	beq.n	800207e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800204a:	4b17      	ldr	r3, [pc, #92]	@ (80020a8 <HAL_RCC_OscConfig+0x274>)
 800204c:	2201      	movs	r2, #1
 800204e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002050:	f7ff fc14 	bl	800187c <HAL_GetTick>
 8002054:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002056:	e008      	b.n	800206a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002058:	f7ff fc10 	bl	800187c <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	693b      	ldr	r3, [r7, #16]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b02      	cmp	r3, #2
 8002064:	d901      	bls.n	800206a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002066:	2303      	movs	r3, #3
 8002068:	e160      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800206a:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <HAL_RCC_OscConfig+0x26c>)
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	f003 0302 	and.w	r3, r3, #2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f0      	beq.n	8002058 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002076:	2001      	movs	r0, #1
 8002078:	f000 fa9c 	bl	80025b4 <RCC_Delay>
 800207c:	e01c      	b.n	80020b8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800207e:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <HAL_RCC_OscConfig+0x274>)
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002084:	f7ff fbfa 	bl	800187c <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800208a:	e00f      	b.n	80020ac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208c:	f7ff fbf6 	bl	800187c <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d908      	bls.n	80020ac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e146      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
 800209e:	bf00      	nop
 80020a0:	40021000 	.word	0x40021000
 80020a4:	42420000 	.word	0x42420000
 80020a8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ac:	4b92      	ldr	r3, [pc, #584]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80020ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1e9      	bne.n	800208c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80a6 	beq.w	8002212 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c6:	2300      	movs	r3, #0
 80020c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ca:	4b8b      	ldr	r3, [pc, #556]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	69db      	ldr	r3, [r3, #28]
 80020ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d10d      	bne.n	80020f2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020d6:	4b88      	ldr	r3, [pc, #544]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	4a87      	ldr	r2, [pc, #540]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020e0:	61d3      	str	r3, [r2, #28]
 80020e2:	4b85      	ldr	r3, [pc, #532]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	60bb      	str	r3, [r7, #8]
 80020ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020ee:	2301      	movs	r3, #1
 80020f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f2:	4b82      	ldr	r3, [pc, #520]	@ (80022fc <HAL_RCC_OscConfig+0x4c8>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d118      	bne.n	8002130 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020fe:	4b7f      	ldr	r3, [pc, #508]	@ (80022fc <HAL_RCC_OscConfig+0x4c8>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a7e      	ldr	r2, [pc, #504]	@ (80022fc <HAL_RCC_OscConfig+0x4c8>)
 8002104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800210a:	f7ff fbb7 	bl	800187c <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002110:	e008      	b.n	8002124 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002112:	f7ff fbb3 	bl	800187c <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	2b64      	cmp	r3, #100	@ 0x64
 800211e:	d901      	bls.n	8002124 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	e103      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002124:	4b75      	ldr	r3, [pc, #468]	@ (80022fc <HAL_RCC_OscConfig+0x4c8>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212c:	2b00      	cmp	r3, #0
 800212e:	d0f0      	beq.n	8002112 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d106      	bne.n	8002146 <HAL_RCC_OscConfig+0x312>
 8002138:	4b6f      	ldr	r3, [pc, #444]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	4a6e      	ldr	r2, [pc, #440]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6213      	str	r3, [r2, #32]
 8002144:	e02d      	b.n	80021a2 <HAL_RCC_OscConfig+0x36e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d10c      	bne.n	8002168 <HAL_RCC_OscConfig+0x334>
 800214e:	4b6a      	ldr	r3, [pc, #424]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	4a69      	ldr	r2, [pc, #420]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	6213      	str	r3, [r2, #32]
 800215a:	4b67      	ldr	r3, [pc, #412]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	4a66      	ldr	r2, [pc, #408]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002160:	f023 0304 	bic.w	r3, r3, #4
 8002164:	6213      	str	r3, [r2, #32]
 8002166:	e01c      	b.n	80021a2 <HAL_RCC_OscConfig+0x36e>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b05      	cmp	r3, #5
 800216e:	d10c      	bne.n	800218a <HAL_RCC_OscConfig+0x356>
 8002170:	4b61      	ldr	r3, [pc, #388]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002172:	6a1b      	ldr	r3, [r3, #32]
 8002174:	4a60      	ldr	r2, [pc, #384]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	6213      	str	r3, [r2, #32]
 800217c:	4b5e      	ldr	r3, [pc, #376]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800217e:	6a1b      	ldr	r3, [r3, #32]
 8002180:	4a5d      	ldr	r2, [pc, #372]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	6213      	str	r3, [r2, #32]
 8002188:	e00b      	b.n	80021a2 <HAL_RCC_OscConfig+0x36e>
 800218a:	4b5b      	ldr	r3, [pc, #364]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800218c:	6a1b      	ldr	r3, [r3, #32]
 800218e:	4a5a      	ldr	r2, [pc, #360]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	6213      	str	r3, [r2, #32]
 8002196:	4b58      	ldr	r3, [pc, #352]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002198:	6a1b      	ldr	r3, [r3, #32]
 800219a:	4a57      	ldr	r2, [pc, #348]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	f023 0304 	bic.w	r3, r3, #4
 80021a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	68db      	ldr	r3, [r3, #12]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d015      	beq.n	80021d6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021aa:	f7ff fb67 	bl	800187c <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021b0:	e00a      	b.n	80021c8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021b2:	f7ff fb63 	bl	800187c <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e0b1      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c8:	4b4b      	ldr	r3, [pc, #300]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d0ee      	beq.n	80021b2 <HAL_RCC_OscConfig+0x37e>
 80021d4:	e014      	b.n	8002200 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d6:	f7ff fb51 	bl	800187c <HAL_GetTick>
 80021da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021dc:	e00a      	b.n	80021f4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021de:	f7ff fb4d 	bl	800187c <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d901      	bls.n	80021f4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e09b      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f4:	4b40      	ldr	r3, [pc, #256]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80021f6:	6a1b      	ldr	r3, [r3, #32]
 80021f8:	f003 0302 	and.w	r3, r3, #2
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1ee      	bne.n	80021de <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002200:	7dfb      	ldrb	r3, [r7, #23]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d105      	bne.n	8002212 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002206:	4b3c      	ldr	r3, [pc, #240]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	4a3b      	ldr	r2, [pc, #236]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800220c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002210:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	69db      	ldr	r3, [r3, #28]
 8002216:	2b00      	cmp	r3, #0
 8002218:	f000 8087 	beq.w	800232a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800221c:	4b36      	ldr	r3, [pc, #216]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 030c 	and.w	r3, r3, #12
 8002224:	2b08      	cmp	r3, #8
 8002226:	d061      	beq.n	80022ec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d146      	bne.n	80022be <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002230:	4b33      	ldr	r3, [pc, #204]	@ (8002300 <HAL_RCC_OscConfig+0x4cc>)
 8002232:	2200      	movs	r2, #0
 8002234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002236:	f7ff fb21 	bl	800187c <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800223c:	e008      	b.n	8002250 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800223e:	f7ff fb1d 	bl	800187c <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	2b02      	cmp	r3, #2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e06d      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002250:	4b29      	ldr	r3, [pc, #164]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	d1f0      	bne.n	800223e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002264:	d108      	bne.n	8002278 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002266:	4b24      	ldr	r3, [pc, #144]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	4921      	ldr	r1, [pc, #132]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 8002274:	4313      	orrs	r3, r2
 8002276:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002278:	4b1f      	ldr	r3, [pc, #124]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a19      	ldr	r1, [r3, #32]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	430b      	orrs	r3, r1
 800228a:	491b      	ldr	r1, [pc, #108]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 800228c:	4313      	orrs	r3, r2
 800228e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002290:	4b1b      	ldr	r3, [pc, #108]	@ (8002300 <HAL_RCC_OscConfig+0x4cc>)
 8002292:	2201      	movs	r2, #1
 8002294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002296:	f7ff faf1 	bl	800187c <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229e:	f7ff faed 	bl	800187c <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e03d      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022b0:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0f0      	beq.n	800229e <HAL_RCC_OscConfig+0x46a>
 80022bc:	e035      	b.n	800232a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022be:	4b10      	ldr	r3, [pc, #64]	@ (8002300 <HAL_RCC_OscConfig+0x4cc>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c4:	f7ff fada 	bl	800187c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022cc:	f7ff fad6 	bl	800187c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e026      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f0      	bne.n	80022cc <HAL_RCC_OscConfig+0x498>
 80022ea:	e01e      	b.n	800232a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	69db      	ldr	r3, [r3, #28]
 80022f0:	2b01      	cmp	r3, #1
 80022f2:	d107      	bne.n	8002304 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e019      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
 80022f8:	40021000 	.word	0x40021000
 80022fc:	40007000 	.word	0x40007000
 8002300:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <HAL_RCC_OscConfig+0x500>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	429a      	cmp	r2, r3
 8002316:	d106      	bne.n	8002326 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002322:	429a      	cmp	r2, r3
 8002324:	d001      	beq.n	800232a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000

08002338 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0d0      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800234c:	4b6a      	ldr	r3, [pc, #424]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f003 0307 	and.w	r3, r3, #7
 8002354:	683a      	ldr	r2, [r7, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	d910      	bls.n	800237c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800235a:	4b67      	ldr	r3, [pc, #412]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f023 0207 	bic.w	r2, r3, #7
 8002362:	4965      	ldr	r1, [pc, #404]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	4313      	orrs	r3, r2
 8002368:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800236a:	4b63      	ldr	r3, [pc, #396]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	683a      	ldr	r2, [r7, #0]
 8002374:	429a      	cmp	r2, r3
 8002376:	d001      	beq.n	800237c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	e0b8      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d020      	beq.n	80023ca <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0304 	and.w	r3, r3, #4
 8002390:	2b00      	cmp	r3, #0
 8002392:	d005      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002394:	4b59      	ldr	r3, [pc, #356]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	4a58      	ldr	r2, [pc, #352]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 800239a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800239e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0308 	and.w	r3, r3, #8
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023ac:	4b53      	ldr	r3, [pc, #332]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	4a52      	ldr	r2, [pc, #328]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023b6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023b8:	4b50      	ldr	r3, [pc, #320]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	494d      	ldr	r1, [pc, #308]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023c6:	4313      	orrs	r3, r2
 80023c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d040      	beq.n	8002458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d107      	bne.n	80023ee <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023de:	4b47      	ldr	r3, [pc, #284]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d115      	bne.n	8002416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e07f      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d107      	bne.n	8002406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023f6:	4b41      	ldr	r3, [pc, #260]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d109      	bne.n	8002416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e073      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002406:	4b3d      	ldr	r3, [pc, #244]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e06b      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002416:	4b39      	ldr	r3, [pc, #228]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f023 0203 	bic.w	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	4936      	ldr	r1, [pc, #216]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002424:	4313      	orrs	r3, r2
 8002426:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002428:	f7ff fa28 	bl	800187c <HAL_GetTick>
 800242c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242e:	e00a      	b.n	8002446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002430:	f7ff fa24 	bl	800187c <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800243e:	4293      	cmp	r3, r2
 8002440:	d901      	bls.n	8002446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e053      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002446:	4b2d      	ldr	r3, [pc, #180]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 020c 	and.w	r2, r3, #12
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	429a      	cmp	r2, r3
 8002456:	d1eb      	bne.n	8002430 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002458:	4b27      	ldr	r3, [pc, #156]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0307 	and.w	r3, r3, #7
 8002460:	683a      	ldr	r2, [r7, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d210      	bcs.n	8002488 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002466:	4b24      	ldr	r3, [pc, #144]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f023 0207 	bic.w	r2, r3, #7
 800246e:	4922      	ldr	r1, [pc, #136]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	4313      	orrs	r3, r2
 8002474:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002476:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <HAL_RCC_ClockConfig+0x1c0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	683a      	ldr	r2, [r7, #0]
 8002480:	429a      	cmp	r2, r3
 8002482:	d001      	beq.n	8002488 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e032      	b.n	80024ee <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0304 	and.w	r3, r3, #4
 8002490:	2b00      	cmp	r3, #0
 8002492:	d008      	beq.n	80024a6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002494:	4b19      	ldr	r3, [pc, #100]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	4916      	ldr	r1, [pc, #88]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d009      	beq.n	80024c6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024b2:	4b12      	ldr	r3, [pc, #72]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	490e      	ldr	r1, [pc, #56]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024c6:	f000 f821 	bl	800250c <HAL_RCC_GetSysClockFreq>
 80024ca:	4602      	mov	r2, r0
 80024cc:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <HAL_RCC_ClockConfig+0x1c4>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	091b      	lsrs	r3, r3, #4
 80024d2:	f003 030f 	and.w	r3, r3, #15
 80024d6:	490a      	ldr	r1, [pc, #40]	@ (8002500 <HAL_RCC_ClockConfig+0x1c8>)
 80024d8:	5ccb      	ldrb	r3, [r1, r3]
 80024da:	fa22 f303 	lsr.w	r3, r2, r3
 80024de:	4a09      	ldr	r2, [pc, #36]	@ (8002504 <HAL_RCC_ClockConfig+0x1cc>)
 80024e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024e2:	4b09      	ldr	r3, [pc, #36]	@ (8002508 <HAL_RCC_ClockConfig+0x1d0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff f986 	bl	80017f8 <HAL_InitTick>

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40022000 	.word	0x40022000
 80024fc:	40021000 	.word	0x40021000
 8002500:	08002e18 	.word	0x08002e18
 8002504:	2000005c 	.word	0x2000005c
 8002508:	20000060 	.word	0x20000060

0800250c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002512:	2300      	movs	r3, #0
 8002514:	60fb      	str	r3, [r7, #12]
 8002516:	2300      	movs	r3, #0
 8002518:	60bb      	str	r3, [r7, #8]
 800251a:	2300      	movs	r3, #0
 800251c:	617b      	str	r3, [r7, #20]
 800251e:	2300      	movs	r3, #0
 8002520:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002526:	4b1e      	ldr	r3, [pc, #120]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f003 030c 	and.w	r3, r3, #12
 8002532:	2b04      	cmp	r3, #4
 8002534:	d002      	beq.n	800253c <HAL_RCC_GetSysClockFreq+0x30>
 8002536:	2b08      	cmp	r3, #8
 8002538:	d003      	beq.n	8002542 <HAL_RCC_GetSysClockFreq+0x36>
 800253a:	e027      	b.n	800258c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800253c:	4b19      	ldr	r3, [pc, #100]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800253e:	613b      	str	r3, [r7, #16]
      break;
 8002540:	e027      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	0c9b      	lsrs	r3, r3, #18
 8002546:	f003 030f 	and.w	r3, r3, #15
 800254a:	4a17      	ldr	r2, [pc, #92]	@ (80025a8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800254c:	5cd3      	ldrb	r3, [r2, r3]
 800254e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d010      	beq.n	800257c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800255a:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x94>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	0c5b      	lsrs	r3, r3, #17
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	4a11      	ldr	r2, [pc, #68]	@ (80025ac <HAL_RCC_GetSysClockFreq+0xa0>)
 8002566:	5cd3      	ldrb	r3, [r2, r3]
 8002568:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a0d      	ldr	r2, [pc, #52]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800256e:	fb03 f202 	mul.w	r2, r3, r2
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	fbb2 f3f3 	udiv	r3, r2, r3
 8002578:	617b      	str	r3, [r7, #20]
 800257a:	e004      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	4a0c      	ldr	r2, [pc, #48]	@ (80025b0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002580:	fb02 f303 	mul.w	r3, r2, r3
 8002584:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	613b      	str	r3, [r7, #16]
      break;
 800258a:	e002      	b.n	8002592 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800258c:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <HAL_RCC_GetSysClockFreq+0x98>)
 800258e:	613b      	str	r3, [r7, #16]
      break;
 8002590:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002592:	693b      	ldr	r3, [r7, #16]
}
 8002594:	4618      	mov	r0, r3
 8002596:	371c      	adds	r7, #28
 8002598:	46bd      	mov	sp, r7
 800259a:	bc80      	pop	{r7}
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40021000 	.word	0x40021000
 80025a4:	007a1200 	.word	0x007a1200
 80025a8:	08002e28 	.word	0x08002e28
 80025ac:	08002e38 	.word	0x08002e38
 80025b0:	003d0900 	.word	0x003d0900

080025b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025bc:	4b0a      	ldr	r3, [pc, #40]	@ (80025e8 <RCC_Delay+0x34>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a0a      	ldr	r2, [pc, #40]	@ (80025ec <RCC_Delay+0x38>)
 80025c2:	fba2 2303 	umull	r2, r3, r2, r3
 80025c6:	0a5b      	lsrs	r3, r3, #9
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025d0:	bf00      	nop
  }
  while (Delay --);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	1e5a      	subs	r2, r3, #1
 80025d6:	60fa      	str	r2, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <RCC_Delay+0x1c>
}
 80025dc:	bf00      	nop
 80025de:	bf00      	nop
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	2000005c 	.word	0x2000005c
 80025ec:	10624dd3 	.word	0x10624dd3

080025f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e041      	b.n	8002686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d106      	bne.n	800261c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7fe ffaa 	bl	8001570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3304      	adds	r3, #4
 800262c:	4619      	mov	r1, r3
 800262e:	4610      	mov	r0, r2
 8002630:	f000 fa56 	bl	8002ae0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d001      	beq.n	80026a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e035      	b.n	8002714 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f042 0201 	orr.w	r2, r2, #1
 80026be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a16      	ldr	r2, [pc, #88]	@ (8002720 <HAL_TIM_Base_Start_IT+0x90>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d009      	beq.n	80026de <HAL_TIM_Base_Start_IT+0x4e>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d2:	d004      	beq.n	80026de <HAL_TIM_Base_Start_IT+0x4e>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a12      	ldr	r2, [pc, #72]	@ (8002724 <HAL_TIM_Base_Start_IT+0x94>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d111      	bne.n	8002702 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b06      	cmp	r3, #6
 80026ee:	d010      	beq.n	8002712 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002700:	e007      	b.n	8002712 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0201 	orr.w	r2, r2, #1
 8002710:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3714      	adds	r7, #20
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40012c00 	.word	0x40012c00
 8002724:	40000400 	.word	0x40000400

08002728 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b00      	cmp	r3, #0
 8002748:	d020      	beq.n	800278c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f003 0302 	and.w	r3, r3, #2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d01b      	beq.n	800278c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f06f 0202 	mvn.w	r2, #2
 800275c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f000 f998 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 8002778:	e005      	b.n	8002786 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f98b 	bl	8002a96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f000 f99a 	bl	8002aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f003 0304 	and.w	r3, r3, #4
 8002792:	2b00      	cmp	r3, #0
 8002794:	d020      	beq.n	80027d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d01b      	beq.n	80027d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0204 	mvn.w	r2, #4
 80027a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2202      	movs	r2, #2
 80027ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f972 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 80027c4:	e005      	b.n	80027d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 f965 	bl	8002a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f974 	bl	8002aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f003 0308 	and.w	r3, r3, #8
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d020      	beq.n	8002824 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f003 0308 	and.w	r3, r3, #8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d01b      	beq.n	8002824 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f06f 0208 	mvn.w	r2, #8
 80027f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2204      	movs	r2, #4
 80027fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800280a:	6878      	ldr	r0, [r7, #4]
 800280c:	f000 f94c 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 8002810:	e005      	b.n	800281e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f93f 	bl	8002a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 f94e 	bl	8002aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	2b00      	cmp	r3, #0
 800282c:	d020      	beq.n	8002870 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f003 0310 	and.w	r3, r3, #16
 8002834:	2b00      	cmp	r3, #0
 8002836:	d01b      	beq.n	8002870 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f06f 0210 	mvn.w	r2, #16
 8002840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2208      	movs	r2, #8
 8002846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f926 	bl	8002aa8 <HAL_TIM_IC_CaptureCallback>
 800285c:	e005      	b.n	800286a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f000 f919 	bl	8002a96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f000 f928 	bl	8002aba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00c      	beq.n	8002894 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f003 0301 	and.w	r3, r3, #1
 8002880:	2b00      	cmp	r3, #0
 8002882:	d007      	beq.n	8002894 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0201 	mvn.w	r2, #1
 800288c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f7fe fc78 	bl	8001184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00c      	beq.n	80028b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d007      	beq.n	80028b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80028b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 fa6f 	bl	8002d96 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00c      	beq.n	80028dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d007      	beq.n	80028dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80028d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f8f8 	bl	8002acc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	f003 0320 	and.w	r3, r3, #32
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00c      	beq.n	8002900 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	f003 0320 	and.w	r3, r3, #32
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d007      	beq.n	8002900 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f06f 0220 	mvn.w	r2, #32
 80028f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fa42 	bl	8002d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002900:	bf00      	nop
 8002902:	3710      	adds	r7, #16
 8002904:	46bd      	mov	sp, r7
 8002906:	bd80      	pop	{r7, pc}

08002908 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002912:	2300      	movs	r3, #0
 8002914:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800291c:	2b01      	cmp	r3, #1
 800291e:	d101      	bne.n	8002924 <HAL_TIM_ConfigClockSource+0x1c>
 8002920:	2302      	movs	r3, #2
 8002922:	e0b4      	b.n	8002a8e <HAL_TIM_ConfigClockSource+0x186>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2202      	movs	r2, #2
 8002930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002942:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800294a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800295c:	d03e      	beq.n	80029dc <HAL_TIM_ConfigClockSource+0xd4>
 800295e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002962:	f200 8087 	bhi.w	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 8002966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800296a:	f000 8086 	beq.w	8002a7a <HAL_TIM_ConfigClockSource+0x172>
 800296e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002972:	d87f      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 8002974:	2b70      	cmp	r3, #112	@ 0x70
 8002976:	d01a      	beq.n	80029ae <HAL_TIM_ConfigClockSource+0xa6>
 8002978:	2b70      	cmp	r3, #112	@ 0x70
 800297a:	d87b      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 800297c:	2b60      	cmp	r3, #96	@ 0x60
 800297e:	d050      	beq.n	8002a22 <HAL_TIM_ConfigClockSource+0x11a>
 8002980:	2b60      	cmp	r3, #96	@ 0x60
 8002982:	d877      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 8002984:	2b50      	cmp	r3, #80	@ 0x50
 8002986:	d03c      	beq.n	8002a02 <HAL_TIM_ConfigClockSource+0xfa>
 8002988:	2b50      	cmp	r3, #80	@ 0x50
 800298a:	d873      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 800298c:	2b40      	cmp	r3, #64	@ 0x40
 800298e:	d058      	beq.n	8002a42 <HAL_TIM_ConfigClockSource+0x13a>
 8002990:	2b40      	cmp	r3, #64	@ 0x40
 8002992:	d86f      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 8002994:	2b30      	cmp	r3, #48	@ 0x30
 8002996:	d064      	beq.n	8002a62 <HAL_TIM_ConfigClockSource+0x15a>
 8002998:	2b30      	cmp	r3, #48	@ 0x30
 800299a:	d86b      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 800299c:	2b20      	cmp	r3, #32
 800299e:	d060      	beq.n	8002a62 <HAL_TIM_ConfigClockSource+0x15a>
 80029a0:	2b20      	cmp	r3, #32
 80029a2:	d867      	bhi.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d05c      	beq.n	8002a62 <HAL_TIM_ConfigClockSource+0x15a>
 80029a8:	2b10      	cmp	r3, #16
 80029aa:	d05a      	beq.n	8002a62 <HAL_TIM_ConfigClockSource+0x15a>
 80029ac:	e062      	b.n	8002a74 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029be:	f000 f96a 	bl	8002c96 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80029d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	609a      	str	r2, [r3, #8]
      break;
 80029da:	e04f      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029ec:	f000 f953 	bl	8002c96 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689a      	ldr	r2, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80029fe:	609a      	str	r2, [r3, #8]
      break;
 8002a00:	e03c      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a0e:	461a      	mov	r2, r3
 8002a10:	f000 f8ca 	bl	8002ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2150      	movs	r1, #80	@ 0x50
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f000 f921 	bl	8002c62 <TIM_ITRx_SetConfig>
      break;
 8002a20:	e02c      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a2e:	461a      	mov	r2, r3
 8002a30:	f000 f8e8 	bl	8002c04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2160      	movs	r1, #96	@ 0x60
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f000 f911 	bl	8002c62 <TIM_ITRx_SetConfig>
      break;
 8002a40:	e01c      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f000 f8aa 	bl	8002ba8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2140      	movs	r1, #64	@ 0x40
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 f901 	bl	8002c62 <TIM_ITRx_SetConfig>
      break;
 8002a60:	e00c      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4610      	mov	r0, r2
 8002a6e:	f000 f8f8 	bl	8002c62 <TIM_ITRx_SetConfig>
      break;
 8002a72:	e003      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
      break;
 8002a78:	e000      	b.n	8002a7c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b083      	sub	sp, #12
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bc80      	pop	{r7}
 8002aa6:	4770      	bx	lr

08002aa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr

08002acc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
	...

08002ae0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a2b      	ldr	r2, [pc, #172]	@ (8002ba0 <TIM_Base_SetConfig+0xc0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d007      	beq.n	8002b08 <TIM_Base_SetConfig+0x28>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002afe:	d003      	beq.n	8002b08 <TIM_Base_SetConfig+0x28>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a28      	ldr	r2, [pc, #160]	@ (8002ba4 <TIM_Base_SetConfig+0xc4>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d108      	bne.n	8002b1a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a20      	ldr	r2, [pc, #128]	@ (8002ba0 <TIM_Base_SetConfig+0xc0>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d007      	beq.n	8002b32 <TIM_Base_SetConfig+0x52>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b28:	d003      	beq.n	8002b32 <TIM_Base_SetConfig+0x52>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba4 <TIM_Base_SetConfig+0xc4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d108      	bne.n	8002b44 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	695b      	ldr	r3, [r3, #20]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba0 <TIM_Base_SetConfig+0xc0>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d103      	bne.n	8002b78 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	691a      	ldr	r2, [r3, #16]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d005      	beq.n	8002b96 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	f023 0201 	bic.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	611a      	str	r2, [r3, #16]
  }
}
 8002b96:	bf00      	nop
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr
 8002ba0:	40012c00 	.word	0x40012c00
 8002ba4:	40000400 	.word	0x40000400

08002ba8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a1b      	ldr	r3, [r3, #32]
 8002bbe:	f023 0201 	bic.w	r2, r3, #1
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	011b      	lsls	r3, r3, #4
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f023 030a 	bic.w	r3, r3, #10
 8002be4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	621a      	str	r2, [r3, #32]
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bc80      	pop	{r7}
 8002c02:	4770      	bx	lr

08002c04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b087      	sub	sp, #28
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	6a1b      	ldr	r3, [r3, #32]
 8002c14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6a1b      	ldr	r3, [r3, #32]
 8002c1a:	f023 0210 	bic.w	r2, r3, #16
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	699b      	ldr	r3, [r3, #24]
 8002c26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c28:	693b      	ldr	r3, [r7, #16]
 8002c2a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	031b      	lsls	r3, r3, #12
 8002c34:	693a      	ldr	r2, [r7, #16]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002c40:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	693a      	ldr	r2, [r7, #16]
 8002c50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	621a      	str	r2, [r3, #32]
}
 8002c58:	bf00      	nop
 8002c5a:	371c      	adds	r7, #28
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr

08002c62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b085      	sub	sp, #20
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
 8002c6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	f043 0307 	orr.w	r3, r3, #7
 8002c84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	68fa      	ldr	r2, [r7, #12]
 8002c8a:	609a      	str	r2, [r3, #8]
}
 8002c8c:	bf00      	nop
 8002c8e:	3714      	adds	r7, #20
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b087      	sub	sp, #28
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	60f8      	str	r0, [r7, #12]
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002cb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	021a      	lsls	r2, r3, #8
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	609a      	str	r2, [r3, #8]
}
 8002cca:	bf00      	nop
 8002ccc:	371c      	adds	r7, #28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d101      	bne.n	8002cec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ce8:	2302      	movs	r3, #2
 8002cea:	e041      	b.n	8002d70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2202      	movs	r2, #2
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a14      	ldr	r2, [pc, #80]	@ (8002d7c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d009      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d38:	d004      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a10      	ldr	r2, [pc, #64]	@ (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d10c      	bne.n	8002d5e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bc80      	pop	{r7}
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40012c00 	.word	0x40012c00
 8002d80:	40000400 	.word	0x40000400

08002d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bc80      	pop	{r7}
 8002d94:	4770      	bx	lr

08002d96 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <memset>:
 8002da8:	4603      	mov	r3, r0
 8002daa:	4402      	add	r2, r0
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d100      	bne.n	8002db2 <memset+0xa>
 8002db0:	4770      	bx	lr
 8002db2:	f803 1b01 	strb.w	r1, [r3], #1
 8002db6:	e7f9      	b.n	8002dac <memset+0x4>

08002db8 <__libc_init_array>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	2600      	movs	r6, #0
 8002dbc:	4d0c      	ldr	r5, [pc, #48]	@ (8002df0 <__libc_init_array+0x38>)
 8002dbe:	4c0d      	ldr	r4, [pc, #52]	@ (8002df4 <__libc_init_array+0x3c>)
 8002dc0:	1b64      	subs	r4, r4, r5
 8002dc2:	10a4      	asrs	r4, r4, #2
 8002dc4:	42a6      	cmp	r6, r4
 8002dc6:	d109      	bne.n	8002ddc <__libc_init_array+0x24>
 8002dc8:	f000 f81a 	bl	8002e00 <_init>
 8002dcc:	2600      	movs	r6, #0
 8002dce:	4d0a      	ldr	r5, [pc, #40]	@ (8002df8 <__libc_init_array+0x40>)
 8002dd0:	4c0a      	ldr	r4, [pc, #40]	@ (8002dfc <__libc_init_array+0x44>)
 8002dd2:	1b64      	subs	r4, r4, r5
 8002dd4:	10a4      	asrs	r4, r4, #2
 8002dd6:	42a6      	cmp	r6, r4
 8002dd8:	d105      	bne.n	8002de6 <__libc_init_array+0x2e>
 8002dda:	bd70      	pop	{r4, r5, r6, pc}
 8002ddc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002de0:	4798      	blx	r3
 8002de2:	3601      	adds	r6, #1
 8002de4:	e7ee      	b.n	8002dc4 <__libc_init_array+0xc>
 8002de6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002dea:	4798      	blx	r3
 8002dec:	3601      	adds	r6, #1
 8002dee:	e7f2      	b.n	8002dd6 <__libc_init_array+0x1e>
 8002df0:	08002e3c 	.word	0x08002e3c
 8002df4:	08002e3c 	.word	0x08002e3c
 8002df8:	08002e3c 	.word	0x08002e3c
 8002dfc:	08002e40 	.word	0x08002e40

08002e00 <_init>:
 8002e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e02:	bf00      	nop
 8002e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e06:	bc08      	pop	{r3}
 8002e08:	469e      	mov	lr, r3
 8002e0a:	4770      	bx	lr

08002e0c <_fini>:
 8002e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e0e:	bf00      	nop
 8002e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e12:	bc08      	pop	{r3}
 8002e14:	469e      	mov	lr, r3
 8002e16:	4770      	bx	lr
