0.6
2019.2
Dec  5 2019
04:51:02
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v,1643297590,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v,1643297571,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s.v,1643297633,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0.v,1643297656,systemVerilog,,,,dense_latency_ap_fixed_ap_fixed_config8_0_0_0_0_0_0,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1643297709,systemVerilog,,,,apatb_myproject_top,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.v,1643297666,systemVerilog,,,,myproject,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_mul_mul_14s_18s_26_1_1.v,1643297690,systemVerilog,,,,myproject_mul_mul_14s_18s_26_1_1;myproject_mul_mul_14s_18s_26_1_1_DSP48_0,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s.v,1643297587,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config3_s,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s.v,1643297629,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config5_s,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s.v,1643297652,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_6_5_3_0_relu_config7_s,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s.v,1643297662,systemVerilog,,,,softmax_latency_ap_fixed_ap_fixed_softmax_config9_s,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb.v,1643297690,systemVerilog,,,,softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb;softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_exp_tbkb_rom,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data1/aslathe/work/demo/test_model_vcu118/my-hls-test/myproject_prj/solution1/sim/verilog/softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud.v,1643297690,systemVerilog,,,,softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud;softmax_latency_ap_fixed_ap_fixed_softmax_config9_s_invercud_rom,/data/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
