// Seed: 450750651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  inout id_36;
  inout id_35;
  output id_34;
  inout id_33;
  inout id_32;
  inout id_31;
  input id_30;
  output id_29;
  input id_28;
  inout id_27;
  input id_26;
  output id_25;
  output id_24;
  inout id_23;
  inout id_22;
  inout id_21;
  output id_20;
  inout id_19;
  input id_18;
  output id_17;
  output id_16;
  inout id_15;
  input id_14;
  output id_13;
  output id_12;
  output id_11;
  inout id_10;
  output id_9;
  input id_8;
  input id_7;
  output id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  logic id_36;
  always @(id_19) begin
    id_4 <= id_36 / 1;
    if (1) begin
      id_15 = 1;
      if ((id_14)) begin
        id_12 <= 1'b0;
      end
      id_29 = id_15;
    end
  end
  specify
    specparam id_37 = id_36;
  endspecify
  logic id_38;
endmodule
