{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755608422474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755608422475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 19 18:30:22 2025 " "Processing started: Tue Aug 19 18:30:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755608422475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608422475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Day48 -c Day48 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Day48 -c Day48" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608422475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755608422839 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755608422839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga/18.1/100days/assignments/assignment4/prime_number.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga/18.1/100days/assignments/assignment4/prime_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 prime_number " "Found entity 1: prime_number" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755608430237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prime_number " "Elaborating entity \"prime_number\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755608430262 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "1 -> not a prime prime_number.v(11) " "Verilog HDL Display System Task info at prime_number.v(11): 1 -> not a prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 11 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430271 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "2 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 2 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430272 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "3 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 3 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430272 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "4 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 4 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430272 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "5 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 5 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430273 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "6 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 6 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430273 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "7 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 7 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430273 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "8 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 8 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430273 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "9 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 9 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430273 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "10 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 10 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "11 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 11 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "12 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 12 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "13 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 13 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "14 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 14 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "15 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 15 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "16 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 16 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430274 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "17 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 17 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "18 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 18 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "19 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 19 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "20 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 20 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "21 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 21 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "22 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 22 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430275 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "23 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 23 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430276 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "24 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 24 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430276 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "25 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 25 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430276 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "26 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 26 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430276 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "27 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 27 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430276 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "28 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 28 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430277 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "29 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 29 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430277 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "30 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 30 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430277 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "31 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 31 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430277 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "32 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 32 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430277 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "33 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 33 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430278 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "34 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 34 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430278 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "35 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 35 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430278 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "36 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 36 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430278 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "37 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 37 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430278 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "38 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 38 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430279 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "39 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 39 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430279 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "40 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 40 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430279 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "41 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 41 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430279 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "42 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 42 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430279 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "43 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 43 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430280 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "44 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 44 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430280 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "45 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 45 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430280 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "46 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 46 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430280 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "47 -> prime prime_number.v(20) " "Verilog HDL Display System Task info at prime_number.v(20): 47 -> prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430280 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "48 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 48 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430281 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "49 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 49 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430281 "|prime_number"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "50 -> not prime prime_number.v(22) " "Verilog HDL Display System Task info at prime_number.v(22): 50 -> not prime" {  } { { "../Assignments/Assignment4/prime_number.v" "" { Text "C:/intelFPGA/18.1/100Days/Assignments/Assignment4/prime_number.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430281 "|prime_number"}
{ "Warning" "WSGN_EMPTY_SHELL" "prime_number " "Entity \"prime_number\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1755608430284 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1755608430325 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755608430376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 19 18:30:30 2025 " "Processing ended: Tue Aug 19 18:30:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755608430376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755608430376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755608430376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608430376 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755608431009 ""}
