{
	"cells": [
		{
			"id": 12,
			"tex": "{\\bf Xeon}",
			"content": [
				"Xeon"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 34,
			"tex": "i850",
			"content": [
				"i850"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 11,
			"tex": "700",
			"content": [
				"700"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 7,
			"tex": "330",
			"content": [
				"330"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 42,
			"tex": "zx1",
			"content": [
				"zx1"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 37,
			"tex": "PC1066 RDRAM",
			"content": [
				"PC1066",
				"RDRAM"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 20,
			"tex": "",
			"content": [],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 25,
			"tex": "PC800 RDRAM",
			"content": [
				"PC800",
				"RDRAM"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 3,
			"tex": "\\textbf{Bandwidth MB/sec}",
			"content": [
				"Bandwidth",
				"MB/sec"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 4,
			"tex": "{\\bf Pentium} III",
			"content": [
				"Pentium",
				"III"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 31,
			"tex": "2121",
			"content": [
				"2121"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 23,
			"tex": "1506",
			"content": [
				"1506"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 43,
			"tex": "2460",
			"content": [
				"2460"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 13,
			"tex": "DDR200",
			"content": [
				"DDR200"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 5,
			"tex": "100 MHz SDRAM",
			"content": [
				"100",
				"MHz",
				"SDRAM"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "440GX",
			"content": [
				"440GX"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 14,
			"tex": "GC-HE",
			"content": [
				"GC-HE"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 26,
			"tex": "i860",
			"content": [
				"i860"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 10,
			"tex": "760MP",
			"content": [
				"760MP"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 29,
			"tex": "(SSE assist)",
			"content": [
				"(SSE",
				"assist)"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 38,
			"tex": "i850E",
			"content": [
				"i850E"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 18,
			"tex": "E7500",
			"content": [
				"E7500"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 22,
			"tex": "E7501",
			"content": [
				"E7501"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 36,
			"tex": "",
			"content": [],
			"start_row": 9,
			"end_row": 9,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 41,
			"tex": "DDR266",
			"content": [
				"DDR266"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 15,
			"tex": "935",
			"content": [
				"935"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 30,
			"tex": "i860",
			"content": [
				"i860"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 35,
			"tex": "1320",
			"content": [
				"1320"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 28,
			"tex": "",
			"content": [],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 1,
			"tex": "\\textbf{Memory Type}",
			"content": [
				"Memory",
				"Type"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 39,
			"tex": "2035",
			"content": [
				"2035"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 17,
			"tex": "DDR200",
			"content": [
				"DDR200"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 27,
			"tex": "1305",
			"content": [
				"1305"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 2,
			"tex": "\\textbf{Chipset}",
			"content": [
				"Chipset"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 19,
			"tex": "1240",
			"content": [
				"1240"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 40,
			"tex": "{\\bf Itanium 2}",
			"content": [
				"Itanium",
				"2"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 32,
			"tex": "{\\bf Pentium 4}",
			"content": [
				"Pentium",
				"4"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 0,
			"tex": "\\textbf{Processor}",
			"content": [
				"Processor"
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 21,
			"tex": "DDR266",
			"content": [
				"DDR266"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 16,
			"tex": "",
			"content": [],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 8,
			"tex": "{\\bf Athlon}",
			"content": [
				"Athlon"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 24,
			"tex": "",
			"content": [],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 33,
			"tex": "PC800 RDRAM",
			"content": [
				"PC800",
				"RDRAM"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 9,
			"tex": "DDR200",
			"content": [
				"DDR200"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 1
		}
	]
}