// Seed: 27514287
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wand id_9,
    input wand id_10,
    output tri0 id_11,
    input wire id_12,
    input supply0 id_13
);
endmodule
module module_1 (
    output logic id_0,
    output wor   id_1,
    input  uwire id_2,
    inout  uwire id_3,
    input  tri   id_4
);
  always_latch @(posedge -1) if ((-1)) id_0 <= #id_3 id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_1,
      id_2,
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
