INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/UAL_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MEMORY_BANK_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/PIPELINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PIPELINE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/REGISTER_FILE_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE_Test
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
ERROR: [VRFC 10-1412] syntax error near after [/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd:78]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd:78]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd:37]
INFO: [VRFC 10-240] VHDL file /home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/baccar/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/PIPELINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PIPELINE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Compilor-2.0-main/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/INSTRUCTION_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INSTRUCTION_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/MEMORY_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMORY_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/MICROPROCESSOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/PIPELINE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PIPELINE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/REGISTER_FILE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_FILE
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sfarhat/Bureau/Projet Systme_info 23/Microprocessor/Version2/Microprocessor/Microprocessor.srcs/sim_1/new/MICROPROCESSOR_TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MICROPROCESSOR_TEST
