
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8u_pwr_0_391_mre_00_0000_gen.v) [Verilog PDK45](mul8u_pwr_0_391_mre_00_0000_pdk45.v)  [C](mul8u_pwr_0_391_mre_00_0000.c) |
| mul8u_pwr_0_384_mre_00_0234 | 0.625 | 6 | 17.1875 | 0.0234344937 |  [Verilog generic](mul8u_pwr_0_384_mre_00_0234_gen.v) [Verilog PDK45](mul8u_pwr_0_384_mre_00_0234_pdk45.v)  [C](mul8u_pwr_0_384_mre_00_0234.c) |
| mul8u_pwr_0_364_mre_00_1437 | 4.97266 | 42 | 39.2578125 | 0.1436614587 |  [Verilog generic](mul8u_pwr_0_364_mre_00_1437_gen.v) [Verilog PDK45](mul8u_pwr_0_364_mre_00_1437_pdk45.v)  [C](mul8u_pwr_0_364_mre_00_1437.c) |
| mul8u_pwr_0_304_mre_00_7956 | 38.48999 | 292 | 69.2596435547 | 0.7956420394 |  [Verilog generic](mul8u_pwr_0_304_mre_00_7956_gen.v) [Verilog PDK45](mul8u_pwr_0_304_mre_00_7956_pdk45.v)  [C](mul8u_pwr_0_304_mre_00_7956.c) |
| mul8u_pwr_0_142_mre_04_2029 | 283.55835 | 1408 | 87.3138427734 | 4.2028813062 |  [Verilog generic](mul8u_pwr_0_142_mre_04_2029_gen.v) [Verilog PDK45](mul8u_pwr_0_142_mre_04_2029_pdk45.v)  [C](mul8u_pwr_0_142_mre_04_2029.c) |
| mul8u_pwr_0_029_mre_21_9481 | 3333.5 | 32261 | 97.4716186523 | 21.9481292202 |  [Verilog generic](mul8u_pwr_0_029_mre_21_9481_gen.v) [Verilog PDK45](mul8u_pwr_0_029_mre_21_9481_pdk45.v)  [C](mul8u_pwr_0_029_mre_21_9481.c) |
| mul8u_pwr_0_000_mre_100_0000 | 16256.25 | 65025 | 99.2202758789 | 100.0 |  [Verilog generic](mul8u_pwr_0_000_mre_100_0000_gen.v) [Verilog PDK45](mul8u_pwr_0_000_mre_100_0000_pdk45.v)  [C](mul8u_pwr_0_000_mre_100_0000.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             