(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (NML (NML (JJ high) (NN speed)) (CC and) (NML (NN area))) (JJ efficient) (NN DWT) (NN processor)) (VP (VBN based) (NP (NP (NN design)) (PP (IN for) (NP (NML (NNP Image) (NNP Compression)) (NNS applications))))))) (. .))
(S (PP (IN In) (NP (DT this) (VBN proposed) (NN design))) (, ,) (NP (ADJP (JJ pipelined) (RB partially)) (JJ serial) (NN architecture)) (VP (VBZ has) (VP (VBN been) (VP (VBN used) (S (VP (TO to) (VP (VB enhance) (NP (DT the) (NN speed)) (PRT (RP along)) (PP (IN with) (NP (NP (JJ optimal) (NN utilization) (CC and) (NNS resources)) (ADJP (JJ available) (PP (IN on) (NP (NN target) (NN FPGA)))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN model)) (VP (VBZ has) (VP (VBN been) (VP (VP (VBN designed)) (CC and) (VP (VBN simulated) (S (VP (VBG using) (NP (NML (NML (NNP Simulink)) (CC and) (NML (NNP System) (NNP Generator))) (NNS blocks))))) (, ,) (VP (VBN synthesized) (PP (IN with) (NP (NNP Xilinx) (NNP Synthesis) (NN tool))) (PRN (-LRB- -LRB-) (NP (NN XST)) (-RRB- -RRB-))) (CC and) (VP (VBN implemented) (PP (IN on) (NP (JJ Spartan) (CD 2) (CC and) (CD 3))) (PP (VBN based) (NP (NML (NML (NN XC2S100) (HYPH -) (NN 5tq144)) (CC and) (NML (NN XC3S500E) (HYPH -) (NN 4fg320))) (NN target) (NN device))))))) (. .))
(S (NP (DT The) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (VBN proposed) (NN design)) (VP (MD can) (VP (VB operate) (PP (IN at) (NP (NP (JJ maximum) (NML (NN frequency) (CD 231)) (NN MHz)) (PP (IN in) (NP (NP (NN case)) (PP (IN of) (NP (JJ Spartan) (CD 3))))))) (PP (IN by) (S (VP (VBG consuming) (NP (NP (NN power)) (PP (IN of) (NP (NN 117mW)))) (PP (IN at) (NP (CD 28) (NML (NML (NN degree) (HYPH /) (NN c)) (NN junction)) (NN temperature))))))))))) (. .))
(S (NP (DT The) (NN result) (NN comparison)) (VP (VBZ has) (VP (VBN shown) (NP (NP (DT an) (NN improvement)) (PP (IN of) (NP (NP (CD 15) (NN %)) (PP (IN in) (NP (NN speed)))))))) (. .))
