# SystemVerilog-CPU-Design-Single-Cycle-and-Pipelined-Architectures
This project is to develop a 5 stage pipelined processor which will be built upon the single cycle processor.

* Branches/Single-cycle-processor
* Branches/5-stage-pipelined-processor
