#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021484b31510 .scope module, "Rego15" "Rego15" 2 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 15 "in";
    .port_info 2 /OUTPUT 15 "out";
o0000021484b384a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021484b2b280_0 .net "clk", 0 0, o0000021484b384a8;  0 drivers
o0000021484b384d8 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v0000021484b2b3c0_0 .net "in", 14 0, o0000021484b384d8;  0 drivers
v0000021484b2ace0_0 .var "out", 14 0;
E_0000021484b1dc90 .event posedge, v0000021484b2b280_0;
S_0000021484b2a6f0 .scope module, "Rego2" "Rego2" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 2 "out";
o0000021484b385c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021484b2ba00_0 .net "clk", 0 0, o0000021484b385c8;  0 drivers
o0000021484b385f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000021484b2ad80_0 .net "in", 1 0, o0000021484b385f8;  0 drivers
v0000021484b2aba0_0 .var "out", 1 0;
E_0000021484b1de10 .event posedge, v0000021484b2ba00_0;
S_0000021484b37d80 .scope module, "Rego26" "Rego26" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 26 "in";
    .port_info 2 /OUTPUT 26 "out";
o0000021484b386e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021484b2aec0_0 .net "clk", 0 0, o0000021484b386e8;  0 drivers
o0000021484b38718 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021484b2b0a0_0 .net "in", 25 0, o0000021484b38718;  0 drivers
v0000021484b2baa0_0 .var "out", 25 0;
E_0000021484b1de50 .event posedge, v0000021484b2aec0_0;
S_0000021484b37f10 .scope module, "testb" "testb" 3 1;
 .timescale 0 0;
v0000021484b9e390_0 .var "clk", 0 0;
v0000021484b9e1b0_0 .var "clk2", 0 0;
v0000021484b9f010_0 .var "clk3", 0 0;
v0000021484b9d170_0 .net "out", 31 0, L_0000021484b29fc0;  1 drivers
S_0000021484af9b40 .scope module, "UUT" "datapath" 3 4, 4 1 0, S_0000021484b37f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "outx";
L_0000021484b29fc0 .functor BUFZ 32, v0000021484b91fa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021484b98960_0 .net "Adress_Immediate", 15 0, v0000021484b91f00_0;  1 drivers
v0000021484b98e60_0 .net "InstructionType", 1 0, v0000021484b90240_0;  1 drivers
v0000021484b99680_0 .net "Output_", 31 0, v0000021484b95e80_0;  1 drivers
v0000021484b98280_0 .net "Output_l4", 31 0, v0000021484b91fa0_0;  1 drivers
v0000021484b98320_0 .net "Rs", 31 0, L_0000021484b29690;  1 drivers
v0000021484b99b80_0 .net "Rsl3", 31 0, v0000021484b2b640_0;  1 drivers
v0000021484b994a0_0 .net "Rt", 31 0, L_0000021484b29770;  1 drivers
v0000021484b99fe0_0 .net "Rtl3", 31 0, v0000021484b2b780_0;  1 drivers
v0000021484b983c0_0 .net "Rtl4", 31 0, v0000021484b91be0_0;  1 drivers
v0000021484b98a00_0 .net "clk", 0 0, v0000021484b9e390_0;  1 drivers
v0000021484b995e0_0 .net "funct", 5 0, v0000021484b904c0_0;  1 drivers
v0000021484b985a0_0 .net "functl3", 5 0, v0000021484b910a0_0;  1 drivers
v0000021484b986e0_0 .net "immed", 31 0, v0000021484b95fc0_0;  1 drivers
v0000021484b99f40_0 .net "immedl3", 31 0, v0000021484b91dc0_0;  1 drivers
v0000021484b99d60_0 .net "instr_address", 25 0, v0000021484b94940_0;  1 drivers
v0000021484b98be0_0 .net "instruction", 31 0, v0000021484b90380_0;  1 drivers
v0000021484b99720_0 .net "instructionl1", 31 0, v0000021484b2ae20_0;  1 drivers
v0000021484b98d20_0 .var "jump_cs", 0 0;
o0000021484b39918 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021484b98f00_0 .net "next_pc", 31 0, o0000021484b39918;  0 drivers
v0000021484b997c0_0 .net "opcode", 5 0, v0000021484b95b60_0;  1 drivers
v0000021484b999a0_0 .net "opcodel3", 5 0, v0000021484b906a0_0;  1 drivers
v0000021484b99ea0_0 .net "opcodel4", 5 0, v0000021484b91280_0;  1 drivers
v0000021484b99400_0 .net "outpc", 31 0, v0000021484b94620_0;  1 drivers
v0000021484b98dc0_0 .net "outpcl3", 31 0, v0000021484b90600_0;  1 drivers
v0000021484b98fa0_0 .net "outx", 31 0, L_0000021484b29fc0;  alias, 1 drivers
v0000021484b99040_0 .net "pc_val", 31 0, L_0000021484b29700;  1 drivers
v0000021484b99180_0 .net "pc_vall1", 31 0, v0000021484b2b500_0;  1 drivers
v0000021484b99860_0 .net "pc_vall3", 31 0, v0000021484b91c80_0;  1 drivers
v0000021484b99900_0 .net "rd", 4 0, v0000021484b95840_0;  1 drivers
v0000021484b99220_0 .net "readadd1", 4 0, v0000021484b95980_0;  1 drivers
v0000021484b99e00_0 .net "readadd2", 4 0, v0000021484b946c0_0;  1 drivers
v0000021484b9dfd0_0 .net "rs", 4 0, v0000021484b95200_0;  1 drivers
v0000021484b9eed0_0 .net "rt", 4 0, v0000021484b95f20_0;  1 drivers
v0000021484b9e750_0 .net "rtl3", 4 0, v0000021484b90920_0;  1 drivers
v0000021484b9e430_0 .net "rtl4", 4 0, v0000021484b90a60_0;  1 drivers
v0000021484b9e4d0_0 .net "sa", 4 0, v0000021484b95660_0;  1 drivers
v0000021484b9e250_0 .net "sal3", 4 0, v0000021484b91320_0;  1 drivers
v0000021484b9ec50_0 .var "stall", 0 0;
v0000021484b9e7f0_0 .net "write", 0 0, v0000021484b98500_0;  1 drivers
v0000021484b9d490_0 .net "write_address", 4 0, v0000021484b99c20_0;  1 drivers
v0000021484b9d7b0_0 .net "write_material", 31 0, v0000021484b99360_0;  1 drivers
S_0000021484af9cd0 .scope module, "A1" "Rego32" 4 15, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b2b320_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b2b140_0 .net "in", 31 0, v0000021484b90380_0;  alias, 1 drivers
v0000021484b2ae20_0 .var "out", 31 0;
E_0000021484b1df50 .event posedge, v0000021484b2b320_0;
S_0000021484ad30c0 .scope module, "A2" "Rego32" 4 16, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b2b460_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b2b000_0 .net "in", 31 0, L_0000021484b29700;  alias, 1 drivers
v0000021484b2b500_0 .var "out", 31 0;
S_0000021484ad3250 .scope module, "B1" "Rego32" 4 70, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b2b5a0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b2b820_0 .net "in", 31 0, L_0000021484b29690;  alias, 1 drivers
v0000021484b2b640_0 .var "out", 31 0;
S_0000021484add750 .scope module, "B2" "Rego32" 4 71, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b2b6e0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b2b8c0_0 .net "in", 31 0, L_0000021484b29770;  alias, 1 drivers
v0000021484b2b780_0 .var "out", 31 0;
S_0000021484add8e0 .scope module, "B3" "Rego32" 4 72, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b2ac40_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b2b960_0 .net "in", 31 0, v0000021484b95fc0_0;  alias, 1 drivers
v0000021484b91dc0_0 .var "out", 31 0;
S_0000021484ada080 .scope module, "B4" "Rego6" 4 73, 2 6 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000021484b91960_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90f60_0 .net "in", 5 0, v0000021484b95b60_0;  alias, 1 drivers
v0000021484b906a0_0 .var "out", 5 0;
S_0000021484ada210 .scope module, "B5" "Rego32" 4 74, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b911e0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b91000_0 .net "in", 31 0, L_0000021484b29700;  alias, 1 drivers
v0000021484b91c80_0 .var "out", 31 0;
S_0000021484ade4c0 .scope module, "B6" "Rego32" 4 75, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b91b40_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90880_0 .net "in", 31 0, v0000021484b94620_0;  alias, 1 drivers
v0000021484b90600_0 .var "out", 31 0;
S_0000021484ade650 .scope module, "B7" "Rego6" 4 76, 2 6 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000021484b916e0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b913c0_0 .net "in", 5 0, v0000021484b904c0_0;  alias, 1 drivers
v0000021484b910a0_0 .var "out", 5 0;
S_0000021484af09f0 .scope module, "B8" "Rego5" 4 77, 2 11 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000021484b90740_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b91820_0 .net "in", 4 0, v0000021484b95660_0;  alias, 1 drivers
v0000021484b91320_0 .var "out", 4 0;
S_0000021484af0b80 .scope module, "B9" "Rego5" 4 78, 2 11 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000021484b901a0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b907e0_0 .net "in", 4 0, v0000021484b95f20_0;  alias, 1 drivers
v0000021484b90920_0 .var "out", 4 0;
S_0000021484af3710 .scope module, "C1" "Rego6" 4 98, 2 6 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "out";
v0000021484b909c0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b91a00_0 .net "in", 5 0, v0000021484b906a0_0;  alias, 1 drivers
v0000021484b91280_0 .var "out", 5 0;
S_0000021484b7da30 .scope module, "C2" "Rego5" 4 99, 2 11 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 5 "out";
v0000021484b90420_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90b00_0 .net "in", 4 0, v0000021484b90920_0;  alias, 1 drivers
v0000021484b90a60_0 .var "out", 4 0;
S_0000021484b7d710 .scope module, "C3" "Rego32" 4 101, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b91780_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b91140_0 .net "in", 31 0, v0000021484b2b780_0;  alias, 1 drivers
v0000021484b91be0_0 .var "out", 31 0;
S_0000021484b7dbc0 .scope module, "C4" "Rego32" 4 102, 2 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "in";
    .port_info 2 /OUTPUT 32 "out";
v0000021484b90ba0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90c40_0 .net "in", 31 0, v0000021484b95e80_0;  alias, 1 drivers
v0000021484b91fa0_0 .var "out", 31 0;
S_0000021484b7d8a0 .scope module, "a" "IF_stage" 4 12, 5 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "instruction";
    .port_info 5 /OUTPUT 32 "outpc";
L_0000021484b29700 .functor BUFZ 32, v0000021484b90e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021484b91e60_0 .net "Next_pc", 31 0, o0000021484b39918;  alias, 0 drivers
v0000021484b918c0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90ec0_0 .net "connector_from_pc_to_IR", 31 0, v0000021484b90e20_0;  1 drivers
v0000021484b91460_0 .net "instruction", 31 0, v0000021484b90380_0;  alias, 1 drivers
v0000021484b91500_0 .net "jump_cs", 0 0, v0000021484b98d20_0;  1 drivers
v0000021484b915a0_0 .net "outpc", 31 0, L_0000021484b29700;  alias, 1 drivers
v0000021484b91aa0_0 .net "stall", 0 0, v0000021484b9ec50_0;  1 drivers
S_0000021484b7dd50 .scope module, "IR_Module" "instructionRegister" 5 13, 6 1 0, S_0000021484b7d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0000021484b90100 .array "Instruction_Register", 0 15, 31 0;
v0000021484b90380_0 .var "instruction", 31 0;
v0000021484b90ce0_0 .net "pc", 31 0, v0000021484b90e20_0;  alias, 1 drivers
v0000021484b90100_0 .array/port v0000021484b90100, 0;
v0000021484b90100_1 .array/port v0000021484b90100, 1;
v0000021484b90100_2 .array/port v0000021484b90100, 2;
E_0000021484b1d650/0 .event anyedge, v0000021484b90ce0_0, v0000021484b90100_0, v0000021484b90100_1, v0000021484b90100_2;
v0000021484b90100_3 .array/port v0000021484b90100, 3;
v0000021484b90100_4 .array/port v0000021484b90100, 4;
v0000021484b90100_5 .array/port v0000021484b90100, 5;
v0000021484b90100_6 .array/port v0000021484b90100, 6;
E_0000021484b1d650/1 .event anyedge, v0000021484b90100_3, v0000021484b90100_4, v0000021484b90100_5, v0000021484b90100_6;
v0000021484b90100_7 .array/port v0000021484b90100, 7;
v0000021484b90100_8 .array/port v0000021484b90100, 8;
v0000021484b90100_9 .array/port v0000021484b90100, 9;
v0000021484b90100_10 .array/port v0000021484b90100, 10;
E_0000021484b1d650/2 .event anyedge, v0000021484b90100_7, v0000021484b90100_8, v0000021484b90100_9, v0000021484b90100_10;
v0000021484b90100_11 .array/port v0000021484b90100, 11;
v0000021484b90100_12 .array/port v0000021484b90100, 12;
v0000021484b90100_13 .array/port v0000021484b90100, 13;
v0000021484b90100_14 .array/port v0000021484b90100, 14;
E_0000021484b1d650/3 .event anyedge, v0000021484b90100_11, v0000021484b90100_12, v0000021484b90100_13, v0000021484b90100_14;
v0000021484b90100_15 .array/port v0000021484b90100, 15;
E_0000021484b1d650/4 .event anyedge, v0000021484b90100_15;
E_0000021484b1d650 .event/or E_0000021484b1d650/0, E_0000021484b1d650/1, E_0000021484b1d650/2, E_0000021484b1d650/3, E_0000021484b1d650/4;
S_0000021484b7e070 .scope module, "PC_Module" "programCounter" 5 12, 7 1 0, S_0000021484b7d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "stall";
    .port_info 2 /INPUT 32 "Next_pc";
    .port_info 3 /INPUT 1 "jump_cs";
    .port_info 4 /OUTPUT 32 "pc_curr";
v0000021484b91d20_0 .net "Next_pc", 31 0, o0000021484b39918;  alias, 0 drivers
v0000021484b90560_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b90d80_0 .net "jump_cs", 0 0, v0000021484b98d20_0;  alias, 1 drivers
v0000021484b90e20_0 .var "pc_curr", 31 0;
v0000021484b91640_0 .net "stall", 0 0, v0000021484b9ec50_0;  alias, 1 drivers
S_0000021484b7e200 .scope module, "b" "ID_stage" 4 29, 8 24 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 6 "opcode";
    .port_info 3 /OUTPUT 5 "rt";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "sa";
    .port_info 7 /OUTPUT 6 "funct";
    .port_info 8 /OUTPUT 26 "instr_address";
    .port_info 9 /OUTPUT 16 "Adress_Immediate";
    .port_info 10 /OUTPUT 2 "InstructionType";
P_0000021484af0d10 .param/l "HALT" 0 8 41, C4<10>;
P_0000021484af0d48 .param/l "I" 0 8 41, C4<11>;
P_0000021484af0d80 .param/l "J" 0 8 41, C4<01>;
P_0000021484af0db8 .param/l "R" 0 8 41, C4<00>;
v0000021484b91f00_0 .var "Adress_Immediate", 15 0;
v0000021484b90240_0 .var "InstructionType", 1 0;
v0000021484b902e0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b904c0_0 .var "funct", 5 0;
v0000021484b94940_0 .var "instr_address", 25 0;
v0000021484b94260_0 .net "instruction", 31 0, v0000021484b2ae20_0;  alias, 1 drivers
v0000021484b95b60_0 .var "opcode", 5 0;
v0000021484b95840_0 .var "rd", 4 0;
v0000021484b95200_0 .var "rs", 4 0;
v0000021484b95f20_0 .var "rt", 4 0;
v0000021484b95660_0 .var "sa", 4 0;
E_0000021484b1d0d0 .event anyedge, v0000021484b2ae20_0, v0000021484b90f60_0, v0000021484b90240_0;
S_0000021484b7d580 .scope module, "c" "controlUnit" 4 47, 9 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "rt";
    .port_info 3 /INPUT 5 "rs";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 5 "sa";
    .port_info 6 /INPUT 6 "funct";
    .port_info 7 /INPUT 26 "instr_address";
    .port_info 8 /INPUT 16 "Adress_Immediate";
    .port_info 9 /INPUT 2 "InstructionType";
    .port_info 10 /INPUT 32 "pc";
    .port_info 11 /OUTPUT 5 "readadd1";
    .port_info 12 /OUTPUT 5 "readadd2";
    .port_info 13 /OUTPUT 32 "immed";
    .port_info 14 /OUTPUT 32 "outpc";
P_0000021484ade7e0 .param/l "HALT" 0 9 19, C4<10>;
P_0000021484ade818 .param/l "I" 0 9 19, C4<11>;
P_0000021484ade850 .param/l "J" 0 9 19, C4<01>;
P_0000021484ade888 .param/l "R" 0 9 19, C4<00>;
v0000021484b952a0_0 .net "Adress_Immediate", 15 0, v0000021484b91f00_0;  alias, 1 drivers
v0000021484b94440_0 .net "InstructionType", 1 0, v0000021484b90240_0;  alias, 1 drivers
v0000021484b948a0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b95020_0 .net "funct", 5 0, v0000021484b904c0_0;  alias, 1 drivers
v0000021484b95fc0_0 .var "immed", 31 0;
v0000021484b95c00_0 .net "instr_address", 25 0, v0000021484b94940_0;  alias, 1 drivers
v0000021484b958e0_0 .net "opcode", 5 0, v0000021484b95b60_0;  alias, 1 drivers
v0000021484b94620_0 .var "outpc", 31 0;
v0000021484b957a0_0 .net "pc", 31 0, L_0000021484b29700;  alias, 1 drivers
v0000021484b95ca0_0 .net "rd", 4 0, v0000021484b95840_0;  alias, 1 drivers
v0000021484b95980_0 .var "readadd1", 4 0;
v0000021484b946c0_0 .var "readadd2", 4 0;
v0000021484b949e0_0 .net "rs", 4 0, v0000021484b95200_0;  alias, 1 drivers
v0000021484b94a80_0 .net "rt", 4 0, v0000021484b95f20_0;  alias, 1 drivers
v0000021484b95480_0 .net "sa", 4 0, v0000021484b95660_0;  alias, 1 drivers
E_0000021484b1d990/0 .event anyedge, v0000021484b90240_0, v0000021484b95200_0, v0000021484b95840_0, v0000021484b907e0_0;
E_0000021484b1d990/1 .event anyedge, v0000021484b91f00_0, v0000021484b2b000_0, v0000021484b94940_0;
E_0000021484b1d990 .event/or E_0000021484b1d990/0, E_0000021484b1d990/1;
S_0000021484b7e390 .scope module, "d" "registerFile" 4 68, 10 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "addrss1";
    .port_info 1 /INPUT 5 "addrss2";
    .port_info 2 /INPUT 5 "addrssw";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "write";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
    .port_info 7 /OUTPUT 32 "Outp2";
L_0000021484b29690 .functor BUFZ 32, L_0000021484b9ebb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021484b29770 .functor BUFZ 32, L_0000021484b9df30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021484b950c0_0 .net "Outp1", 31 0, L_0000021484b29690;  alias, 1 drivers
v0000021484b94b20_0 .net "Outp2", 31 0, L_0000021484b29770;  alias, 1 drivers
v0000021484b94120 .array "Register_File", 0 31, 31 0;
v0000021484b95520_0 .net *"_ivl_0", 31 0, L_0000021484b9ebb0;  1 drivers
v0000021484b95d40_0 .net *"_ivl_10", 6 0, L_0000021484b9d990;  1 drivers
L_0000021484b9f180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021484b94800_0 .net *"_ivl_13", 1 0, L_0000021484b9f180;  1 drivers
v0000021484b94bc0_0 .net *"_ivl_2", 6 0, L_0000021484b9ddf0;  1 drivers
L_0000021484b9f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021484b94760_0 .net *"_ivl_5", 1 0, L_0000021484b9f138;  1 drivers
v0000021484b94d00_0 .net *"_ivl_8", 31 0, L_0000021484b9df30;  1 drivers
v0000021484b941c0_0 .net "addrss1", 4 0, v0000021484b95980_0;  alias, 1 drivers
v0000021484b95160_0 .net "addrss2", 4 0, v0000021484b946c0_0;  alias, 1 drivers
v0000021484b94ee0_0 .net "addrssw", 4 0, v0000021484b99c20_0;  alias, 1 drivers
v0000021484b94c60_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b95de0_0 .net "write", 0 0, v0000021484b98500_0;  alias, 1 drivers
v0000021484b95340_0 .net "write_material", 31 0, v0000021484b99360_0;  alias, 1 drivers
L_0000021484b9ebb0 .array/port v0000021484b94120, L_0000021484b9ddf0;
L_0000021484b9ddf0 .concat [ 5 2 0 0], v0000021484b95980_0, L_0000021484b9f138;
L_0000021484b9df30 .array/port v0000021484b94120, L_0000021484b9d990;
L_0000021484b9d990 .concat [ 5 2 0 0], v0000021484b946c0_0, L_0000021484b9f180;
S_0000021484b7dee0 .scope module, "e" "ALU" 4 82, 11 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 32 "SRC";
    .port_info 3 /INPUT 32 "TARG";
    .port_info 4 /INPUT 32 "immediateVal";
    .port_info 5 /INPUT 6 "funct";
    .port_info 6 /INPUT 5 "shamt";
    .port_info 7 /INPUT 32 "pc";
    .port_info 8 /INPUT 32 "inpc";
    .port_info 9 /OUTPUT 32 "Outp";
v0000021484b95e80_0 .var "Outp", 31 0;
v0000021484b94300_0 .net "SRC", 31 0, v0000021484b2b640_0;  alias, 1 drivers
v0000021484b955c0_0 .net "TARG", 31 0, v0000021484b2b780_0;  alias, 1 drivers
v0000021484b94da0_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b95a20_0 .net "funct", 5 0, v0000021484b910a0_0;  alias, 1 drivers
v0000021484b95ac0_0 .net "immediateVal", 31 0, v0000021484b91dc0_0;  alias, 1 drivers
v0000021484b94e40_0 .net "inpc", 31 0, v0000021484b90600_0;  alias, 1 drivers
v0000021484b953e0_0 .net "opcode", 5 0, v0000021484b906a0_0;  alias, 1 drivers
v0000021484b943a0_0 .net "pc", 31 0, v0000021484b91c80_0;  alias, 1 drivers
v0000021484b944e0_0 .net "shamt", 4 0, v0000021484b91320_0;  alias, 1 drivers
E_0000021484b1db50/0 .event anyedge, v0000021484b906a0_0, v0000021484b910a0_0, v0000021484b2b640_0, v0000021484b2b780_0;
E_0000021484b1db50/1 .event anyedge, v0000021484b91320_0, v0000021484b90600_0, v0000021484b91dc0_0, v0000021484b91c80_0;
E_0000021484b1db50 .event/or E_0000021484b1db50/0, E_0000021484b1db50/1;
S_0000021484b96f40 .scope module, "f" "MEM_stage" 4 104, 12 1 0, S_0000021484af9b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "Rt";
    .port_info 3 /INPUT 32 "Rt_value";
    .port_info 4 /INPUT 32 "effictiveaddr";
    .port_info 5 /OUTPUT 32 "op_mem";
    .port_info 6 /OUTPUT 1 "write_reg";
    .port_info 7 /OUTPUT 5 "Rt_address";
v0000021484b98140_0 .net "Rt", 4 0, v0000021484b90a60_0;  alias, 1 drivers
v0000021484b99c20_0 .var "Rt_address", 4 0;
v0000021484b99a40_0 .net "Rt_value", 31 0, v0000021484b91be0_0;  alias, 1 drivers
v0000021484b98820_0 .var "addrRead", 31 0;
v0000021484b981e0_0 .var "addrWrite", 31 0;
v0000021484b98460_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b992c0_0 .net "effictiveaddr", 31 0, v0000021484b91fa0_0;  alias, 1 drivers
v0000021484b99360_0 .var "op_mem", 31 0;
v0000021484b98b40_0 .net "opcode", 5 0, v0000021484b91280_0;  alias, 1 drivers
v0000021484b98c80_0 .net "outp_of_mem", 31 0, v0000021484b94580_0;  1 drivers
v0000021484b99ae0_0 .var "read", 0 0;
v0000021484b990e0_0 .var "write", 0 0;
v0000021484b98500_0 .var "write_reg", 0 0;
v0000021484b988c0_0 .var "write_stuff", 31 0;
E_0000021484b1d110/0 .event anyedge, v0000021484b91280_0, v0000021484b91fa0_0, v0000021484b94580_0, v0000021484b90a60_0;
E_0000021484b1d110/1 .event anyedge, v0000021484b91be0_0;
E_0000021484b1d110 .event/or E_0000021484b1d110/0, E_0000021484b1d110/1;
S_0000021484b96450 .scope module, "RAMmem" "MemoryD" 12 15, 13 1 0, S_0000021484b96f40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addrss1";
    .port_info 1 /INPUT 32 "addrssw";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "write_material";
    .port_info 6 /OUTPUT 32 "Outp1";
v0000021484b95700 .array "Memory_File", 0 31, 31 0;
v0000021484b94580_0 .var "Outp1", 31 0;
v0000021484b94f80_0 .net "addrss1", 31 0, v0000021484b98820_0;  1 drivers
v0000021484b98aa0_0 .net "addrssw", 31 0, v0000021484b981e0_0;  1 drivers
v0000021484b98640_0 .net "clk", 0 0, v0000021484b9e390_0;  alias, 1 drivers
v0000021484b99cc0_0 .net "read", 0 0, v0000021484b99ae0_0;  1 drivers
v0000021484b98780_0 .net "write", 0 0, v0000021484b990e0_0;  1 drivers
v0000021484b99540_0 .net "write_material", 31 0, v0000021484b988c0_0;  1 drivers
    .scope S_0000021484b31510;
T_0 ;
    %wait E_0000021484b1dc90;
    %load/vec4 v0000021484b2b3c0_0;
    %assign/vec4 v0000021484b2ace0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021484b2a6f0;
T_1 ;
    %wait E_0000021484b1de10;
    %load/vec4 v0000021484b2ad80_0;
    %assign/vec4 v0000021484b2aba0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021484b37d80;
T_2 ;
    %wait E_0000021484b1de50;
    %load/vec4 v0000021484b2b0a0_0;
    %assign/vec4 v0000021484b2baa0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021484b7e070;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021484b90e20_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000021484b7e070;
T_4 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b91640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021484b90e20_0;
    %assign/vec4 v0000021484b90e20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021484b90d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000021484b91d20_0;
    %assign/vec4 v0000021484b90e20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000021484b90e20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021484b90e20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021484b7dd50;
T_5 ;
    %vpi_call 6 10 "$readmemh", "IF/content_IF.mem", v0000021484b90100 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000021484b7dd50;
T_6 ;
    %wait E_0000021484b1d650;
    %ix/getv 4, v0000021484b90ce0_0;
    %load/vec4a v0000021484b90100, 4;
    %store/vec4 v0000021484b90380_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021484af9cd0;
T_7 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b2b140_0;
    %assign/vec4 v0000021484b2ae20_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021484ad30c0;
T_8 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b2b000_0;
    %assign/vec4 v0000021484b2b500_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021484b7e200;
T_9 ;
    %wait E_0000021484b1d0d0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0000021484b95b60_0, 0, 6;
    %load/vec4 v0000021484b95b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %jmp T_9.9;
T_9.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.4 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.7 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000021484b90240_0, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %load/vec4 v0000021484b90240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.10 ;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000021484b95200_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021484b95f20_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000021484b95840_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 6, 4;
    %assign/vec4 v0000021484b95660_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000021484b904c0_0, 0;
    %jmp T_9.13;
T_9.11 ;
    %load/vec4 v0000021484b94260_0;
    %parti/s 26, 0, 2;
    %assign/vec4 v0000021484b94940_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000021484b95200_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000021484b95f20_0, 0;
    %load/vec4 v0000021484b94260_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0000021484b91f00_0, 0;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021484b7d580;
T_10 ;
    %wait E_0000021484b1d990;
    %load/vec4 v0000021484b94440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0000021484b949e0_0;
    %assign/vec4 v0000021484b95980_0, 0;
    %load/vec4 v0000021484b95ca0_0;
    %assign/vec4 v0000021484b946c0_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0000021484b949e0_0;
    %assign/vec4 v0000021484b95980_0, 0;
    %load/vec4 v0000021484b94a80_0;
    %assign/vec4 v0000021484b946c0_0, 0;
    %load/vec4 v0000021484b952a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000021484b952a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021484b95fc0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021484b957a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000021484b95c00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021484b94620_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021484b7e390;
T_11 ;
    %vpi_call 10 16 "$readmemh", "ID/content_rf.mem", v0000021484b94120 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000021484b7e390;
T_12 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b95de0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000021484b95340_0;
    %load/vec4 v0000021484b94ee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000021484b94120, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021484ad3250;
T_13 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b2b820_0;
    %assign/vec4 v0000021484b2b640_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021484add750;
T_14 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b2b8c0_0;
    %assign/vec4 v0000021484b2b780_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0000021484add8e0;
T_15 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b2b960_0;
    %assign/vec4 v0000021484b91dc0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0000021484ada080;
T_16 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b90f60_0;
    %assign/vec4 v0000021484b906a0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0000021484ada210;
T_17 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b91000_0;
    %assign/vec4 v0000021484b91c80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021484ade4c0;
T_18 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b90880_0;
    %assign/vec4 v0000021484b90600_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0000021484ade650;
T_19 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b913c0_0;
    %assign/vec4 v0000021484b910a0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0000021484af09f0;
T_20 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b91820_0;
    %assign/vec4 v0000021484b91320_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000021484af0b80;
T_21 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b907e0_0;
    %assign/vec4 v0000021484b90920_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000021484b7dee0;
T_22 ;
    %wait E_0000021484b1db50;
    %load/vec4 v0000021484b953e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.0 ;
    %load/vec4 v0000021484b95a20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %jmp T_22.17;
T_22.9 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %add;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.10 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %sub;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.11 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %and;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.12 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %or;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.13 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %xor;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.14 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.15 ;
    %load/vec4 v0000021484b955c0_0;
    %ix/getv 4, v0000021484b944e0_0;
    %shiftl 4;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.16 ;
    %load/vec4 v0000021484b955c0_0;
    %ix/getv 4, v0000021484b944e0_0;
    %shiftr 4;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.17;
T_22.17 ;
    %pop/vec4 1;
    %jmp T_22.8;
T_22.1 ;
    %load/vec4 v0000021484b94e40_0;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.2 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b95ac0_0;
    %add;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.3 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b95ac0_0;
    %and;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.4 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b95ac0_0;
    %add;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.5 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b95ac0_0;
    %add;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.6 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_22.18, 8;
    %load/vec4 v0000021484b943a0_0;
    %load/vec4 v0000021484b95ac0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_22.19, 8;
T_22.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.19, 8;
 ; End of false expr.
    %blend;
T_22.19;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0000021484b94300_0;
    %load/vec4 v0000021484b955c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_22.20, 8;
    %load/vec4 v0000021484b943a0_0;
    %load/vec4 v0000021484b95ac0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_22.21, 8;
T_22.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_22.21, 8;
 ; End of false expr.
    %blend;
T_22.21;
    %assign/vec4 v0000021484b95e80_0, 0;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000021484af3710;
T_23 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b91a00_0;
    %assign/vec4 v0000021484b91280_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000021484b7da30;
T_24 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b90b00_0;
    %assign/vec4 v0000021484b90a60_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0000021484b7d710;
T_25 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b91140_0;
    %assign/vec4 v0000021484b91be0_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000021484b7dbc0;
T_26 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b90c40_0;
    %assign/vec4 v0000021484b91fa0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000021484b96450;
T_27 ;
    %vpi_call 13 13 "$readmemh", "MEM/content_mem.mem", v0000021484b95700 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0000021484b96450;
T_28 ;
    %wait E_0000021484b1df50;
    %load/vec4 v0000021484b98780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000021484b99540_0;
    %ix/getv 4, v0000021484b98aa0_0;
    %store/vec4a v0000021484b95700, 4, 0;
T_28.0 ;
    %load/vec4 v0000021484b99cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %ix/getv 4, v0000021484b94f80_0;
    %load/vec4a v0000021484b95700, 4;
    %store/vec4 v0000021484b94580_0, 0, 32;
T_28.2 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000021484b96f40;
T_29 ;
    %wait E_0000021484b1d110;
    %load/vec4 v0000021484b98b40_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021484b990e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021484b98500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021484b99ae0_0, 0;
    %jmp T_29.3;
T_29.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021484b98500_0, 0;
    %load/vec4 v0000021484b992c0_0;
    %assign/vec4 v0000021484b98820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021484b99ae0_0, 0;
    %load/vec4 v0000021484b98c80_0;
    %assign/vec4 v0000021484b99360_0, 0;
    %load/vec4 v0000021484b98140_0;
    %assign/vec4 v0000021484b99c20_0, 0;
    %jmp T_29.3;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021484b990e0_0, 0;
    %load/vec4 v0000021484b992c0_0;
    %assign/vec4 v0000021484b981e0_0, 0;
    %load/vec4 v0000021484b99a40_0;
    %assign/vec4 v0000021484b988c0_0, 0;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000021484af9b40;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9ec50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b98d20_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0000021484b37f10;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9e390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9f010_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 11 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0000021484b37f10;
T_32 ;
    %delay 5, 0;
    %load/vec4 v0000021484b9e390_0;
    %inv;
    %store/vec4 v0000021484b9e390_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0000021484b37f10;
T_33 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021484b9e1b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9e1b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021484b9f010_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021484b9f010_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0000021484b37f10;
T_34 ;
    %wait E_0000021484b1df50;
    %vpi_call 3 25 "$display", "%d :  %h : %b : %h : %h : %h", $time, v0000021484b98be0_0, v0000021484b997c0_0, v0000021484b9dfd0_0, v0000021484b98280_0, v0000021484b99f40_0 {0 0 0};
    %jmp T_34;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\registers.v";
    ".\tb.v";
    ".\Datapath.v";
    ".\IF\if_stage.v";
    ".\IF\InstructionRegister.v";
    ".\IF\pc.v";
    ".\ID\ID_stage.v";
    ".\ID\controlUnit.v";
    ".\ID\registerFile.v";
    ".\ALU\alu.v";
    ".\MEM\MEM_stage.v";
    ".\MEM\datamemory.v";
