Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  7 12:00:51 2025
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SoC_wrapper_timing_summary_routed.rpt -pb SoC_wrapper_timing_summary_routed.pb -rpx SoC_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  2           
TIMING-7  Critical Warning  No common node between related clocks           2           
LUTAR-1   Warning           LUT drives async reset alert                    13          
TIMING-9  Warning           Unknown CDC Logic                               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.218        0.000                      0                85396        0.051        0.000                      0                85346        2.000        0.000                       0                 28165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
clk_fpga_0                                       {0.000 10.000}       20.000          50.000          
  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {0.000 80.000}       160.000         6.250           
sys_clock                                        {0.000 4.000}        8.000           125.000         
  clk_25_SoC_clk_wiz_0_0                         {0.000 20.000}       40.000          25.000          
  clk_50_SoC_clk_wiz_0_0                         {0.000 10.000}       20.000          50.000          
  clkfbout_SoC_clk_wiz_0_0                       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                            11.665        0.000                      0                 1996        0.057        0.000                      0                 1996        9.020        0.000                       0                   878  
  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       76.487        0.000                      0                  452        0.245        0.000                      0                  452       79.500        0.000                       0                   259  
sys_clock                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_25_SoC_clk_wiz_0_0                               1.218        0.000                      0                61618        0.051        0.000                      0                61618       18.750        0.000                       0                 26296  
  clk_50_SoC_clk_wiz_0_0                              11.910        0.000                      0                 1367        0.069        0.000                      0                 1367        8.750        0.000                       0                   728  
  clkfbout_SoC_clk_wiz_0_0                                                                                                                                                                         5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  clk_fpga_0                                           4.222        0.000                      0                   33        2.366        0.000                      0                   33  
clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       72.424        0.000                      0                   21                                                                        
clk_25_SoC_clk_wiz_0_0                         SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       26.381        0.000                      0                   36        2.381        0.000                      0                   36  
SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  clk_25_SoC_clk_wiz_0_0                              27.006        0.000                      0                   43        4.130        0.000                      0                   43  
clk_50_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                              11.732        0.000                      0                  453        0.168        0.000                      0                  419  
clk_25_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                              13.171        0.000                      0                  569        0.126        0.000                      0                  553  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                     ----------                                     --------                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                              clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q       13.411        0.000                      0                  258        0.664        0.000                      0                  258  
**async_default**                              clk_25_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                              25.809        0.000                      0                18875        0.406        0.000                      0                18875  
**async_default**                              clk_50_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                              16.706        0.000                      0                   96        0.560        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                     
----------                                     ----------                                     --------                                     
(none)                                         clk_fpga_0                                     SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  
(none)                                                                                        clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_25_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_50_SoC_clk_wiz_0_0                         clk_25_SoC_clk_wiz_0_0                         
(none)                                         clk_25_SoC_clk_wiz_0_0                         clk_50_SoC_clk_wiz_0_0                         
(none)                                                                                        clk_fpga_0                                     
(none)                                         clk_fpga_0                                     clk_fpga_0                                     


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_25_SoC_clk_wiz_0_0                              
(none)                    clk_50_SoC_clk_wiz_0_0                              
(none)                    clkfbout_SoC_clk_wiz_0_0                            
(none)                                              clk_25_SoC_clk_wiz_0_0    
(none)                                              clk_50_SoC_clk_wiz_0_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.665ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 2.282ns (28.206%)  route 5.808ns (71.794%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.516 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.829 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.097    10.926    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.331    11.257 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    11.257    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.075    22.923    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.923    
                         arrival time                         -11.257    
  -------------------------------------------------------------------
                         slack                                 11.665    

Slack (MET) :             11.924ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 2.275ns (29.207%)  route 5.514ns (70.793%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.516 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.850 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.803    10.653    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.303    10.956 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.956    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.032    22.880    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.880    
                         arrival time                         -10.956    
  -------------------------------------------------------------------
                         slack                                 11.924    

Slack (MET) :             12.024ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 2.209ns (28.571%)  route 5.523ns (71.429%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.516 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.755 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.812    10.567    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.332    10.899 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.899    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.075    22.923    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.923    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                 12.024    

Slack (MET) :             12.267ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.445ns  (logic 2.159ns (28.999%)  route 5.286ns (71.001%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.516 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.516    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.738 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.575    10.313    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.299    10.612 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.612    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    22.879    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.879    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                 12.267    

Slack (MET) :             12.377ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 1.634ns (22.282%)  route 5.699ns (77.718%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.543     8.840    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.964 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.964    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.211 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.990    10.201    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.299    10.500 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.500    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.029    22.877    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.877    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                 12.377    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 1.970ns (26.894%)  route 5.355ns (73.106%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.546 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.644    10.190    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.302    10.492 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.492    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.031    22.879    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.879    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.395ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 1.841ns (25.011%)  route 5.520ns (74.989%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.543     8.840    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.964 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.964    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.388 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.811    10.199    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.329    10.528 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.528    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.075    22.923    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.923    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                 12.395    

Slack (MET) :             12.408ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.060ns (28.035%)  route 5.288ns (71.965%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 22.868 - 20.000 ) 
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.873     3.167    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y128        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y128        FDRE (Prop_fdre_C_Q)         0.419     3.586 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           1.131     4.717    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X27Y138        LUT3 (Prop_lut3_I1_O)        0.297     5.014 f  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.981     5.996    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X27Y137        LUT6 (Prop_lut6_I3_O)        0.124     6.120 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.054     7.173    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     7.297 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          1.545     8.842    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y132        LUT4 (Prop_lut4_I3_O)        0.124     8.966 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.966    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y132        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.606 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.577    10.183    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y134        LUT3 (Prop_lut3_I0_O)        0.332    10.515 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.515    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.689    22.868    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y134        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.282    23.150    
                         clock uncertainty           -0.302    22.848    
    SLICE_X27Y134        FDRE (Setup_fdre_C_D)        0.075    22.923    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.923    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                 12.408    

Slack (MET) :             12.482ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.086ns (16.215%)  route 5.611ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.889     3.183    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y140        FDSE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y140        FDSE (Prop_fdse_C_Q)         0.456     3.639 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.521     5.160    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X27Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.284 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.960     6.244    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X26Y131        LUT4 (Prop_lut4_I2_O)        0.153     6.397 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.867     8.264    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X38Y134        LUT5 (Prop_lut5_I0_O)        0.353     8.617 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           1.263     9.880    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0
    SLICE_X45Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.647    22.826    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X45Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[16]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.409    22.362    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                         22.362    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 12.482    

Slack (MET) :             12.482ns  (required time - arrival time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.086ns (16.215%)  route 5.611ns (83.785%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.889     3.183    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y140        FDSE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y140        FDSE (Prop_fdse_C_Q)         0.456     3.639 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          1.521     5.160    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X27Y137        LUT2 (Prop_lut2_I1_O)        0.124     5.284 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0/O
                         net (fo=7, routed)           0.960     6.244    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_awvalid
    SLICE_X26Y131        LUT4 (Prop_lut4_I2_O)        0.153     6.397 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3/O
                         net (fo=20, routed)          1.867     8.264    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_0
    SLICE_X38Y134        LUT5 (Prop_lut5_I0_O)        0.353     8.617 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1/O
                         net (fo=8, routed)           1.263     9.880    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0
    SLICE_X45Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.647    22.826    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X45Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[17]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X45Y135        FDRE (Setup_fdre_C_CE)      -0.409    22.362    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                         22.362    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 12.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.655     0.991    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.115     1.247    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y103        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.929     1.295    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y103        SRLC32E                                      r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.288     1.007    
    SLICE_X26Y103        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.190    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.466%)  route 0.174ns (51.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y102        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.174     1.330    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[23]
    SLICE_X29Y99         FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.845     1.211    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.066     1.242    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.634     0.970    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X37Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[9]/Q
                         net (fo=1, routed)           0.052     1.163    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg_n_0_[9]
    SLICE_X36Y134        LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.208    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/reg_data_out[9]
    SLICE_X36Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.904     1.270    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X36Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[9]/C
                         clock pessimism             -0.287     0.983    
    SLICE_X36Y134        FDRE (Hold_fdre_C_D)         0.121     1.104    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.651     0.987    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y131        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y131        FDRE (Prop_fdre_C_Q)         0.141     1.128 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/Q
                         net (fo=1, routed)           0.052     1.180    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][4]
    SLICE_X30Y131        LUT6 (Prop_lut6_I2_O)        0.045     1.225 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.225    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[4]
    SLICE_X30Y131        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.921     1.287    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y131        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
                         clock pessimism             -0.287     1.000    
    SLICE_X30Y131        FDRE (Hold_fdre_C_D)         0.121     1.121    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y111        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.115     1.248    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y111        SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.927     1.293    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y111        SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.268     1.025    
    SLICE_X26Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.142    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.656     0.992    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y139        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=5, routed)           0.065     1.198    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X30Y139        LUT6 (Prop_lut6_I5_O)        0.045     1.243 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.243    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__1_n_0
    SLICE_X30Y139        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.928     1.294    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y139        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism             -0.289     1.005    
    SLICE_X30Y139        FDRE (Hold_fdre_C_D)         0.121     1.126    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.657     0.993    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X31Y140        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[26]/Q
                         net (fo=2, routed)           0.066     1.200    SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[30]_0[26]
    SLICE_X30Y140        LUT6 (Prop_lut6_I0_O)        0.045     1.245 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output[26]_i_1/O
                         net (fo=1, routed)           0.000     1.245    SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output[26]_i_1_n_0
    SLICE_X30Y140        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.929     1.295    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y140        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[26]/C
                         clock pessimism             -0.289     1.006    
    SLICE_X30Y140        FDRE (Hold_fdre_C_D)         0.121     1.127    SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/sync_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.637     0.973    SoC_i/axi_jtag_0/inst/s_axi_aclk
    SLICE_X43Y141        FDRE                                         r  SoC_i/axi_jtag_0/inst/sync_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y141        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  SoC_i/axi_jtag_0/inst/sync_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.170    SoC_i/axi_jtag_0/inst/sync_reg1
    SLICE_X43Y141        FDRE                                         r  SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.909     1.275    SoC_i/axi_jtag_0/inst/s_axi_aclk
    SLICE_X43Y141        FDRE                                         r  SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]/C
                         clock pessimism             -0.302     0.973    
    SLICE_X43Y141        FDRE (Hold_fdre_C_D)         0.075     1.048    SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.146%)  route 0.129ns (47.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.645     0.981    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y125        FDRE                                         r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.122 r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=2, routed)           0.129     1.251    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y125        SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.913     1.279    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y125        SRL16E                                       r  SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.268     1.011    
    SLICE_X26Y125        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.654     0.990    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X31Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[30]/Q
                         net (fo=1, routed)           0.080     1.211    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg_n_0_[30]
    SLICE_X30Y135        LUT6 (Prop_lut6_I4_O)        0.045     1.256 r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.256    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/reg_data_out[30]
    SLICE_X30Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.925     1.291    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X30Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[30]/C
                         clock pessimism             -0.288     1.003    
    SLICE_X30Y135        FDRE (Hold_fdre_C_D)         0.121     1.124    SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y141   SoC_i/axi_jtag_0/inst/sync_reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y141   SoC_i/axi_jtag_0/inst/sync_reg2_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y141   SoC_i/axi_jtag_0/inst/sync_reg3_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y131   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y133   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y131   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y131   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y134   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X29Y134   SoC_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y108   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y108   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y108   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y108   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X32Y109   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y105   SoC_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       76.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       79.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.487ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.839ns (25.620%)  route 2.436ns (74.380%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 88.220 - 80.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.093ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.749    11.504    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.296    11.800 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_4/O
                         net (fo=1, routed)           0.686    12.486    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_4_n_0
    SLICE_X2Y25          LUT4 (Prop_lut4_I0_O)        0.124    12.610 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000    12.610    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_0
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649    82.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367    83.195 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295    86.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.581 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.639    88.220    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
                         clock pessimism              1.093    89.314    
                         clock uncertainty           -0.302    89.011    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.086    89.097    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         89.097    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                 76.487    

Slack (MET) :             152.316ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.963ns (13.841%)  route 5.995ns (86.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 168.062 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.456    16.293    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.481   168.062    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]/C
                         clock pessimism              1.054   169.117    
                         clock uncertainty           -0.302   168.814    
    SLICE_X40Y29         FDCE (Setup_fdce_C_CE)      -0.205   168.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                        168.609    
                         arrival time                         -16.293    
  -------------------------------------------------------------------
                         slack                                152.316    

Slack (MET) :             152.316ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.963ns (13.841%)  route 5.995ns (86.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 168.062 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.456    16.293    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.481   168.062    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[12]/C
                         clock pessimism              1.054   169.117    
                         clock uncertainty           -0.302   168.814    
    SLICE_X40Y29         FDCE (Setup_fdce_C_CE)      -0.205   168.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                        168.609    
                         arrival time                         -16.293    
  -------------------------------------------------------------------
                         slack                                152.316    

Slack (MET) :             152.316ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.963ns (13.841%)  route 5.995ns (86.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 168.062 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.456    16.293    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.481   168.062    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[19]/C
                         clock pessimism              1.054   169.117    
                         clock uncertainty           -0.302   168.814    
    SLICE_X40Y29         FDCE (Setup_fdce_C_CE)      -0.205   168.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        168.609    
                         arrival time                         -16.293    
  -------------------------------------------------------------------
                         slack                                152.316    

Slack (MET) :             152.316ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.963ns (13.841%)  route 5.995ns (86.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 168.062 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.456    16.293    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.481   168.062    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X40Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[7]/C
                         clock pessimism              1.054   169.117    
                         clock uncertainty           -0.302   168.814    
    SLICE_X40Y29         FDCE (Setup_fdce_C_CE)      -0.205   168.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.609    
                         arrival time                         -16.293    
  -------------------------------------------------------------------
                         slack                                152.316    

Slack (MET) :             152.448ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.963ns (14.108%)  route 5.863ns (85.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.062ns = ( 168.062 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.324    16.161    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X43Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.481   168.062    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X43Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[20]/C
                         clock pessimism              1.054   169.117    
                         clock uncertainty           -0.302   168.814    
    SLICE_X43Y29         FDCE (Setup_fdce_C_CE)      -0.205   168.609    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[20]
  -------------------------------------------------------------------
                         required time                        168.609    
                         arrival time                         -16.161    
  -------------------------------------------------------------------
                         slack                                152.448    

Slack (MET) :             152.458ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.963ns (14.136%)  route 5.849ns (85.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.311    16.148    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
                         clock pessimism              1.054   169.114    
                         clock uncertainty           -0.302   168.811    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205   168.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        168.606    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                152.458    

Slack (MET) :             152.458ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.963ns (14.136%)  route 5.849ns (85.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.311    16.148    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[14]/C
                         clock pessimism              1.054   169.114    
                         clock uncertainty           -0.302   168.811    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205   168.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                        168.606    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                152.458    

Slack (MET) :             152.458ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.963ns (14.136%)  route 5.849ns (85.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.311    16.148    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/C
                         clock pessimism              1.054   169.114    
                         clock uncertainty           -0.302   168.811    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205   168.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                        168.606    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                152.458    

Slack (MET) :             152.458ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.963ns (14.136%)  route 5.849ns (85.864%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    9.336ns
    Clock Pessimism Removal (CPR):    1.054ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815     9.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.419     9.755 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[4]/Q
                         net (fo=43, routed)          1.371    11.125    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]
    SLICE_X2Y25          LUT5 (Prop_lut5_I0_O)        0.296    11.421 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_2/O
                         net (fo=2, routed)           0.504    11.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dmi_access
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124    12.049 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_1/O
                         net (fo=8, routed)           2.664    14.713    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q_reg[0][0]
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.837 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          1.311    16.148    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_d
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[28]/C
                         clock pessimism              1.054   169.114    
                         clock uncertainty           -0.302   168.811    
    SLICE_X41Y27         FDCE (Setup_fdce_C_CE)      -0.205   168.606    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[28]
  -------------------------------------------------------------------
                         required time                        168.606    
                         arrival time                         -16.148    
  -------------------------------------------------------------------
                         slack                                152.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.979%)  route 0.158ns (43.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.550     3.428    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDCE (Prop_fdce_C_Q)         0.164     3.592 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/Q
                         net (fo=1, routed)           0.158     3.750    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][13]
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.045     3.795 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[13]_i_1/O
                         net (fo=1, routed)           0.000     3.795    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_199
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]/C
                         clock pessimism             -0.806     3.459    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.091     3.550    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.023%)  route 0.218ns (53.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.548     3.426    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X37Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     3.567 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/Q
                         net (fo=1, routed)           0.218     3.785    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][24]
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.045     3.830 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[24]_i_1/O
                         net (fo=1, routed)           0.000     3.830    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_188
    SLICE_X34Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.813     4.265    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X34Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]/C
                         clock pessimism             -0.806     3.458    
    SLICE_X34Y23         FDCE (Hold_fdce_C_D)         0.120     3.578    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.500%)  route 0.235ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.550     3.428    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDCE (Prop_fdce_C_Q)         0.141     3.569 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[17]/Q
                         net (fo=2, routed)           0.235     3.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[17]
    SLICE_X36Y33         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.820     4.272    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X36Y33         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                         clock pessimism             -0.806     3.465    
    SLICE_X36Y33         FDCE (Hold_fdce_C_D)         0.085     3.550    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.571%)  route 0.197ns (51.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    3.425ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.547     3.425    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.141     3.566 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][15]/Q
                         net (fo=1, routed)           0.197     3.763    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][15]
    SLICE_X41Y27         LUT4 (Prop_lut4_I0_O)        0.045     3.808 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     3.808    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_197
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X41Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]/C
                         clock pessimism             -0.806     3.459    
    SLICE_X41Y27         FDCE (Hold_fdce_C_D)         0.092     3.551    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.551    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.420%)  route 0.206ns (52.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.549     3.427    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X33Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     3.568 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/Q
                         net (fo=2, routed)           0.206     3.774    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[33][1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.045     3.819 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.819    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[3]
    SLICE_X32Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     4.264    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X32Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[3]/C
                         clock pessimism             -0.823     3.440    
    SLICE_X32Y24         FDCE (Hold_fdce_C_D)         0.121     3.561    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.561    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.069%)  route 0.211ns (59.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.549     3.427    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X35Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDCE (Prop_fdce_C_Q)         0.141     3.568 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/Q
                         net (fo=2, routed)           0.211     3.779    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]_0[1]
    SLICE_X38Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.815     4.267    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                         clock pessimism             -0.806     3.460    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.059     3.519    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.779    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.853%)  route 0.195ns (51.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.550     3.428    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X35Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.141     3.569 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][1]/Q
                         net (fo=1, routed)           0.195     3.764    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][1]
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.045     3.809 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.809    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc_n_211
    SLICE_X33Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     4.264    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X33Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]/C
                         clock pessimism             -0.806     3.457    
    SLICE_X33Y24         FDCE (Hold_fdce_C_D)         0.091     3.548    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.375%)  route 0.190ns (47.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    3.491ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.613     3.491    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.164     3.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[24]/Q
                         net (fo=1, routed)           0.190     3.845    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[24]
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.045     3.890 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[23]_i_1/O
                         net (fo=1, routed)           0.000     3.890    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[23]
    SLICE_X0Y28          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.881     4.333    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y28          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[23]/C
                         clock pessimism             -0.827     3.505    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     3.626    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.050%)  route 0.193ns (47.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.333ns
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.827ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.611     3.489    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X0Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.164     3.653 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[15]/Q
                         net (fo=1, routed)           0.193     3.846    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.045     3.891 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[14]_i_1/O
                         net (fo=1, routed)           0.000     3.891    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[14]
    SLICE_X2Y28          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.881     4.333    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y28          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]/C
                         clock pessimism             -0.827     3.505    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     3.626    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.626    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.339%)  route 0.217ns (60.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.806ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.549     3.427    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X33Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         FDCE (Prop_fdce_C_Q)         0.141     3.568 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[3]/Q
                         net (fo=2, routed)           0.217     3.786    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]_0[3]
    SLICE_X32Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     4.264    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X32Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                         clock pessimism             -0.806     3.457    
    SLICE_X32Y25         FDCE (Hold_fdce_C_D)         0.063     3.520    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X36Y25   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         160.000     159.000    SLICE_X22Y27   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X3Y22    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         80.000      79.500     SLICE_X35Y24   SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.631ns  (logic 9.182ns (23.768%)  route 29.449ns (76.232%))
  Logic Levels:           48  (LUT3=11 LUT4=12 LUT5=3 LUT6=22)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y6           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/Q
                         net (fo=6, routed)           1.030     0.669    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_1
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.153     0.822 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.667     1.488    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.355     1.843 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.718     2.561    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.328     2.889 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.686     3.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.699 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.890     4.589    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.150     4.739 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.787     5.526    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.354     5.880 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0/O
                         net (fo=3, routed)           0.583     6.463    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.791 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.684     7.475    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.599 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.662     8.261    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.152     8.413 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.843     9.256    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.332     9.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.491    10.079    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.452    10.655    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.779 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.849    11.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124    11.752 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.431    12.183    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.119    12.302 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.844    13.146    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.332    13.478 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.436    13.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.038 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.425    14.462    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124    14.586 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.584    15.170    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124    15.294 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.819    16.113    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    16.265 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.594    16.858    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326    17.184 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_88/O
                         net (fo=1, routed)           0.463    17.647    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio245_in
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.771 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44/O
                         net (fo=1, routed)           0.596    18.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    18.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.702    19.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124    19.317 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.648    19.964    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.117    20.081 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.696    20.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.348    21.125 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.290    21.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.301    21.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.124    21.964 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.584    22.548    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X7Y0           LUT3 (Prop_lut3_I1_O)        0.124    22.672 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.686    23.358    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.150    23.508 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.898    24.406    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.352    24.758 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.465    25.224    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.348    25.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.449    26.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124    26.144 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.509    26.653    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    26.777 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0/O
                         net (fo=3, routed)           0.682    27.460    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.584 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.338    27.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124    28.046 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.453    28.499    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.623 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.574    29.197    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    29.321 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.585    29.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X18Y0          LUT4 (Prop_lut4_I3_O)        0.116    30.021 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.577    30.598    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.328    30.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0/O
                         net (fo=3, routed)           0.782    31.708    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.679    32.511    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.635 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.673    33.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X16Y4          LUT4 (Prop_lut4_I3_O)        0.148    33.456 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.760    34.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.328    34.545 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.151    34.696    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124    34.820 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.449    35.269    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.124    35.393 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.747    36.140    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y5          LUT3 (Prop_lut3_I1_O)        0.124    36.264 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.419    36.683    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.124    36.807 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.821    37.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X14Y6          LUT5 (Prop_lut5_I2_O)        0.124    37.752 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_1/O
                         net (fo=1, routed)           0.000    37.752    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[1]
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X14Y6          FDCE (Setup_fdce_C_D)        0.081    38.970    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[1]
  -------------------------------------------------------------------
                         required time                         38.970    
                         arrival time                         -37.752    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[211]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.291ns  (logic 8.139ns (21.256%)  route 30.152ns (78.744%))
  Logic Levels:           40  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 38.295 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.708    -1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X67Y84         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/Q
                         net (fo=152, routed)         1.549     0.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0_0
    SLICE_X83Y76         LUT2 (Prop_lut2_I0_O)        0.149     1.145 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ldbuf_q[0][operation][5]_i_2/O
                         net (fo=6, routed)           0.824     1.969    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/lsu_data[operation][5]
    SLICE_X80Y74         LUT5 (Prop_lut5_I0_O)        0.332     2.301 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/ldbuf_q[0][operation][5]_i_1/O
                         net (fo=22, routed)          1.672     3.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operation][5]_0
    SLICE_X80Y60         LUT4 (Prop_lut4_I1_O)        0.150     4.123 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2/O
                         net (fo=4, routed)           0.848     4.971    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2_n_0
    SLICE_X83Y59         LUT5 (Prop_lut5_I0_O)        0.326     5.297 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3/O
                         net (fo=1, routed)           0.699     5.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3_n_0
    SLICE_X87Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_1/O
                         net (fo=2, routed)           1.002     7.122    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[1][v_st_enbl][1]_i_2__0
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.246 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/i___82_i_18/O
                         net (fo=7, routed)           0.674     7.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/csr_hs_ld_st_inst_ex
    SLICE_X90Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[45]_i_5/O
                         net (fo=203, routed)         1.107     9.152    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_csr_ex
    SLICE_X94Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.276 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[19]_i_2/O
                         net (fo=34, routed)          1.217    10.493    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_dtlb_ppn_o1
    SLICE_X98Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/address_tag_q[13]_i_1/O
                         net (fo=47, routed)          1.218    11.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_vaddr_q_reg[55]_0[11]
    SLICE_X89Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.953 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717/O
                         net (fo=1, routed)           0.664    12.617    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.943 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_551/O
                         net (fo=1, routed)           0.000    12.943    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_0[3]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.344 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384/CO[3]
                         net (fo=1, routed)           0.000    13.344    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231/CO[3]
                         net (fo=1, routed)           0.000    13.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.572    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.800 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39/CO[2]
                         net (fo=1, routed)           1.024    14.824    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I4_O)        0.313    15.137 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_19/O
                         net (fo=3, routed)           0.184    15.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.445 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32/O
                         net (fo=1, routed)           0.280    15.725    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32_n_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16/O
                         net (fo=1, routed)           0.638    16.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2_1
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6/O
                         net (fo=1, routed)           0.685    17.296    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6_n_0
    SLICE_X79Y38         LUT5 (Prop_lut5_I1_O)        0.124    17.420 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2/O
                         net (fo=142, routed)         0.789    18.209    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/gen_register.d_o_reg[74]
    SLICE_X74Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.333 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/mem_q[7][sbe][ex][tinst][31]_i_4/O
                         net (fo=105, routed)         0.603    18.936    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q_reg[0]_5
    SLICE_X70Y49         LUT5 (Prop_lut5_I0_O)        0.124    19.060 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[45]_i_3/O
                         net (fo=14, routed)          1.402    20.462    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X69Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[45]_i_1__0/O
                         net (fo=92, routed)          1.135    21.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/save_tag__0_2
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.846 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111/O
                         net (fo=1, routed)           0.403    22.249    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111_n_0
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.373 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_83/O
                         net (fo=5, routed)           0.963    23.336    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_91_0
    SLICE_X86Y12         LUT3 (Prop_lut3_I1_O)        0.150    23.486 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115/O
                         net (fo=8, routed)           1.248    24.735    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115_n_0
    SLICE_X91Y9          LUT6 (Prop_lut6_I0_O)        0.328    25.063 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65/O
                         net (fo=1, routed)           0.000    25.063    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65_n_0
    SLICE_X91Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.595 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.595    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41_n_0
    SLICE_X91Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.709    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.823    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13_n_0
    SLICE_X91Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.980 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_5/CO[1]
                         net (fo=1, routed)           1.123    27.103    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_2[0]
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.329    27.432 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_i_1/O
                         net (fo=3, routed)           0.625    28.057    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_991
    SLICE_X68Y7          LUT4 (Prop_lut4_I0_O)        0.118    28.175 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___346/O
                         net (fo=73, routed)          0.925    29.100    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[0]
    SLICE_X68Y7          LUT5 (Prop_lut5_I3_O)        0.354    29.454 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12/O
                         net (fo=144, routed)         0.732    30.186    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12_n_0
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.332    30.518 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___343_i_1/O
                         net (fo=1, routed)           0.469    30.987    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_972
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.111 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___343/O
                         net (fo=8, routed)           2.168    33.280    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[10]
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.124    33.404 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           1.481    34.884    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][15]_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.150    35.034 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8/O
                         net (fo=1, routed)           0.862    35.897    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.326    36.223 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_2/O
                         net (fo=24, routed)          0.936    37.159    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[211]
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.124    37.283 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o[211]_i_1/O
                         net (fo=1, routed)           0.000    37.283    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[150]
    SLICE_X41Y76         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.464    38.295    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/aclk
    SLICE_X41Y76         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[211]/C
                         clock pessimism              0.466    38.761    
                         clock uncertainty           -0.090    38.671    
    SLICE_X41Y76         FDCE (Setup_fdce_C_D)        0.031    38.702    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[211]
  -------------------------------------------------------------------
                         required time                         38.702    
                         arrival time                         -37.283    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.211ns  (logic 7.296ns (19.094%)  route 30.915ns (80.906%))
  Logic Levels:           36  (CARRY4=4 LUT2=3 LUT3=3 LUT4=2 LUT5=11 LUT6=13)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 38.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.708    -1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X67Y84         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/Q
                         net (fo=152, routed)         1.549     0.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0_0
    SLICE_X83Y76         LUT2 (Prop_lut2_I0_O)        0.149     1.145 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ldbuf_q[0][operation][5]_i_2/O
                         net (fo=6, routed)           0.824     1.969    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/lsu_data[operation][5]
    SLICE_X80Y74         LUT5 (Prop_lut5_I0_O)        0.332     2.301 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/ldbuf_q[0][operation][5]_i_1/O
                         net (fo=22, routed)          1.672     3.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operation][5]_0
    SLICE_X80Y60         LUT4 (Prop_lut4_I1_O)        0.150     4.123 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2/O
                         net (fo=4, routed)           0.848     4.971    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2_n_0
    SLICE_X83Y59         LUT5 (Prop_lut5_I0_O)        0.326     5.297 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3/O
                         net (fo=1, routed)           0.699     5.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3_n_0
    SLICE_X87Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_1/O
                         net (fo=2, routed)           1.002     7.122    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[1][v_st_enbl][1]_i_2__0
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.246 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/i___82_i_18/O
                         net (fo=7, routed)           0.674     7.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/csr_hs_ld_st_inst_ex
    SLICE_X90Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[45]_i_5/O
                         net (fo=203, routed)         1.107     9.152    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_csr_ex
    SLICE_X94Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.276 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[19]_i_2/O
                         net (fo=34, routed)          1.217    10.493    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_dtlb_ppn_o1
    SLICE_X98Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/address_tag_q[13]_i_1/O
                         net (fo=47, routed)          1.218    11.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_vaddr_q_reg[55]_0[11]
    SLICE_X89Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.953 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717/O
                         net (fo=1, routed)           0.664    12.617    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.943 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_551/O
                         net (fo=1, routed)           0.000    12.943    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_0[3]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.344 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384/CO[3]
                         net (fo=1, routed)           0.000    13.344    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231/CO[3]
                         net (fo=1, routed)           0.000    13.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.572    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.800 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39/CO[2]
                         net (fo=1, routed)           1.024    14.824    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I4_O)        0.313    15.137 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_19/O
                         net (fo=3, routed)           0.184    15.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.445 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32/O
                         net (fo=1, routed)           0.280    15.725    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32_n_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.849 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16/O
                         net (fo=1, routed)           0.638    16.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2_1
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.611 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6/O
                         net (fo=1, routed)           0.685    17.296    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6_n_0
    SLICE_X79Y38         LUT5 (Prop_lut5_I1_O)        0.124    17.420 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2/O
                         net (fo=142, routed)         0.789    18.209    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/gen_register.d_o_reg[74]
    SLICE_X74Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.333 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/mem_q[7][sbe][ex][tinst][31]_i_4/O
                         net (fo=105, routed)         1.664    19.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/speculative_status_cnt_q_reg[0]
    SLICE_X63Y82         LUT3 (Prop_lut3_I0_O)        0.124    20.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/mem_q[7][sbe][bp][predict_address][63]_i_17/O
                         net (fo=168, routed)         1.514    21.634    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/state_q_reg[1]_0
    SLICE_X53Y98         LUT5 (Prop_lut5_I1_O)        0.153    21.787 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/fu_data_q[0][imm][63]_i_107/O
                         net (fo=65, routed)          0.533    22.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][operand_a][63]_i_29_1
    SLICE_X52Y99         LUT5 (Prop_lut5_I4_O)        0.327    22.648 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/fu_data_q[0][imm][63]_i_33/O
                         net (fo=3, routed)           1.028    23.676    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/fu_data_q[0][operand_a][63]_i_9
    SLICE_X48Y99         LUT6 (Prop_lut6_I3_O)        0.124    23.800 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/fu_data_q[0][operand_a][63]_i_29/O
                         net (fo=1, routed)           0.669    24.469    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_8_3
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.124    24.593 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_data_q[0][operand_a][63]_i_9/O
                         net (fo=2, routed)           0.726    25.319    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/fu_data_q[0][operand_a][63]_i_9_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.443 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][pc][63]_i_8/O
                         net (fo=9, routed)           0.734    26.177    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/fpu_valid_q_reg[0]_rep__0
    SLICE_X44Y92         LUT5 (Prop_lut5_I0_O)        0.118    26.295 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/id_stage_i/mem_q[7][sbe][pc][63]_i_3/O
                         net (fo=17, routed)          0.688    26.983    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X35Y93         LUT6 (Prop_lut6_I1_O)        0.326    27.309 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][pc][63]_i_1/O
                         net (fo=92, routed)          1.281    28.590    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[0][valid]_3
    SLICE_X52Y88         LUT3 (Prop_lut3_I1_O)        0.150    28.740 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1/O
                         net (fo=6, routed)           2.063    30.803    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][fu][2]_i_1_n_0
    SLICE_X30Y124        LUT6 (Prop_lut6_I5_O)        0.326    31.129 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][3]_i_64/O
                         net (fo=1, routed)           0.454    31.584    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][3]_i_64_n_0
    SLICE_X30Y125        LUT6 (Prop_lut6_I4_O)        0.124    31.708 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][3]_i_23/O
                         net (fo=5, routed)           1.099    32.807    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[0][valid]_6
    SLICE_X32Y123        LUT4 (Prop_lut4_I0_O)        0.152    32.959 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][3]_i_7/O
                         net (fo=34, routed)          1.389    34.348    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][3]_i_26
    SLICE_X31Y119        LUT6 (Prop_lut6_I5_O)        0.348    34.696 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][1]_i_2/O
                         net (fo=3, routed)           0.724    35.420    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][1]_i_2_n_0
    SLICE_X28Y120        LUT5 (Prop_lut5_I4_O)        0.153    35.573 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][1]_i_4/O
                         net (fo=6, routed)           0.709    36.282    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[6][sbe][rd][1]_i_4_n_0
    SLICE_X27Y119        LUT5 (Prop_lut5_I4_O)        0.356    36.638 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][rd][1]_i_1/O
                         net (fo=1, routed)           0.565    37.202    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[7][sbe][rd][1]_i_1_n_0
    SLICE_X27Y119        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.684    38.515    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/aclk
    SLICE_X27Y119        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][1]/C
                         clock pessimism              0.466    38.982    
                         clock uncertainty           -0.090    38.892    
    SLICE_X27Y119        FDCE (Setup_fdce_C_D)       -0.250    38.642    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[7][sbe][rd][1]
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                         -37.202    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.403ns  (logic 9.182ns (23.910%)  route 29.221ns (76.090%))
  Logic Levels:           48  (LUT2=1 LUT3=11 LUT4=12 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y6           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/Q
                         net (fo=6, routed)           1.030     0.669    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_1
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.153     0.822 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.667     1.488    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.355     1.843 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.718     2.561    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.328     2.889 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.686     3.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.699 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.890     4.589    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.150     4.739 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.787     5.526    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.354     5.880 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0/O
                         net (fo=3, routed)           0.583     6.463    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.791 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.684     7.475    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.599 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.662     8.261    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.152     8.413 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.843     9.256    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.332     9.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.491    10.079    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.452    10.655    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.779 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.849    11.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124    11.752 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.431    12.183    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.119    12.302 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.844    13.146    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.332    13.478 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.436    13.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.038 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.425    14.462    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124    14.586 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.584    15.170    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124    15.294 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.819    16.113    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    16.265 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.594    16.858    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326    17.184 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_88/O
                         net (fo=1, routed)           0.463    17.647    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio245_in
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.771 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44/O
                         net (fo=1, routed)           0.596    18.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    18.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.702    19.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124    19.317 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.648    19.964    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.117    20.081 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.696    20.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.348    21.125 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.290    21.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.301    21.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.124    21.964 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.584    22.548    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X7Y0           LUT3 (Prop_lut3_I1_O)        0.124    22.672 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.686    23.358    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.150    23.508 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.898    24.406    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.352    24.758 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.465    25.224    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.348    25.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.449    26.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124    26.144 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.509    26.653    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    26.777 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0/O
                         net (fo=3, routed)           0.682    27.460    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.584 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.338    27.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124    28.046 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.453    28.499    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.623 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.574    29.197    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    29.321 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.585    29.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X18Y0          LUT4 (Prop_lut4_I3_O)        0.116    30.021 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.577    30.598    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.328    30.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0/O
                         net (fo=3, routed)           0.782    31.708    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.679    32.511    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.635 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.673    33.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X16Y4          LUT4 (Prop_lut4_I3_O)        0.148    33.456 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.760    34.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.328    34.545 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.151    34.696    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124    34.820 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.449    35.269    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.124    35.393 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.747    36.140    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y5          LUT3 (Prop_lut3_I1_O)        0.124    36.264 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.419    36.683    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.124    36.807 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.593    37.399    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X14Y6          LUT2 (Prop_lut2_I1_O)        0.124    37.523 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[0]_i_1/O
                         net (fo=1, routed)           0.000    37.523    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[0]
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X14Y6          FDCE (Setup_fdce_C_D)        0.077    38.966    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[0]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                         -37.523    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.400ns  (logic 9.182ns (23.911%)  route 29.218ns (76.089%))
  Logic Levels:           48  (LUT3=11 LUT4=12 LUT5=2 LUT6=23)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y6           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/Q
                         net (fo=6, routed)           1.030     0.669    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_1
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.153     0.822 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.667     1.488    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.355     1.843 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.718     2.561    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.328     2.889 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.686     3.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.699 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.890     4.589    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.150     4.739 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.787     5.526    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.354     5.880 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0/O
                         net (fo=3, routed)           0.583     6.463    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.791 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.684     7.475    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.599 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.662     8.261    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.152     8.413 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.843     9.256    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.332     9.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.491    10.079    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.452    10.655    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.779 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.849    11.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124    11.752 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.431    12.183    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.119    12.302 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.844    13.146    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.332    13.478 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.436    13.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.038 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.425    14.462    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124    14.586 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.584    15.170    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124    15.294 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.819    16.113    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    16.265 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.594    16.858    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326    17.184 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_88/O
                         net (fo=1, routed)           0.463    17.647    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio245_in
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.771 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44/O
                         net (fo=1, routed)           0.596    18.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    18.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.702    19.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124    19.317 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.648    19.964    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.117    20.081 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.696    20.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.348    21.125 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.290    21.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.301    21.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.124    21.964 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.584    22.548    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X7Y0           LUT3 (Prop_lut3_I1_O)        0.124    22.672 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.686    23.358    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.150    23.508 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.898    24.406    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.352    24.758 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.465    25.224    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.348    25.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.449    26.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124    26.144 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.509    26.653    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    26.777 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0/O
                         net (fo=3, routed)           0.682    27.460    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.584 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.338    27.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124    28.046 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.453    28.499    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.623 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.574    29.197    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    29.321 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.585    29.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X18Y0          LUT4 (Prop_lut4_I3_O)        0.116    30.021 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.577    30.598    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.328    30.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0/O
                         net (fo=3, routed)           0.782    31.708    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.679    32.511    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.635 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.673    33.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X16Y4          LUT4 (Prop_lut4_I3_O)        0.148    33.456 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.760    34.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.328    34.545 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.151    34.696    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124    34.820 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.449    35.269    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.124    35.393 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.747    36.140    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y5          LUT3 (Prop_lut3_I1_O)        0.124    36.264 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.419    36.683    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.124    36.807 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.590    37.397    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.124    37.521 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_1/O
                         net (fo=1, routed)           0.000    37.521    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[2]
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X14Y6          FDCE (Setup_fdce_C_D)        0.079    38.968    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[2]
  -------------------------------------------------------------------
                         required time                         38.968    
                         arrival time                         -37.521    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.331ns  (logic 9.182ns (23.954%)  route 29.149ns (76.046%))
  Logic Levels:           48  (LUT3=11 LUT4=12 LUT5=2 LUT6=23)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y6           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/Q
                         net (fo=6, routed)           1.030     0.669    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_1
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.153     0.822 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.667     1.488    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.355     1.843 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.718     2.561    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.328     2.889 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.686     3.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.699 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.890     4.589    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.150     4.739 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.787     5.526    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.354     5.880 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0/O
                         net (fo=3, routed)           0.583     6.463    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.791 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.684     7.475    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.599 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.662     8.261    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.152     8.413 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.843     9.256    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.332     9.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.491    10.079    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.452    10.655    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.779 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.849    11.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124    11.752 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.431    12.183    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.119    12.302 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.844    13.146    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.332    13.478 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.436    13.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.038 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.425    14.462    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124    14.586 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.584    15.170    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124    15.294 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.819    16.113    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    16.265 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.594    16.858    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326    17.184 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_88/O
                         net (fo=1, routed)           0.463    17.647    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio245_in
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.771 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44/O
                         net (fo=1, routed)           0.596    18.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    18.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.702    19.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124    19.317 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.648    19.964    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.117    20.081 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.696    20.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.348    21.125 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.290    21.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.301    21.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.124    21.964 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.584    22.548    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X7Y0           LUT3 (Prop_lut3_I1_O)        0.124    22.672 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.686    23.358    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.150    23.508 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.898    24.406    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.352    24.758 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.465    25.224    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.348    25.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.449    26.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124    26.144 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.509    26.653    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    26.777 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0/O
                         net (fo=3, routed)           0.682    27.460    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.584 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.338    27.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124    28.046 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.453    28.499    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.623 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.574    29.197    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    29.321 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.585    29.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X18Y0          LUT4 (Prop_lut4_I3_O)        0.116    30.021 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.577    30.598    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.328    30.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0/O
                         net (fo=3, routed)           0.782    31.708    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.679    32.511    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.635 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.673    33.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X16Y4          LUT4 (Prop_lut4_I3_O)        0.148    33.456 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.760    34.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.328    34.545 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.151    34.696    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124    34.820 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.449    35.269    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.124    35.393 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.747    36.140    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y5          LUT3 (Prop_lut3_I1_O)        0.124    36.264 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.419    36.683    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.124    36.807 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.521    37.328    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X13Y6          LUT6 (Prop_lut6_I2_O)        0.124    37.452 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_1/O
                         net (fo=1, routed)           0.000    37.452    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/irq0
    SLICE_X13Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X13Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X13Y6          FDCE (Setup_fdce_C_D)        0.029    38.918    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_reg
  -------------------------------------------------------------------
                         required time                         38.918    
                         arrival time                         -37.452    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.395ns  (logic 9.174ns (23.894%)  route 29.221ns (76.106%))
  Logic Levels:           48  (LUT3=11 LUT4=13 LUT5=2 LUT6=22)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/aclk
    SLICE_X6Y6           FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDCE (Prop_fdce_C_Q)         0.518    -0.361 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/threshold_q_reg[0][1]/Q
                         net (fo=6, routed)           1.030     0.669    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_79_1
    SLICE_X6Y7           LUT3 (Prop_lut3_I1_O)        0.153     0.822 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_i_34/O
                         net (fo=2, routed)           0.667     1.488    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_0
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.355     1.843 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0/O
                         net (fo=3, routed)           0.718     2.561    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_80__0_n_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.328     2.889 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_32/O
                         net (fo=5, routed)           0.686     3.575    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio13_out
    SLICE_X6Y9           LUT3 (Prop_lut3_I1_O)        0.124     3.699 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76/O
                         net (fo=4, routed)           0.890     4.589    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_76_n_0
    SLICE_X4Y11          LUT4 (Prop_lut4_I3_O)        0.150     4.739 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0/O
                         net (fo=5, routed)           0.787     5.526    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_74__0_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.354     5.880 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0/O
                         net (fo=3, routed)           0.583     6.463    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_72__0_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.328     6.791 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_29/O
                         net (fo=6, routed)           0.684     7.475    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio115_out
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     7.599 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64/O
                         net (fo=4, routed)           0.662     8.261    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_64_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.152     8.413 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0/O
                         net (fo=5, routed)           0.843     9.256    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_62__0_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.332     9.588 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_95/O
                         net (fo=1, routed)           0.491    10.079    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio221_in
    SLICE_X2Y11          LUT6 (Prop_lut6_I2_O)        0.124    10.203 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52/O
                         net (fo=1, routed)           0.452    10.655    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_52_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I1_O)        0.124    10.779 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_22/O
                         net (fo=6, routed)           0.849    11.628    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio127_out
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.124    11.752 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40/O
                         net (fo=4, routed)           0.431    12.183    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_40_n_0
    SLICE_X1Y8           LUT4 (Prop_lut4_I3_O)        0.119    12.302 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0/O
                         net (fo=5, routed)           0.844    13.146    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_38__0_n_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I0_O)        0.332    13.478 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_92/O
                         net (fo=1, routed)           0.436    13.914    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio233_in
    SLICE_X1Y7           LUT6 (Prop_lut6_I2_O)        0.124    14.038 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48/O
                         net (fo=1, routed)           0.425    14.462    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_48_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I1_O)        0.124    14.586 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_21/O
                         net (fo=7, routed)           0.584    15.170    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio139_out
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124    15.294 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68/O
                         net (fo=4, routed)           0.819    16.113    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_68_n_0
    SLICE_X3Y6           LUT4 (Prop_lut4_I3_O)        0.152    16.265 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0/O
                         net (fo=5, routed)           0.594    16.858    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_66__0_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I0_O)        0.326    17.184 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_88/O
                         net (fo=1, routed)           0.463    17.647    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio245_in
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124    17.771 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44/O
                         net (fo=1, routed)           0.596    18.367    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_44_n_0
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124    18.491 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_20/O
                         net (fo=5, routed)           0.702    19.193    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio151_out
    SLICE_X0Y4           LUT3 (Prop_lut3_I1_O)        0.124    19.317 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42/O
                         net (fo=4, routed)           0.648    19.964    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_42_n_0
    SLICE_X4Y1           LUT4 (Prop_lut4_I3_O)        0.117    20.081 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0/O
                         net (fo=5, routed)           0.696    20.777    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_60__0_n_0
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.348    21.125 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_99/O
                         net (fo=1, routed)           0.290    21.415    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio257_in
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.124    21.539 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56/O
                         net (fo=1, routed)           0.301    21.840    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_56_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I1_O)        0.124    21.964 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_23/O
                         net (fo=5, routed)           0.584    22.548    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio163_out
    SLICE_X7Y0           LUT3 (Prop_lut3_I1_O)        0.124    22.672 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26/O
                         net (fo=4, routed)           0.686    23.358    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_26_n_0
    SLICE_X9Y0           LUT4 (Prop_lut4_I3_O)        0.150    23.508 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0/O
                         net (fo=5, routed)           0.898    24.406    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_24__0_n_0
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.352    24.758 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0/O
                         net (fo=3, routed)           0.465    25.224    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_20__0_n_0
    SLICE_X12Y2          LUT6 (Prop_lut6_I5_O)        0.348    25.572 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_7/O
                         net (fo=6, routed)           0.449    26.020    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio175_out
    SLICE_X12Y2          LUT3 (Prop_lut3_I1_O)        0.124    26.144 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22/O
                         net (fo=4, routed)           0.509    26.653    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_22_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I4_O)        0.124    26.777 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0/O
                         net (fo=3, routed)           0.682    27.460    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_52__0_n_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    27.584 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_50/O
                         net (fo=1, routed)           0.338    27.922    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio281_in
    SLICE_X17Y1          LUT6 (Prop_lut6_I2_O)        0.124    28.046 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32/O
                         net (fo=1, routed)           0.453    28.499    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_32_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I1_O)        0.124    28.623 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_15/O
                         net (fo=5, routed)           0.574    29.197    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio187_out
    SLICE_X15Y1          LUT3 (Prop_lut3_I1_O)        0.124    29.321 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30/O
                         net (fo=4, routed)           0.585    29.905    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_30_n_0
    SLICE_X18Y0          LUT4 (Prop_lut4_I3_O)        0.116    30.021 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0/O
                         net (fo=5, routed)           0.577    30.598    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[4]_i_28__0_n_0
    SLICE_X17Y2          LUT4 (Prop_lut4_I3_O)        0.328    30.926 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0/O
                         net (fo=3, routed)           0.782    31.708    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_10__0_n_0
    SLICE_X17Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.832 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_3/O
                         net (fo=6, routed)           0.679    32.511    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio199_out
    SLICE_X16Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.635 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6/O
                         net (fo=4, routed)           0.673    33.308    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[1]_i_6_n_0
    SLICE_X16Y4          LUT4 (Prop_lut4_I3_O)        0.148    33.456 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0/O
                         net (fo=5, routed)           0.760    34.217    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_8__0_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I0_O)        0.328    34.545 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_16/O
                         net (fo=1, routed)           0.151    34.696    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio2105_in
    SLICE_X15Y5          LUT6 (Prop_lut6_I2_O)        0.124    34.820 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10/O
                         net (fo=1, routed)           0.449    35.269    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_10_n_0
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.124    35.393 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[2]_i_5/O
                         net (fo=5, routed)           0.747    36.140    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.max_prio1111_out
    SLICE_X16Y5          LUT3 (Prop_lut3_I1_O)        0.124    36.264 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16/O
                         net (fo=1, routed)           0.419    36.683    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_16_n_0
    SLICE_X13Y5          LUT5 (Prop_lut5_I4_O)        0.124    36.807 f  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_i_4/O
                         net (fo=6, routed)           0.593    37.399    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_target[0].i_target/gen_sequential.irq_next1__1
    SLICE_X14Y6          LUT4 (Prop_lut4_I1_O)        0.116    37.515 r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/i_rv_plic_gateway/gen_sequential.irq_id[3]_i_1/O
                         net (fo=1, routed)           0.000    37.515    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/D[3]
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/aclk
    SLICE_X14Y6          FDCE                                         r  SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]/C
                         clock pessimism              0.567    38.979    
                         clock uncertainty           -0.090    38.889    
    SLICE_X14Y6          FDCE (Setup_fdce_C_D)        0.118    39.007    SoC_i/ariane_peripherals_0/inst/i_peripherals_mapper/i_ariane_peripherals/i_plic/gen_target[0].i_target/gen_sequential.irq_id_reg[3]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                         -37.515    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[232]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.252ns  (logic 8.139ns (21.277%)  route 30.113ns (78.723%))
  Logic Levels:           40  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 38.295 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.708    -1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X67Y84         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/Q
                         net (fo=152, routed)         1.549     0.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0_0
    SLICE_X83Y76         LUT2 (Prop_lut2_I0_O)        0.149     1.145 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ldbuf_q[0][operation][5]_i_2/O
                         net (fo=6, routed)           0.824     1.969    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/lsu_data[operation][5]
    SLICE_X80Y74         LUT5 (Prop_lut5_I0_O)        0.332     2.301 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/ldbuf_q[0][operation][5]_i_1/O
                         net (fo=22, routed)          1.672     3.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operation][5]_0
    SLICE_X80Y60         LUT4 (Prop_lut4_I1_O)        0.150     4.123 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2/O
                         net (fo=4, routed)           0.848     4.971    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2_n_0
    SLICE_X83Y59         LUT5 (Prop_lut5_I0_O)        0.326     5.297 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3/O
                         net (fo=1, routed)           0.699     5.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3_n_0
    SLICE_X87Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_1/O
                         net (fo=2, routed)           1.002     7.122    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[1][v_st_enbl][1]_i_2__0
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.246 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/i___82_i_18/O
                         net (fo=7, routed)           0.674     7.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/csr_hs_ld_st_inst_ex
    SLICE_X90Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[45]_i_5/O
                         net (fo=203, routed)         1.107     9.152    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_csr_ex
    SLICE_X94Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.276 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[19]_i_2/O
                         net (fo=34, routed)          1.217    10.493    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_dtlb_ppn_o1
    SLICE_X98Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/address_tag_q[13]_i_1/O
                         net (fo=47, routed)          1.218    11.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_vaddr_q_reg[55]_0[11]
    SLICE_X89Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.953 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717/O
                         net (fo=1, routed)           0.664    12.617    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.943 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_551/O
                         net (fo=1, routed)           0.000    12.943    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_0[3]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.344 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384/CO[3]
                         net (fo=1, routed)           0.000    13.344    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231/CO[3]
                         net (fo=1, routed)           0.000    13.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.572    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.800 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39/CO[2]
                         net (fo=1, routed)           1.024    14.824    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I4_O)        0.313    15.137 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_19/O
                         net (fo=3, routed)           0.184    15.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.445 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32/O
                         net (fo=1, routed)           0.280    15.725    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32_n_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16/O
                         net (fo=1, routed)           0.638    16.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2_1
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6/O
                         net (fo=1, routed)           0.685    17.296    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6_n_0
    SLICE_X79Y38         LUT5 (Prop_lut5_I1_O)        0.124    17.420 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2/O
                         net (fo=142, routed)         0.789    18.209    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/gen_register.d_o_reg[74]
    SLICE_X74Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.333 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/mem_q[7][sbe][ex][tinst][31]_i_4/O
                         net (fo=105, routed)         0.603    18.936    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q_reg[0]_5
    SLICE_X70Y49         LUT5 (Prop_lut5_I0_O)        0.124    19.060 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[45]_i_3/O
                         net (fo=14, routed)          1.402    20.462    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X69Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[45]_i_1__0/O
                         net (fo=92, routed)          1.135    21.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/save_tag__0_2
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.846 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111/O
                         net (fo=1, routed)           0.403    22.249    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111_n_0
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.373 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_83/O
                         net (fo=5, routed)           0.963    23.336    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_91_0
    SLICE_X86Y12         LUT3 (Prop_lut3_I1_O)        0.150    23.486 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115/O
                         net (fo=8, routed)           1.248    24.735    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115_n_0
    SLICE_X91Y9          LUT6 (Prop_lut6_I0_O)        0.328    25.063 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65/O
                         net (fo=1, routed)           0.000    25.063    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65_n_0
    SLICE_X91Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.595 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.595    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41_n_0
    SLICE_X91Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.709    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.823    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13_n_0
    SLICE_X91Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.980 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_5/CO[1]
                         net (fo=1, routed)           1.123    27.103    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_2[0]
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.329    27.432 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_i_1/O
                         net (fo=3, routed)           0.625    28.057    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_991
    SLICE_X68Y7          LUT4 (Prop_lut4_I0_O)        0.118    28.175 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___346/O
                         net (fo=73, routed)          0.925    29.100    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[0]
    SLICE_X68Y7          LUT5 (Prop_lut5_I3_O)        0.354    29.454 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12/O
                         net (fo=144, routed)         0.732    30.186    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12_n_0
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.332    30.518 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___343_i_1/O
                         net (fo=1, routed)           0.469    30.987    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_972
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.111 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___343/O
                         net (fo=8, routed)           2.168    33.280    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[10]
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.124    33.404 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           1.481    34.884    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][15]_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.150    35.034 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8/O
                         net (fo=1, routed)           0.862    35.897    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.326    36.223 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_2/O
                         net (fo=24, routed)          0.897    37.120    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[211]
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.124    37.244 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o[232]_i_1/O
                         net (fo=1, routed)           0.000    37.244    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[171]
    SLICE_X42Y76         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[232]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.464    38.295    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/aclk
    SLICE_X42Y76         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[232]/C
                         clock pessimism              0.466    38.761    
                         clock uncertainty           -0.090    38.671    
    SLICE_X42Y76         FDCE (Setup_fdce_C_D)        0.077    38.748    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[232]
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                         -37.244    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[215]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.187ns  (logic 8.139ns (21.313%)  route 30.048ns (78.687%))
  Logic Levels:           40  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 38.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.708    -1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X67Y84         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/Q
                         net (fo=152, routed)         1.549     0.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0_0
    SLICE_X83Y76         LUT2 (Prop_lut2_I0_O)        0.149     1.145 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ldbuf_q[0][operation][5]_i_2/O
                         net (fo=6, routed)           0.824     1.969    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/lsu_data[operation][5]
    SLICE_X80Y74         LUT5 (Prop_lut5_I0_O)        0.332     2.301 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/ldbuf_q[0][operation][5]_i_1/O
                         net (fo=22, routed)          1.672     3.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operation][5]_0
    SLICE_X80Y60         LUT4 (Prop_lut4_I1_O)        0.150     4.123 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2/O
                         net (fo=4, routed)           0.848     4.971    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2_n_0
    SLICE_X83Y59         LUT5 (Prop_lut5_I0_O)        0.326     5.297 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3/O
                         net (fo=1, routed)           0.699     5.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3_n_0
    SLICE_X87Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_1/O
                         net (fo=2, routed)           1.002     7.122    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[1][v_st_enbl][1]_i_2__0
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.246 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/i___82_i_18/O
                         net (fo=7, routed)           0.674     7.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/csr_hs_ld_st_inst_ex
    SLICE_X90Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[45]_i_5/O
                         net (fo=203, routed)         1.107     9.152    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_csr_ex
    SLICE_X94Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.276 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[19]_i_2/O
                         net (fo=34, routed)          1.217    10.493    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_dtlb_ppn_o1
    SLICE_X98Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/address_tag_q[13]_i_1/O
                         net (fo=47, routed)          1.218    11.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_vaddr_q_reg[55]_0[11]
    SLICE_X89Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.953 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717/O
                         net (fo=1, routed)           0.664    12.617    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.943 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_551/O
                         net (fo=1, routed)           0.000    12.943    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_0[3]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.344 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384/CO[3]
                         net (fo=1, routed)           0.000    13.344    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231/CO[3]
                         net (fo=1, routed)           0.000    13.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.572    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.800 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39/CO[2]
                         net (fo=1, routed)           1.024    14.824    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I4_O)        0.313    15.137 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_19/O
                         net (fo=3, routed)           0.184    15.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.445 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32/O
                         net (fo=1, routed)           0.280    15.725    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32_n_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16/O
                         net (fo=1, routed)           0.638    16.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2_1
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6/O
                         net (fo=1, routed)           0.685    17.296    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6_n_0
    SLICE_X79Y38         LUT5 (Prop_lut5_I1_O)        0.124    17.420 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2/O
                         net (fo=142, routed)         0.789    18.209    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/gen_register.d_o_reg[74]
    SLICE_X74Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.333 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/mem_q[7][sbe][ex][tinst][31]_i_4/O
                         net (fo=105, routed)         0.603    18.936    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q_reg[0]_5
    SLICE_X70Y49         LUT5 (Prop_lut5_I0_O)        0.124    19.060 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[45]_i_3/O
                         net (fo=14, routed)          1.402    20.462    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X69Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[45]_i_1__0/O
                         net (fo=92, routed)          1.135    21.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/save_tag__0_2
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.846 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111/O
                         net (fo=1, routed)           0.403    22.249    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111_n_0
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.373 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_83/O
                         net (fo=5, routed)           0.963    23.336    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_91_0
    SLICE_X86Y12         LUT3 (Prop_lut3_I1_O)        0.150    23.486 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115/O
                         net (fo=8, routed)           1.248    24.735    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115_n_0
    SLICE_X91Y9          LUT6 (Prop_lut6_I0_O)        0.328    25.063 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65/O
                         net (fo=1, routed)           0.000    25.063    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65_n_0
    SLICE_X91Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.595 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.595    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41_n_0
    SLICE_X91Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.709    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.823    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13_n_0
    SLICE_X91Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.980 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_5/CO[1]
                         net (fo=1, routed)           1.123    27.103    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_2[0]
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.329    27.432 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_i_1/O
                         net (fo=3, routed)           0.625    28.057    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_991
    SLICE_X68Y7          LUT4 (Prop_lut4_I0_O)        0.118    28.175 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___346/O
                         net (fo=73, routed)          0.925    29.100    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[0]
    SLICE_X68Y7          LUT5 (Prop_lut5_I3_O)        0.354    29.454 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12/O
                         net (fo=144, routed)         0.732    30.186    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12_n_0
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.332    30.518 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___343_i_1/O
                         net (fo=1, routed)           0.469    30.987    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_972
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.111 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___343/O
                         net (fo=8, routed)           2.168    33.280    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[10]
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.124    33.404 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           1.481    34.884    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][15]_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.150    35.034 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8/O
                         net (fo=1, routed)           0.862    35.897    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.326    36.223 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_2/O
                         net (fo=24, routed)          0.832    37.055    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[211]
    SLICE_X43Y74         LUT6 (Prop_lut6_I2_O)        0.124    37.179 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o[215]_i_1/O
                         net (fo=1, routed)           0.000    37.179    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[154]
    SLICE_X43Y74         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.462    38.293    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/aclk
    SLICE_X43Y74         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[215]/C
                         clock pessimism              0.466    38.759    
                         clock uncertainty           -0.090    38.669    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.029    38.698    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[215]
  -------------------------------------------------------------------
                         required time                         38.698    
                         arrival time                         -37.179    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[224]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        38.184ns  (logic 8.139ns (21.315%)  route 30.045ns (78.685%))
  Logic Levels:           40  (CARRY4=8 LUT2=3 LUT3=3 LUT4=2 LUT5=10 LUT6=14)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns = ( 38.293 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.708    -1.008    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/aclk
    SLICE_X67Y84         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDCE (Prop_fdce_C_Q)         0.456    -0.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0/Q
                         net (fo=152, routed)         1.549     0.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/lsu_valid_q_reg[0]_rep__0_0
    SLICE_X83Y76         LUT2 (Prop_lut2_I0_O)        0.149     1.145 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/ldbuf_q[0][operation][5]_i_2/O
                         net (fo=6, routed)           0.824     1.969    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/lsu_data[operation][5]
    SLICE_X80Y74         LUT5 (Prop_lut5_I0_O)        0.332     2.301 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/ldbuf_q[0][operation][5]_i_1/O
                         net (fo=22, routed)          1.672     3.973    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q_reg[1][operation][5]_0
    SLICE_X80Y60         LUT4 (Prop_lut4_I1_O)        0.150     4.123 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2/O
                         net (fo=4, routed)           0.848     4.971    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/mem_q[0][hs_ld_st_inst]_i_2_n_0
    SLICE_X83Y59         LUT5 (Prop_lut5_I0_O)        0.326     5.297 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3/O
                         net (fo=1, routed)           0.699     5.996    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_3_n_0
    SLICE_X87Y57         LUT6 (Prop_lut6_I4_O)        0.124     6.120 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/lsu_bypass_i/hs_ld_st_inst_q_i_1/O
                         net (fo=2, routed)           1.002     7.122    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/tags_q[1][v_st_enbl][1]_i_2__0
    SLICE_X89Y42         LUT2 (Prop_lut2_I1_O)        0.124     7.246 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_itlb/i___82_i_18/O
                         net (fo=7, routed)           0.674     7.921    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/csr_hs_ld_st_inst_ex
    SLICE_X90Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.045 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[45]_i_5/O
                         net (fo=203, routed)         1.107     9.152    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/en_ld_st_translation_csr_ex
    SLICE_X94Y38         LUT3 (Prop_lut3_I0_O)        0.124     9.276 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/address_tag_q[19]_i_2/O
                         net (fo=34, routed)          1.217    10.493    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_dtlb_ppn_o1
    SLICE_X98Y30         LUT6 (Prop_lut6_I4_O)        0.124    10.617 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/address_tag_q[13]_i_1/O
                         net (fo=47, routed)          1.218    11.835    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/lsu_vaddr_q_reg[55]_0[11]
    SLICE_X89Y31         LUT2 (Prop_lut2_I0_O)        0.118    11.953 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717/O
                         net (fo=1, routed)           0.664    12.617    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_717_n_0
    SLICE_X91Y31         LUT6 (Prop_lut6_I1_O)        0.326    12.943 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/gen_register.d_o[143]_i_551/O
                         net (fo=1, routed)           0.000    12.943    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_0[3]
    SLICE_X91Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.344 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384/CO[3]
                         net (fo=1, routed)           0.000    13.344    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_384_n_0
    SLICE_X91Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231/CO[3]
                         net (fo=1, routed)           0.000    13.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_231_n_0
    SLICE_X91Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.572 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111/CO[3]
                         net (fo=1, routed)           0.000    13.572    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_111_n_0
    SLICE_X91Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.800 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39/CO[2]
                         net (fo=1, routed)           1.024    14.824    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o_reg[143]_i_39_n_1
    SLICE_X80Y36         LUT6 (Prop_lut6_I4_O)        0.313    15.137 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_19/O
                         net (fo=3, routed)           0.184    15.321    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.445 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32/O
                         net (fo=1, routed)           0.280    15.725    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_32_n_0
    SLICE_X80Y36         LUT5 (Prop_lut5_I4_O)        0.124    15.849 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/csr_regfile_i/gen_register.d_o[143]_i_16/O
                         net (fo=1, routed)           0.638    16.487    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2_1
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    16.611 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6/O
                         net (fo=1, routed)           0.685    17.296    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_6_n_0
    SLICE_X79Y38         LUT5 (Prop_lut5_I1_O)        0.124    17.420 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pmp_data_if/i_pmp_data/gen_register.d_o[143]_i_2/O
                         net (fo=142, routed)         0.789    18.209    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/gen_register.d_o_reg[74]
    SLICE_X74Y46         LUT5 (Prop_lut5_I3_O)        0.124    18.333 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/gen_mmu.i_cva6_mmu/i_ptw/mem_q[7][sbe][ex][tinst][31]_i_4/O
                         net (fo=105, routed)         0.603    18.936    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/state_q_reg[0]_5
    SLICE_X70Y49         LUT5 (Prop_lut5_I0_O)        0.124    19.060 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/address_tag_q[45]_i_3/O
                         net (fo=14, routed)          1.402    20.462    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/dcache_req_ports_ex_cache[1][kill_req]
    SLICE_X69Y18         LUT5 (Prop_lut5_I1_O)        0.124    20.586 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl/address_tag_q[45]_i_1__0/O
                         net (fo=92, routed)          1.135    21.722    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/save_tag__0_2
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    21.846 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111/O
                         net (fo=1, routed)           0.403    22.249    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_111_n_0
    SLICE_X87Y16         LUT6 (Prop_lut6_I5_O)        0.124    22.373 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/rd_hit_oh_q[3]_i_83/O
                         net (fo=5, routed)           0.963    23.336    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_91_0
    SLICE_X86Y12         LUT3 (Prop_lut3_I1_O)        0.150    23.486 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115/O
                         net (fo=8, routed)           1.248    24.735    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___337_i_115_n_0
    SLICE_X91Y9          LUT6 (Prop_lut6_I0_O)        0.328    25.063 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65/O
                         net (fo=1, routed)           0.000    25.063    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_65_n_0
    SLICE_X91Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.595 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.595    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_41_n_0
    SLICE_X91Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.709 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.709    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_21_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.823 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.823    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_13_n_0
    SLICE_X91Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.980 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i___345_i_5/CO[1]
                         net (fo=1, routed)           1.123    27.103    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_2[0]
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.329    27.432 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___345_i_1/O
                         net (fo=3, routed)           0.625    28.057    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_991
    SLICE_X68Y7          LUT4 (Prop_lut4_I0_O)        0.118    28.175 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___346/O
                         net (fo=73, routed)          0.925    29.100    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[0]
    SLICE_X68Y7          LUT5 (Prop_lut5_I3_O)        0.354    29.454 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12/O
                         net (fo=144, routed)         0.732    30.186    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___337_i_12_n_0
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.332    30.518 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i___343_i_1/O
                         net (fo=1, routed)           0.469    30.987    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer_n_972
    SLICE_X67Y7          LUT6 (Prop_lut6_I4_O)        0.124    31.111 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i___343/O
                         net (fo=8, routed)           2.168    33.280    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q_reg[10]
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.124    33.404 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/data_rdata_q[15]_i_1/O
                         net (fo=4, routed)           1.481    34.884    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/wbuffer_q_reg[6][data][15]_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I2_O)        0.150    35.034 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8/O
                         net (fo=1, routed)           0.862    35.897    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_8_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.326    36.223 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/gen_register.d_o[234]_i_2/O
                         net (fo=24, routed)          0.829    37.052    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o_reg[211]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    37.176 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_load_unit/gen_register.d_o[224]_i_1/O
                         net (fo=1, routed)           0.000    37.176    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/D[163]
    SLICE_X43Y74         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.462    38.293    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/aclk
    SLICE_X43Y74         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[224]/C
                         clock pessimism              0.466    38.759    
                         clock uncertainty           -0.090    38.669    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.031    38.700    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load/gen_register.d_o_reg[224]
  -------------------------------------------------------------------
                         required time                         38.700    
                         arrival time                         -37.176    
  -------------------------------------------------------------------
                         slack                                  1.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.469%)  route 0.185ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.545    -0.687    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y24         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDRE (Prop_fdre_C_Q)         0.148    -0.539 r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.185    -0.354    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X47Y23         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.814    -0.926    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X47Y23         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.504    -0.422    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.017    -0.405    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.317%)  route 0.224ns (57.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y13         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.224    -0.290    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[23]
    SLICE_X44Y13         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y13         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism              0.504    -0.412    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.070    -0.342    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.700%)  route 0.112ns (44.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.558    -0.674    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLICE_X52Y5          FDRE                                         r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d_reg[0]/Q
                         net (fo=2, routed)           0.112    -0.420    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/rx_fifo_data_in[0]
    SLICE_X50Y4          SRL16E                                       r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.825    -0.915    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X50Y4          SRL16E                                       r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16/CLK
                         clock pessimism              0.257    -0.658    
    SLICE_X50Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.475    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][10]_srl16
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.225%)  route 0.234ns (58.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.557    -0.674    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X38Y50         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.510 r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/Q
                         net (fo=1, routed)           0.234    -0.277    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i[45]
    SLICE_X39Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.830    -0.910    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X39Y47         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.070    -0.331    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.893%)  route 0.218ns (57.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.563    -0.669    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/aclk
    SLICE_X46Y49         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.505 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/st_data_q_reg[27]/Q
                         net (fo=5, routed)           0.218    -0.286    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[0][data][63]_0[27]
    SLICE_X51Y45         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.825    -0.915    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/aclk
    SLICE_X51Y45         FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][27]/C
                         clock pessimism              0.504    -0.411    
    SLICE_X51Y45         FDCE (Hold_fdce_C_D)         0.070    -0.341    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/speculative_queue_q_reg[2][data][27]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.173%)  route 0.225ns (57.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y15         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.514 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.225    -0.289    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[24]
    SLICE_X44Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism              0.504    -0.412    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.066    -0.346    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.069%)  route 0.250ns (63.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.551    -0.681    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X52Y18         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=4, routed)           0.250    -0.290    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[0]
    SLICE_X41Y19         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.819    -0.921    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X41Y19         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32]/C
                         clock pessimism              0.504    -0.417    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.070    -0.347    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[32]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.312%)  route 0.194ns (56.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.194    -0.336    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X44Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X44Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.504    -0.412    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.017    -0.395    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.204%)  route 0.187ns (55.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X50Y13         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.148    -0.530 r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/Q
                         net (fo=1, routed)           0.187    -0.343    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[18]
    SLICE_X46Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X46Y14         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.504    -0.412    
    SLICE_X46Y14         FDRE (Hold_fdre_C_D)         0.010    -0.402    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.557    -0.674    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X40Y50         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[89]/Q
                         net (fo=1, routed)           0.253    -0.280    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/D[89]
    SLICE_X40Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.830    -0.910    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/s_aclk
    SLICE_X40Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[89]/C
                         clock pessimism              0.509    -0.401    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.060    -0.341    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1_reg[89]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y6      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y6      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y9      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X3Y9      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[0].tag_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y8      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y8      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[0].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y7      SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/gen_sram[1].data_sram/data_sram/gen_cut[1].i_tc_sram_wrapper/i_ram/Mem_DP_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y37     SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_adapter/i_b_fifo/gen_fpga_queue.fifo_ram/mem_reg_0_3_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.910ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 2.228ns (29.249%)  route 5.389ns (70.751%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868     2.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152     2.401 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.323     3.724    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I4_O)        0.326     4.050 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          0.599     4.649    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.120     4.769 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.028     5.797    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.353     6.150 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.572     6.721    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X4Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.232    18.631    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                 11.910    

Slack (MET) :             11.991ns  (required time - arrival time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 0.779ns (10.983%)  route 6.314ns (89.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.050ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.666    -1.050    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y11         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.478    -0.572 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Count_reg[4]/Q
                         net (fo=2, routed)           0.957     0.384    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_0_in
    SLICE_X41Y9          LUT5 (Prop_lut5_I2_O)        0.301     0.685 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=2, routed)           5.357     6.043    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.664    18.495    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.452    18.948    
                         clock uncertainty           -0.080    18.868    
    OLOGIC_X1Y97         FDRE (Setup_fdre_C_D)       -0.834    18.034    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.034    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                 11.991    

Slack (MET) :             12.099ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 2.228ns (29.994%)  route 5.200ns (70.006%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868     2.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152     2.401 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.323     3.724    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I4_O)        0.326     4.050 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          0.599     4.649    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.120     4.769 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.028     5.797    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.353     6.150 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.382     6.532    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X4Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X4Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)       -0.232    18.631    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.631    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 12.099    

Slack (MET) :             12.339ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 2.202ns (29.801%)  route 5.187ns (70.199%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868     2.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152     2.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.323     3.724    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I4_O)        0.326     4.050 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          0.599     4.649    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X5Y49          LUT4 (Prop_lut4_I1_O)        0.120     4.769 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.018     5.787    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.327     6.114 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.379     6.493    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X4Y49          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y49          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X4Y49          FDPE (Setup_fdpe_C_D)       -0.031    18.832    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.832    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 12.339    

Slack (MET) :             12.404ns  (required time - arrival time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.715ns  (logic 0.580ns (8.637%)  route 6.135ns (91.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.049ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.667    -1.049    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X37Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.593 f  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SPICR_2_MST_N_SLV_AX2S_2/Q
                         net (fo=10, routed)          4.627     4.034    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/SPICR_2_MST_N_SLV_to_spi_clk
    SLICE_X112Y64        LUT1 (Prop_lut1_I0_O)        0.124     4.158 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_1/O
                         net (fo=1, routed)           1.508     5.666    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/R
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.664    18.495    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.452    18.948    
                         clock uncertainty           -0.080    18.868    
    OLOGIC_X1Y97         FDRE (Setup_fdre_C_R)       -0.798    18.070    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         18.070    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                 12.404    

Slack (MET) :             12.472ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.847ns (26.384%)  route 5.154ns (73.616%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0BVALID)
                                                      1.216     0.320 f  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0BVALID
                         net (fo=3, routed)           2.336     2.656    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/m_axi_bvalid
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.124     2.780 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=13, routed)          1.161     3.941    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.149     4.090 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.114     5.204    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X4Y46          LUT5 (Prop_lut5_I3_O)        0.358     5.562 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.542     6.105    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X3Y46          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X3Y46          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X3Y46          FDCE (Setup_fdce_C_D)       -0.286    18.577    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                 12.472    

Slack (MET) :             12.606ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.945ns (27.068%)  route 5.241ns (72.932%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0BVALID)
                                                      1.216     0.320 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0BVALID
                         net (fo=3, routed)           2.336     2.656    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/m_axi_bvalid
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.124     2.780 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=13, routed)          1.324     4.104    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_WRITE.wr_cmd_b_ready
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     4.228 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[4]_i_2/O
                         net (fo=6, routed)           0.972     5.200    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_empty0
    SLICE_X1Y48          LUT5 (Prop_lut5_I1_O)        0.154     5.354 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_4/O
                         net (fo=1, routed)           0.608     5.963    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_4_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I1_O)        0.327     6.290 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/USE_B_CHANNEL.cmd_b_depth[5]_i_2/O
                         net (fo=1, routed)           0.000     6.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_18
    SLICE_X1Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.660    18.492    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X1Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]/C
                         clock pessimism              0.452    18.944    
                         clock uncertainty           -0.080    18.864    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.032    18.896    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                 12.606    

Slack (MET) :             12.658ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WLAST
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 1.080ns (16.841%)  route 5.333ns (83.159%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 18.477 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.758    -0.958    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y48         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/Q
                         net (fo=4, routed)           1.189     0.686    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/dout[0]
    SLICE_X8Y49          LUT5 (Prop_lut5_I4_O)        0.152     0.838 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2/O
                         net (fo=3, routed)           0.747     1.585    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_2_n_0
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.348     1.933 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1/O
                         net (fo=4, routed)           1.261     3.195    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0_i_1_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I2_O)        0.124     3.319 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wlast_INST_0/O
                         net (fo=2, routed)           2.136     5.455    SoC_i/processing_system7_0/inst/S_AXI_HP0_WLAST
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WLAST
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.646    18.477    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                         clock pessimism              0.452    18.930    
                         clock uncertainty           -0.080    18.850    
    PS7_X0Y0             PS7 (Setup_ps7_SAXIHP0ACLK_SAXIHP0WLAST)
                                                     -0.737    18.113    SoC_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         18.113    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                 12.658    

Slack (MET) :             12.663ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.821ns (25.876%)  route 5.217ns (74.124%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0BVALID)
                                                      1.216     0.320 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0BVALID
                         net (fo=3, routed)           2.336     2.656    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/m_axi_bvalid
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.124     2.780 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/fifo_gen_inst_i_3/O
                         net (fo=13, routed)          1.161     3.941    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X3Y44          LUT4 (Prop_lut4_I1_O)        0.149     4.090 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          1.234     5.324    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_i_reg[0]
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.332     5.656 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.486     6.142    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_0
    SLICE_X3Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.452    18.943    
                         clock uncertainty           -0.080    18.863    
    SLICE_X3Y46          FDPE (Setup_fdpe_C_D)       -0.058    18.805    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         18.805    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 12.663    

Slack (MET) :             12.680ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.879ns (27.499%)  route 4.954ns (72.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 18.414 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    -0.896    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     0.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868     2.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152     2.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.323     3.724    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[5]_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I4_O)        0.326     4.050 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/fifo_gen_inst_i_2__0/O
                         net (fo=15, routed)          0.640     4.690    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.124     4.814 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[9]_i_1/O
                         net (fo=10, routed)          1.122     5.937    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X10Y48         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.582    18.414    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X10Y48         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.452    18.866    
                         clock uncertainty           -0.080    18.786    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    18.617    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                 12.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.896%)  route 0.204ns (59.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.204    -0.262    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.331    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.896%)  route 0.204ns (59.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.204    -0.262    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A3
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.331    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.221    -0.244    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A2
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.317    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.922%)  route 0.221ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.466 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.221    -0.244    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A2
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X4Y45          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.275    -0.571    
    SLICE_X4Y45          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.317    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.386%)  route 0.197ns (54.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164    -0.443 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.197    -0.245    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X6Y46          RAMD32                                       r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism              0.255    -0.591    
    SLICE_X6Y46          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.351    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y2      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y3      SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   SoC_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y25     SoC_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X1Y98     SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     OLOGIC_X1Y97     SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X20Y43     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X17Y49     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X15Y47     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X4Y45      SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y48     SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  clkfbout_SoC_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SoC_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   SoC_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        9.114ns  (logic 0.772ns (8.470%)  route 8.342ns (91.530%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.114    98.326    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.450 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[16][0]_i_1/O
                         net (fo=1, routed)           0.000    98.450    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[16][0]_i_1_n_0
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X41Y136        FDRE (Setup_fdre_C_D)        0.032   102.672    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[16][0]
  -------------------------------------------------------------------
                         required time                        102.672    
                         arrival time                         -98.450    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        9.013ns  (logic 0.772ns (8.565%)  route 8.241ns (91.435%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.012    98.225    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X39Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.349 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[15][0]_i_1/O
                         net (fo=1, routed)           0.000    98.349    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[15][0]_i_1_n_0
    SLICE_X39Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X39Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X39Y136        FDRE (Setup_fdre_C_D)        0.031   102.671    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                        102.671    
                         arrival time                         -98.349    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.967ns  (logic 0.772ns (8.609%)  route 8.195ns (91.391%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.967    98.179    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.303 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[11][0]_i_1/O
                         net (fo=1, routed)           0.000    98.303    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[11][0]_i_1_n_0
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[11][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X41Y136        FDRE (Setup_fdre_C_D)        0.029   102.669    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                        102.669    
                         arrival time                         -98.303    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.969ns  (logic 0.772ns (8.607%)  route 8.197ns (91.393%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.969    98.181    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.305 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[13][0]_i_1/O
                         net (fo=1, routed)           0.000    98.305    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[13][0]_i_1_n_0
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[13][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X41Y136        FDRE (Setup_fdre_C_D)        0.031   102.671    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[13][0]
  -------------------------------------------------------------------
                         required time                        102.671    
                         arrival time                         -98.305    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.966ns  (logic 0.772ns (8.611%)  route 8.194ns (91.390%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.965    98.177    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X43Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.301 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[8][0]_i_1/O
                         net (fo=1, routed)           0.000    98.301    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[8][0]_i_1_n_0
    SLICE_X43Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X43Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[8][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)        0.029   102.669    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                        102.669    
                         arrival time                         -98.301    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.981ns  (logic 0.772ns (8.596%)  route 8.209ns (91.404%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.980    98.192    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X42Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.316 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[23][0]_i_1/O
                         net (fo=1, routed)           0.000    98.316    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[23][0]_i_1_n_0
    SLICE_X42Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X42Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[23][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X42Y136        FDRE (Setup_fdre_C_D)        0.077   102.717    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[23][0]
  -------------------------------------------------------------------
                         required time                        102.717    
                         arrival time                         -98.316    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.808ns  (logic 0.772ns (8.764%)  route 8.036ns (91.236%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 102.828 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.808    98.020    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X40Y137        LUT6 (Prop_lut6_I0_O)        0.124    98.144 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[17][0]_i_1/O
                         net (fo=1, routed)           0.000    98.144    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[17][0]_i_1_n_0
    SLICE_X40Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   102.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X40Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[17][0]/C
                         clock pessimism              0.115   102.943    
                         clock uncertainty           -0.302   102.641    
    SLICE_X40Y137        FDRE (Setup_fdre_C_D)        0.029   102.670    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[17][0]
  -------------------------------------------------------------------
                         required time                        102.670    
                         arrival time                         -98.144    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.802ns  (logic 0.772ns (8.770%)  route 8.030ns (91.230%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.802    98.014    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X41Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.138 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[14][0]_i_1/O
                         net (fo=1, routed)           0.000    98.138    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[14][0]_i_1_n_0
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X41Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X41Y136        FDRE (Setup_fdre_C_D)        0.031   102.671    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[14][0]
  -------------------------------------------------------------------
                         required time                        102.671    
                         arrival time                         -98.138    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.794ns  (logic 0.772ns (8.779%)  route 8.022ns (91.222%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.793    98.006    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X39Y136        LUT6 (Prop_lut6_I0_O)        0.124    98.130 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1/O
                         net (fo=1, routed)           0.000    98.130    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[12][0]_i_1_n_0
    SLICE_X39Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X39Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X39Y136        FDRE (Setup_fdre_C_D)        0.029   102.669    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                        102.669    
                         arrival time                         -98.130    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             4.569ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@100.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        8.767ns  (logic 0.772ns (8.805%)  route 7.996ns (91.195%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 102.827 - 100.000 ) 
    Source Clock Delay      (SCD):    9.336ns = ( 89.336 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840    83.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456    83.590 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830    87.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    87.521 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.815    89.336    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.524    89.860 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           6.229    96.088    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.124    96.212 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.767    97.979    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X43Y135        LUT6 (Prop_lut6_I0_O)        0.124    98.103 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[9][0]_i_1/O
                         net (fo=1, routed)           0.000    98.103    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[9][0]_i_1_n_0
    SLICE_X43Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.648   102.827    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X43Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[9][0]/C
                         clock pessimism              0.115   102.942    
                         clock uncertainty           -0.302   102.640    
    SLICE_X43Y135        FDRE (Setup_fdre_C_D)        0.032   102.672    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                        102.672    
                         arrival time                         -98.103    
  -------------------------------------------------------------------
                         slack                                  4.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (arrival time - required time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        2.586ns  (logic 0.071ns (2.745%)  route 2.515ns (97.255%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    1.112ns = ( 81.112 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.775    83.653    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG
    SLICE_X37Y137        LUT6 (Prop_lut6_I3_O)        0.045    83.698 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000    83.698    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.030    81.242    
    SLICE_X37Y137        FDRE (Hold_fdre_C_D)         0.091    81.333    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -81.333    
                         arrival time                          83.698    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             5.540ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.415ns  (logic 0.257ns (7.526%)  route 3.158ns (92.474%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.384    86.858    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045    86.903 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1/O
                         net (fo=1, routed)           0.000    86.903    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X32Y136        FDRE (Hold_fdre_C_D)         0.121    81.363    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]
  -------------------------------------------------------------------
                         required time                        -81.363    
                         arrival time                          86.903    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.571ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.417ns  (logic 0.257ns (7.522%)  route 3.160ns (92.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.386    86.860    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.045    86.905 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.000    86.905    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X33Y136        FDRE (Hold_fdre_C_D)         0.092    81.334    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]
  -------------------------------------------------------------------
                         required time                        -81.334    
                         arrival time                          86.905    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.588ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.434ns  (logic 0.257ns (7.484%)  route 3.177ns (92.516%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.403    86.877    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.045    86.922 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[19][0]_i_1/O
                         net (fo=1, routed)           0.000    86.922    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[19][0]_i_1_n_0
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X37Y137        FDRE (Hold_fdre_C_D)         0.092    81.334    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]
  -------------------------------------------------------------------
                         required time                        -81.334    
                         arrival time                          86.922    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.622ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.497ns  (logic 0.257ns (7.350%)  route 3.240ns (92.650%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.466    86.940    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045    86.985 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.000    86.985    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X32Y136        FDRE (Hold_fdre_C_D)         0.121    81.363    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]
  -------------------------------------------------------------------
                         required time                        -81.363    
                         arrival time                          86.985    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.658ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.532ns  (logic 0.257ns (7.277%)  route 3.275ns (92.723%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.501    86.975    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045    87.020 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.000    87.020    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X32Y136        FDRE (Hold_fdre_C_D)         0.120    81.362    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]
  -------------------------------------------------------------------
                         required time                        -81.362    
                         arrival time                          87.020    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.674ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.520ns  (logic 0.257ns (7.301%)  route 3.263ns (92.699%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.489    86.963    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.045    87.008 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000    87.008    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X37Y137        FDRE (Hold_fdre_C_D)         0.092    81.334    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                        -81.334    
                         arrival time                          87.008    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.684ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.559ns  (logic 0.257ns (7.222%)  route 3.302ns (92.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.528    87.002    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045    87.047 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.000    87.047    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X32Y136        FDRE (Hold_fdre_C_D)         0.121    81.363    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                        -81.363    
                         arrival time                          87.047    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.529ns  (logic 0.257ns (7.283%)  route 3.272ns (92.718%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 81.271 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.498    86.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y135        LUT6 (Prop_lut6_I0_O)        0.045    87.017 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000    87.017    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.905    81.271    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/C
                         clock pessimism             -0.030    81.241    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.092    81.333    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                        -81.333    
                         arrival time                          87.017    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.709ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@80.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall@80.000ns)
  Data Path Delay:        3.555ns  (logic 0.257ns (7.230%)  route 3.298ns (92.770%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -2.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 81.272 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 83.488 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     80.000    80.000 f  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    80.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    80.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635    80.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141    81.112 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741    82.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    82.879 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.610    83.488    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X2Y25          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.167    83.655 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.774    86.429    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo
    SLICE_X31Y133        LUT3 (Prop_lut3_I2_O)        0.045    86.474 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.524    86.998    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.045    87.043 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.000    87.043    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    80.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    80.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906    81.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/C
                         clock pessimism             -0.030    81.242    
    SLICE_X33Y136        FDRE (Hold_fdre_C_D)         0.092    81.334    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                        -81.334    
                         arrival time                          87.043    
  -------------------------------------------------------------------
                         slack                                  5.709    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       72.424ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.424ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        7.311ns  (logic 0.668ns (9.137%)  route 6.643ns (90.863%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           5.974     6.492    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X4Y27          LUT2 (Prop_lut2_I0_O)        0.150     6.642 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.668     7.311    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_d[zero1][31]
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)       -0.265    79.735    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                         79.735    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 72.424    

Slack (MET) :             72.863ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        7.168ns  (logic 0.642ns (8.957%)  route 6.526ns (91.043%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           6.526     7.044    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X3Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.168 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_2/O
                         net (fo=1, routed)           0.000     7.168    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[31]
    SLICE_X3Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)        0.031    80.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                 72.863    

Slack (MET) :             72.944ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        7.085ns  (logic 0.642ns (9.062%)  route 6.443ns (90.938%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           6.443     6.961    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X1Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1/O
                         net (fo=1, routed)           0.000     7.085    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.029    80.029    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/bypass_q_reg
  -------------------------------------------------------------------
                         required time                         80.029    
                         arrival time                          -7.085    
  -------------------------------------------------------------------
                         slack                                 72.944    

Slack (MET) :             73.137ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        6.938ns  (logic 0.668ns (9.629%)  route 6.270ns (90.371%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           6.270     6.788    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.150     6.938 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_2/O
                         net (fo=1, routed)           0.000     6.938    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_d[4]
    SLICE_X1Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)        0.075    80.075    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[4]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                 73.137    

Slack (MET) :             73.461ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        6.616ns  (logic 0.642ns (9.703%)  route 5.974ns (90.297%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           5.974     6.492    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi
    SLICE_X4Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.616 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_2/O
                         net (fo=1, routed)           0.000     6.616    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_d[40]
    SLICE_X4Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)        0.077    80.077    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[40]
  -------------------------------------------------------------------
                         required time                         80.077    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                 73.461    

Slack (MET) :             74.999ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.032ns  (logic 0.642ns (12.758%)  route 4.390ns (87.242%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.390     4.908    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.124     5.032 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1/O
                         net (fo=1, routed)           0.000     5.032    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[7]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)        0.031    80.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                 74.999    

Slack (MET) :             75.000ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.031ns  (logic 0.642ns (12.760%)  route 4.389ns (87.240%))
  Logic Levels:           1  (LUT5=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.389     4.907    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.124     5.031 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_0
    SLICE_X3Y26          FDPE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y26          FDPE (Setup_fdpe_C_D)        0.031    80.031    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         80.031    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                 75.000    

Slack (MET) :             75.015ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.060ns  (logic 0.670ns (13.241%)  route 4.390ns (86.759%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.390     4.908    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X3Y26          LUT3 (Prop_lut3_I1_O)        0.152     5.060 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1/O
                         net (fo=1, routed)           0.000     5.060    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[9]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X3Y26          FDCE (Setup_fdce_C_D)        0.075    80.075    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]
  -------------------------------------------------------------------
                         required time                         80.075    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                 75.015    

Slack (MET) :             75.025ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.054ns  (logic 0.642ns (12.702%)  route 4.412ns (87.298%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.412     4.930    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.124     5.054 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1/O
                         net (fo=1, routed)           0.000     5.054    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[14]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.079    80.079    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         80.079    
                         arrival time                          -5.054    
  -------------------------------------------------------------------
                         slack                                 75.025    

Slack (MET) :             75.032ns  (required time - arrival time)
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        5.086ns  (logic 0.674ns (13.252%)  route 4.412ns (86.748%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133                                     0.000     0.000 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          4.412     4.930    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.156     5.086 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.086    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X2Y26          FDCE (Setup_fdce_C_D)        0.118    80.118    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         80.118    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                 75.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       26.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.381ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        22.266ns  (logic 0.456ns (2.048%)  route 21.810ns (97.952%))
  Logic Levels:           0  
  Clock Path Skew:        9.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 168.058 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.065ns = ( 118.935 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.651   118.935    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.456   119.391 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)          21.810   141.200    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[22]
    SLICE_X37Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.477   168.058    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X37Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   168.058    
                         clock uncertainty           -0.410   167.648    
    SLICE_X37Y23         FDCE (Setup_fdce_C_D)       -0.067   167.581    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        167.581    
                         arrival time                        -141.200    
  -------------------------------------------------------------------
                         slack                                 26.381    

Slack (MET) :             26.889ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        21.718ns  (logic 0.456ns (2.100%)  route 21.262ns (97.900%))
  Logic Levels:           0  
  Clock Path Skew:        9.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 168.058 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.064ns = ( 118.936 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.652   118.936    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.456   119.392 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)          21.262   140.654    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[26]
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.477   168.058    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   168.058    
                         clock uncertainty           -0.410   167.648    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)       -0.105   167.543    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        167.543    
                         arrival time                        -140.654    
  -------------------------------------------------------------------
                         slack                                 26.889    

Slack (MET) :             27.060ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        21.391ns  (logic 0.419ns (1.959%)  route 20.972ns (98.041%))
  Logic Levels:           0  
  Clock Path Skew:        9.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.061ns = ( 168.061 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.065ns = ( 118.935 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.651   118.935    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.419   119.354 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)          20.972   140.326    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[19]
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.480   168.061    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   168.061    
                         clock uncertainty           -0.410   167.651    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.265   167.386    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        167.386    
                         arrival time                        -140.326    
  -------------------------------------------------------------------
                         slack                                 27.060    

Slack (MET) :             27.232ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        21.246ns  (logic 0.419ns (1.972%)  route 20.827ns (98.028%))
  Logic Levels:           0  
  Clock Path Skew:        9.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.064ns = ( 118.936 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.652   118.936    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419   119.355 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)          20.827   140.182    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[21]
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   168.059    
                         clock uncertainty           -0.410   167.649    
    SLICE_X36Y27         FDCE (Setup_fdce_C_D)       -0.235   167.414    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        167.414    
                         arrival time                        -140.182    
  -------------------------------------------------------------------
                         slack                                 27.232    

Slack (MET) :             27.526ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        20.923ns  (logic 0.419ns (2.003%)  route 20.504ns (97.997%))
  Logic Levels:           0  
  Clock Path Skew:        9.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.061ns = ( 168.061 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.064ns = ( 118.936 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.652   118.936    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419   119.355 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)          20.504   139.858    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[29]
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.480   168.061    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   168.061    
                         clock uncertainty           -0.410   167.651    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.267   167.384    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        167.384    
                         arrival time                        -139.858    
  -------------------------------------------------------------------
                         slack                                 27.526    

Slack (MET) :             27.795ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        20.687ns  (logic 0.419ns (2.025%)  route 20.268ns (97.975%))
  Logic Levels:           0  
  Clock Path Skew:        9.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.061ns = ( 168.061 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.065ns = ( 118.935 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.651   118.935    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.419   119.354 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)          20.268   139.621    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[31]
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.480   168.061    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   168.061    
                         clock uncertainty           -0.410   167.651    
    SLICE_X40Y28         FDCE (Setup_fdce_C_D)       -0.235   167.416    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        167.416    
                         arrival time                        -139.621    
  -------------------------------------------------------------------
                         slack                                 27.795    

Slack (MET) :             28.409ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        20.055ns  (logic 0.419ns (2.089%)  route 19.636ns (97.911%))
  Logic Levels:           0  
  Clock Path Skew:        9.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.058ns = ( 168.058 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.064ns = ( 118.936 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.652   118.936    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.419   119.355 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)          19.636   138.991    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[27]
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.477   168.058    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   168.058    
                         clock uncertainty           -0.410   167.648    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)       -0.248   167.400    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        167.400    
                         arrival time                        -138.991    
  -------------------------------------------------------------------
                         slack                                 28.409    

Slack (MET) :             28.627ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        20.015ns  (logic 0.518ns (2.588%)  route 19.497ns (97.412%))
  Logic Levels:           0  
  Clock Path Skew:        9.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.056ns = ( 168.056 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.067ns = ( 118.933 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.649   118.933    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X38Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.518   119.451 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)          19.497   138.948    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[10]
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.475   168.056    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   168.056    
                         clock uncertainty           -0.410   167.646    
    SLICE_X39Y24         FDCE (Setup_fdce_C_D)       -0.071   167.575    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        167.575    
                         arrival time                        -138.948    
  -------------------------------------------------------------------
                         slack                                 28.627    

Slack (MET) :             28.670ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.934ns  (logic 0.456ns (2.288%)  route 19.478ns (97.712%))
  Logic Levels:           0  
  Clock Path Skew:        9.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.056ns = ( 168.056 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.065ns = ( 118.935 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.651   118.935    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456   119.391 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)          19.478   138.868    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[30]
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.475   168.056    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   168.056    
                         clock uncertainty           -0.410   167.646    
    SLICE_X39Y24         FDCE (Setup_fdce_C_D)       -0.108   167.538    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        167.538    
                         arrival time                        -138.868    
  -------------------------------------------------------------------
                         slack                                 28.670    

Slack (MET) :             29.154ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_25_SoC_clk_wiz_0_0 rise@120.000ns)
  Data Path Delay:        19.502ns  (logic 0.456ns (2.338%)  route 19.046ns (97.662%))
  Logic Levels:           0  
  Clock Path Skew:        9.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 168.059 - 160.000 ) 
    Source Clock Delay      (SCD):    -1.065ns = ( 118.935 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    H16                                               0.000   120.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   120.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   121.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   122.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   114.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206   117.183    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101   117.284 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.651   118.935    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.456   119.391 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)          19.046   138.436    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[16]
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.478   168.059    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   168.059    
                         clock uncertainty           -0.410   167.649    
    SLICE_X36Y27         FDCE (Setup_fdce_C_D)       -0.059   167.590    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        167.590    
                         arrival time                        -138.436    
  -------------------------------------------------------------------
                         slack                                 29.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.381ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 0.128ns (1.651%)  route 7.625ns (98.349%))
  Logic Levels:           0  
  Clock Path Skew:        4.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.552    -0.680    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.552 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           7.625     7.073    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[17]
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.815     4.267    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000     4.267    
                         clock uncertainty            0.410     4.677    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.016     4.693    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                         -4.693    
                         arrival time                           7.073    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 0.141ns (1.764%)  route 7.850ns (98.236%))
  Logic Levels:           0  
  Clock Path Skew:        4.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.552    -0.680    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X40Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.539 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           7.850     7.312    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[8]
    SLICE_X40Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000     4.263    
                         clock uncertainty            0.410     4.673    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.075     4.748    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                         -4.748    
                         arrival time                           7.312    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.609ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 0.148ns (1.849%)  route 7.855ns (98.151%))
  Logic Levels:           0  
  Clock Path Skew:        4.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.549    -0.683    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X38Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.148    -0.535 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           7.855     7.320    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[13]
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000     4.266    
                         clock uncertainty            0.410     4.676    
    SLICE_X36Y27         FDCE (Hold_fdce_C_D)         0.036     4.712    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         -4.712    
                         arrival time                           7.320    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.632ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 0.141ns (1.751%)  route 7.913ns (98.249%))
  Logic Levels:           0  
  Clock Path Skew:        4.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.537 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           7.913     7.376    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[0]
    SLICE_X35Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.813     4.265    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X35Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000     4.265    
                         clock uncertainty            0.410     4.675    
    SLICE_X35Y26         FDCE (Hold_fdce_C_D)         0.070     4.745    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                         -4.745    
                         arrival time                           7.376    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.671ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.028ns  (logic 0.128ns (1.594%)  route 7.900ns (98.406%))
  Logic Levels:           0  
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.552    -0.680    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.128    -0.552 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           7.900     7.348    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[23]
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     4.264    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000     4.264    
                         clock uncertainty            0.410     4.674    
    SLICE_X39Y23         FDCE (Hold_fdce_C_D)         0.003     4.677    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         -4.677    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.676ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 0.128ns (1.589%)  route 7.926ns (98.411%))
  Logic Levels:           0  
  Clock Path Skew:        4.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.552    -0.680    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X43Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.128    -0.552 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           7.926     7.375    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[7]
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.815     4.267    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000     4.267    
                         clock uncertainty            0.410     4.677    
    SLICE_X40Y28         FDCE (Hold_fdce_C_D)         0.022     4.699    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                         -4.699    
                         arrival time                           7.375    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.691ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 0.141ns (1.734%)  route 7.991ns (98.266%))
  Logic Levels:           0  
  Clock Path Skew:        4.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.554    -0.678    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.537 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           7.991     7.454    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[28]
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X36Y27         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000     4.266    
                         clock uncertainty            0.410     4.676    
    SLICE_X36Y27         FDCE (Hold_fdce_C_D)         0.088     4.764    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                           7.454    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.720ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.141ns  (logic 0.141ns (1.732%)  route 8.000ns (98.268%))
  Logic Levels:           0  
  Clock Path Skew:        4.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.551    -0.681    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.540 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           8.000     7.460    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[24]
    SLICE_X37Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.812     4.264    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X37Y23         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000     4.264    
                         clock uncertainty            0.410     4.674    
    SLICE_X37Y23         FDCE (Hold_fdce_C_D)         0.066     4.740    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                         -4.740    
                         arrival time                           7.460    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.724ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 0.148ns (1.829%)  route 7.942ns (98.171%))
  Logic Levels:           0  
  Clock Path Skew:        4.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.270ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.549    -0.683    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X38Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.148    -0.535 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           7.942     7.408    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[11]
    SLICE_X39Y31         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.818     4.270    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y31         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000     4.270    
                         clock uncertainty            0.410     4.680    
    SLICE_X39Y31         FDCE (Hold_fdce_C_D)         0.004     4.684    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           7.408    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.735ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.164ns (2.010%)  route 7.996ns (97.990%))
  Logic Levels:           0  
  Clock Path Skew:        4.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.549    -0.683    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X38Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164    -0.519 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           7.996     7.477    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/D[4]
    SLICE_X40Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X40Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000     4.263    
                         clock uncertainty            0.410     4.673    
    SLICE_X40Y24         FDCE (Hold_fdce_C_D)         0.070     4.743    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                         -4.743    
                         arrival time                           7.477    
  -------------------------------------------------------------------
                         slack                                  2.735    





---------------------------------------------------------------------------------------------------
From Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       27.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.006ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.456ns (28.039%)  route 1.170ns (71.961%))
  Logic Levels:           0  
  Clock Path Skew:        -10.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.684ns = ( 38.316 - 40.000 ) 
    Source Clock Delay      (SCD):    9.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.648     9.169    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X39Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.456     9.625 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           1.170    10.795    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[29]
    SLICE_X39Y30         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.484    38.316    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X39Y30         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000    38.316    
                         clock uncertainty           -0.410    37.905    
    SLICE_X39Y30         FDCE (Setup_fdce_C_D)       -0.105    37.800    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                         37.800    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                 27.006    

Slack (MET) :             27.126ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.518ns (31.324%)  route 1.136ns (68.676%))
  Logic Levels:           0  
  Clock Path Skew:        -10.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 38.387 - 40.000 ) 
    Source Clock Delay      (SCD):    9.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.648     9.169    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.518     9.687 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           1.136    10.822    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[23]
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.555    38.387    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000    38.387    
                         clock uncertainty           -0.410    37.976    
    SLICE_X26Y25         FDCE (Setup_fdce_C_D)       -0.028    37.948    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                         37.948    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                 27.126    

Slack (MET) :             27.227ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.419ns (34.142%)  route 0.808ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        -10.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 38.310 - 40.000 ) 
    Source Clock Delay      (SCD):    9.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.645     9.166    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X41Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.419     9.585 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.808    10.393    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[2]
    SLICE_X39Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.478    38.310    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X39Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000    38.310    
                         clock uncertainty           -0.410    37.899    
    SLICE_X39Y25         FDCE (Setup_fdce_C_D)       -0.280    37.619    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                         37.619    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                 27.227    

Slack (MET) :             27.238ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.518ns (34.992%)  route 0.962ns (65.008%))
  Logic Levels:           0  
  Clock Path Skew:        -10.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 38.388 - 40.000 ) 
    Source Clock Delay      (SCD):    9.179ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.658     9.179    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X36Y33         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.518     9.697 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.962    10.659    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[15]
    SLICE_X28Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.556    38.388    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X28Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000    38.388    
                         clock uncertainty           -0.410    37.977    
    SLICE_X28Y26         FDCE (Setup_fdce_C_D)       -0.081    37.896    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                         37.896    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                 27.238    

Slack (MET) :             27.264ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 0.456ns (32.336%)  route 0.954ns (67.664%))
  Logic Levels:           0  
  Clock Path Skew:        -10.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 38.387 - 40.000 ) 
    Source Clock Delay      (SCD):    9.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.724     9.245    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X29Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.456     9.701 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.954    10.655    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[25]
    SLICE_X27Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.555    38.387    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X27Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000    38.387    
                         clock uncertainty           -0.410    37.976    
    SLICE_X27Y25         FDCE (Setup_fdce_C_D)       -0.058    37.918    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                         37.918    
                         arrival time                         -10.655    
  -------------------------------------------------------------------
                         slack                                 27.264    

Slack (MET) :             27.280ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.419ns (33.315%)  route 0.839ns (66.685%))
  Logic Levels:           0  
  Clock Path Skew:        -10.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns = ( 38.315 - 40.000 ) 
    Source Clock Delay      (SCD):    9.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.645     9.166    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X41Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.419     9.585 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.839    10.423    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[8]
    SLICE_X32Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.483    38.315    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X32Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000    38.315    
                         clock uncertainty           -0.410    37.904    
    SLICE_X32Y28         FDCE (Setup_fdce_C_D)       -0.201    37.703    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                         37.703    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 27.280    

Slack (MET) :             27.281ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.456ns (31.962%)  route 0.971ns (68.038%))
  Logic Levels:           0  
  Clock Path Skew:        -10.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.685ns = ( 38.315 - 40.000 ) 
    Source Clock Delay      (SCD):    9.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.645     9.166    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X41Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456     9.622 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.971    10.592    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[18]
    SLICE_X36Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.483    38.315    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X36Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000    38.315    
                         clock uncertainty           -0.410    37.904    
    SLICE_X36Y21         FDCE (Setup_fdce_C_D)       -0.031    37.873    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                         37.873    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 27.281    

Slack (MET) :             27.293ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.518ns (35.885%)  route 0.925ns (64.115%))
  Logic Levels:           0  
  Clock Path Skew:        -10.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 38.388 - 40.000 ) 
    Source Clock Delay      (SCD):    9.174ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.653     9.174    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X32Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.518     9.692 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.925    10.617    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[12]
    SLICE_X28Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.556    38.388    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X28Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000    38.388    
                         clock uncertainty           -0.410    37.977    
    SLICE_X28Y26         FDCE (Setup_fdce_C_D)       -0.067    37.910    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                         37.910    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 27.293    

Slack (MET) :             27.300ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.456ns (32.777%)  route 0.935ns (67.223%))
  Logic Levels:           0  
  Clock Path Skew:        -10.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 38.312 - 40.000 ) 
    Source Clock Delay      (SCD):    9.166ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.645     9.166    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X41Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.456     9.622 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.935    10.557    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[13]
    SLICE_X32Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.480    38.312    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X32Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000    38.312    
                         clock uncertainty           -0.410    37.901    
    SLICE_X32Y26         FDCE (Setup_fdce_C_D)       -0.045    37.856    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                         37.856    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 27.300    

Slack (MET) :             27.301ns  (required time - arrival time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.478ns (37.546%)  route 0.795ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        -10.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns = ( 38.388 - 40.000 ) 
    Source Clock Delay      (SCD):    9.169ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.840     3.134    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.456     3.590 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.830     7.420    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.521 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.648     9.169    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.478     9.647 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.795    10.442    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[6]
    SLICE_X29Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.556    38.388    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X29Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000    38.388    
                         clock uncertainty           -0.410    37.977    
    SLICE_X29Y26         FDCE (Setup_fdce_C_D)       -0.235    37.742    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                         37.742    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                 27.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -4.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.576     3.454    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X25Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDCE (Prop_fdce_C_Q)         0.141     3.595 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.101     3.696    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[27]
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.843    -0.897    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.410    -0.487    
    SLICE_X26Y25         FDCE (Hold_fdce_C_D)         0.053    -0.434    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           3.696    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.149ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.704%)  route 0.130ns (44.296%))
  Logic Levels:           0  
  Clock Path Skew:        -4.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.553     3.431    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y31         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     3.595 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.130     3.726    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[10]
    SLICE_X36Y32         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.821    -0.919    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X36Y32         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000    -0.919    
                         clock uncertainty            0.410    -0.509    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.085    -0.424    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.155ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        -4.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.549     3.427    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X32Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDCE (Prop_fdce_C_Q)         0.164     3.591 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.112     3.703    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[3]
    SLICE_X32Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.815    -0.925    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X32Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000    -0.925    
                         clock uncertainty            0.410    -0.515    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.063    -0.452    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.158ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.553     3.431    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X32Y29         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDCE (Prop_fdce_C_Q)         0.164     3.595 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.110     3.705    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_1[5]
    SLICE_X32Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.818    -0.922    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X32Y28         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.410    -0.512    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.059    -0.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  4.158    

Slack (MET) :             4.166ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.768%)  route 0.160ns (53.232%))
  Logic Levels:           0  
  Clock Path Skew:        -4.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.576     3.454    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X25Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDCE (Prop_fdce_C_Q)         0.141     3.595 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.160     3.756    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[0]
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.843    -0.897    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X26Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.410    -0.487    
    SLICE_X26Y25         FDCE (Hold_fdce_C_D)         0.076    -0.411    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           3.756    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.187ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        -4.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.575     3.453    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X29Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDCE (Prop_fdce_C_Q)         0.141     3.594 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.172     3.766    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[1]
    SLICE_X29Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.843    -0.897    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X29Y26         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000    -0.897    
                         clock uncertainty            0.410    -0.487    
    SLICE_X29Y26         FDCE (Hold_fdce_C_D)         0.066    -0.421    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.198ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.342%)  route 0.182ns (52.658%))
  Logic Levels:           0  
  Clock Path Skew:        -4.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.553     3.431    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y31         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164     3.595 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.182     3.778    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[9]
    SLICE_X36Y32         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.821    -0.919    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X36Y32         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000    -0.919    
                         clock uncertainty            0.410    -0.509    
    SLICE_X36Y32         FDCE (Hold_fdce_C_D)         0.088    -0.421    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  4.198    

Slack (MET) :             4.213ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.470%)  route 0.199ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        -4.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.552     3.430    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X33Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDCE (Prop_fdce_C_Q)         0.141     3.571 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.199     3.770    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X35Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.817    -0.923    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/aclk
    SLICE_X35Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.410    -0.513    
    SLICE_X35Y22         FDCE (Hold_fdce_C_D)         0.070    -0.443    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  4.213    

Slack (MET) :             4.216ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.004%)  route 0.200ns (54.996%))
  Logic Levels:           0  
  Clock Path Skew:        -4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.555     3.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X36Y33         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.164     3.597 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.200     3.798    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[17]
    SLICE_X36Y35         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X36Y35         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.410    -0.506    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.087    -0.419    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           3.798    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.216ns  (arrival time - required time)
  Source:                 SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.128%)  route 0.199ns (54.872%))
  Logic Levels:           0  
  Clock Path Skew:        -4.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    3.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.635     0.971    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.741     2.853    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.879 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.555     3.433    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X36Y33         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.164     3.597 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.199     3.797    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_1[28]
    SLICE_X36Y35         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.824    -0.916    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/aclk
    SLICE_X36Y35         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.410    -0.506    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.086    -0.420    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  4.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.146ns  (logic 1.781ns (24.921%)  route 5.365ns (75.079%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.353 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          2.083    26.251    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.522    38.353    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
                         clock pessimism              0.249    38.602    
                         clock uncertainty           -0.210    38.392    
    SLICE_X27Y52         FDRE (Setup_fdre_C_CE)      -0.409    37.983    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.732ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.146ns  (logic 1.781ns (24.921%)  route 5.365ns (75.079%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.353 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          2.083    26.251    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.522    38.353    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/C
                         clock pessimism              0.249    38.602    
                         clock uncertainty           -0.210    38.392    
    SLICE_X27Y52         FDRE (Setup_fdre_C_CE)      -0.409    37.983    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]
  -------------------------------------------------------------------
                         required time                         37.983    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                 11.732    

Slack (MET) :             11.799ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.518ns  (logic 1.755ns (23.344%)  route 5.763ns (76.656%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.353 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.895    26.296    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X27Y52         LUT6 (Prop_lut6_I3_O)        0.326    26.622 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[54]_i_1/O
                         net (fo=1, routed)           0.000    26.622    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[54]
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.522    38.353    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]/C
                         clock pessimism              0.249    38.602    
                         clock uncertainty           -0.210    38.392    
    SLICE_X27Y52         FDRE (Setup_fdre_C_D)        0.029    38.421    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[54]
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -26.622    
  -------------------------------------------------------------------
                         slack                                 11.799    

Slack (MET) :             11.802ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.517ns  (logic 1.755ns (23.347%)  route 5.762ns (76.653%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 38.353 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.894    26.295    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X27Y52         LUT6 (Prop_lut6_I3_O)        0.326    26.621 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[66]_i_1/O
                         net (fo=1, routed)           0.000    26.621    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[66]
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.522    38.353    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X27Y52         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]/C
                         clock pessimism              0.249    38.602    
                         clock uncertainty           -0.210    38.392    
    SLICE_X27Y52         FDRE (Setup_fdre_C_D)        0.031    38.423    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[66]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                         -26.621    
  -------------------------------------------------------------------
                         slack                                 11.802    

Slack (MET) :             12.091ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.846ns  (logic 1.781ns (26.014%)  route 5.065ns (73.986%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.783    25.950    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X21Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X21Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X21Y49         FDRE (Setup_fdre_C_CE)      -0.409    38.041    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         38.041    
                         arrival time                         -25.950    
  -------------------------------------------------------------------
                         slack                                 12.091    

Slack (MET) :             12.092ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.332ns  (logic 1.755ns (23.937%)  route 5.577ns (76.063%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.709    26.110    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.326    26.436 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[67]_i_1/O
                         net (fo=1, routed)           0.000    26.436    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[67]
    SLICE_X20Y48         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X20Y48         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)        0.077    38.527    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[67]
  -------------------------------------------------------------------
                         required time                         38.527    
                         arrival time                         -26.436    
  -------------------------------------------------------------------
                         slack                                 12.092    

Slack (MET) :             12.106ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.322ns  (logic 1.755ns (23.970%)  route 5.567ns (76.030%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          3.699    26.100    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.326    26.426 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[68]_i_1/O
                         net (fo=1, routed)           0.000    26.426    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[68]
    SLICE_X20Y48         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.580    38.412    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X20Y48         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[68]/C
                         clock pessimism              0.249    38.660    
                         clock uncertainty           -0.210    38.450    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)        0.081    38.531    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[68]
  -------------------------------------------------------------------
                         required time                         38.531    
                         arrival time                         -26.426    
  -------------------------------------------------------------------
                         slack                                 12.106    

Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.785ns  (logic 1.781ns (26.250%)  route 5.004ns (73.750%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.721    25.889    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X16Y41         FDRE (Setup_fdre_C_CE)      -0.373    38.076    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                 12.188    

Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.785ns  (logic 1.781ns (26.250%)  route 5.004ns (73.750%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.721    25.889    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X16Y41         FDRE (Setup_fdre_C_CE)      -0.373    38.076    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                 12.188    

Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_50_SoC_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.785ns  (logic 1.781ns (26.250%)  route 5.004ns (73.750%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns = ( 38.411 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 19.104 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    14.977 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    17.183    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    17.284 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.820    19.104    SoC_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277    20.381 r  SoC_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=4, routed)           1.868    22.249    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X9Y49          LUT3 (Prop_lut3_I0_O)        0.152    22.401 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=86, routed)          1.414    23.815    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X10Y44         LUT4 (Prop_lut4_I1_O)        0.352    24.167 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[73]_i_1/O
                         net (fo=72, routed)          1.721    25.889    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.579    38.411    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]/C
                         clock pessimism              0.249    38.659    
                         clock uncertainty           -0.210    38.449    
    SLICE_X16Y41         FDRE (Setup_fdre_C_CE)      -0.373    38.076    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[52]
  -------------------------------------------------------------------
                         required time                         38.076    
                         arrival time                         -25.889    
  -------------------------------------------------------------------
                         slack                                 12.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.343ns (42.945%)  route 0.456ns (57.055%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X5Y45          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.386    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045    -0.341 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.199    -0.142    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.046    -0.096 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0/O
                         net (fo=3, routed)           0.177     0.081    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X1Y44          LUT6 (Prop_lut6_I4_O)        0.111     0.192 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.192    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.210    -0.068    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.092     0.024    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.075%)  route 0.614ns (78.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.561    -0.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X42Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.507 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.614     0.108    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.drr_Overrun_int_cdc_from_spi_int_2_reg_0
    SLICE_X36Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.828    -0.912    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi4_aclk
    SLICE_X36Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC/C
                         clock pessimism              0.567    -0.345    
                         clock uncertainty            0.210    -0.135    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.060    -0.075    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.DRR_OVERRUN_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.209ns (24.548%)  route 0.642ns (75.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X12Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.642     0.171    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X16Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.216 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[23]_i_1/O
                         net (fo=1, routed)           0.000     0.216    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[23]
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X16Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.120     0.021    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.488%)  route 0.644ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X12Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.644     0.173    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X18Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[40]_i_1/O
                         net (fo=1, routed)           0.000     0.218    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[40]
    SLICE_X18Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X18Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121     0.022    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.164ns (20.668%)  route 0.630ns (79.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.561    -0.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X42Y8          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.507 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.630     0.123    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.spiXfer_done_cdc_from_spi_int_2_reg_0
    SLICE_X42Y10         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.827    -0.913    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi4_aclk
    SLICE_X42Y10         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC/C
                         clock pessimism              0.567    -0.346    
                         clock uncertainty            0.210    -0.136    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.053    -0.083    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.209ns (24.196%)  route 0.655ns (75.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.597    -0.635    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X8Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=5, routed)           0.655     0.184    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_1
    SLICE_X8Y44          LUT6 (Prop_lut6_I1_O)        0.045     0.229 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.229    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[0]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.865    -0.875    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X8Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.121     0.023    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.141ns (17.257%)  route 0.676ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.563    -0.669    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X35Y8          FDSE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDSE (Prop_fdse_C_Q)         0.141    -0.528 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=7, routed)           0.676     0.149    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/empty
    SLICE_X42Y10         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.827    -0.913    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi4_aclk
    SLICE_X42Y10         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC/C
                         clock pessimism              0.567    -0.346    
                         clock uncertainty            0.210    -0.136    
    SLICE_X42Y10         FDRE (Hold_fdre_C_D)         0.064    -0.072    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.TX_EMPT_4_SPISR_S2AX_1_CDC
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.629%)  route 0.675ns (76.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X12Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.675     0.204    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X18Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.249 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[45]_i_1/O
                         net (fo=1, routed)           0.000     0.249    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[45]
    SLICE_X18Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.864    -0.876    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X18Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                         clock pessimism              0.567    -0.309    
                         clock uncertainty            0.210    -0.099    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.121     0.022    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.209ns (23.180%)  route 0.693ns (76.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X12Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg/Q
                         net (fo=77, routed)          0.693     0.221    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[60]_i_1/O
                         net (fo=1, routed)           0.000     0.266    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/p_0_in[60]
    SLICE_X14Y45         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.865    -0.875    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X14Y45         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.121     0.023    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.343ns (38.771%)  route 0.542ns (61.229%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.625    -0.607    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/aclk
    SLICE_X5Y45          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.386    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/repeat_cnt_reg[3]
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045    -0.341 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.199    -0.142    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0_i_1_n_0
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.046    -0.096 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/s_axi_bvalid_INST_0/O
                         net (fo=3, routed)           0.263     0.167    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/m_axi_bvalid
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.111     0.278 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.278    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state[2]_i_1_n_0
    SLICE_X1Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.210    -0.068    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.092     0.024    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.171ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.635ns (11.841%)  route 4.728ns (88.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.868     4.483    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.517    18.348    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]/C
                         clock pessimism              0.249    18.597    
                         clock uncertainty           -0.210    18.387    
    SLICE_X26Y62         FDRE (Setup_fdre_C_R)       -0.732    17.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                 13.171    

Slack (MET) :             13.171ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.635ns (11.841%)  route 4.728ns (88.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.868     4.483    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.517    18.348    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[1]/C
                         clock pessimism              0.249    18.597    
                         clock uncertainty           -0.210    18.387    
    SLICE_X26Y62         FDRE (Setup_fdre_C_R)       -0.732    17.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                 13.171    

Slack (MET) :             13.171ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 0.635ns (11.841%)  route 4.728ns (88.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.652ns = ( 18.348 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.868     4.483    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.517    18.348    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y62         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[3]/C
                         clock pessimism              0.249    18.597    
                         clock uncertainty           -0.210    18.387    
    SLICE_X26Y62         FDRE (Setup_fdre_C_R)       -0.732    17.655    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AQOS_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                 13.171    

Slack (MET) :             13.315ns  (required time - arrival time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.098ns  (logic 0.952ns (15.611%)  route 5.146ns (84.389%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 18.413 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.833    -0.883    SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y35          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.grant_rnw_reg/Q
                         net (fo=33, routed)          1.392     0.965    SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y29          LUT6 (Prop_lut6_I4_O)        0.124     1.089 f  SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[7]_INST_0_i_1/O
                         net (fo=11, routed)          1.462     2.551    SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[7]_INST_0_i_1_n_0
    SLICE_X17Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.675 r  SoC_i/northbridge/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=3, routed)           1.034     3.709    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X10Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.833 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           1.258     5.091    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.124     5.215 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.000     5.215    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0_n_0
    SLICE_X8Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.581    18.413    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tready_hold_reg_1
    SLICE_X8Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.249    18.661    
                         clock uncertainty           -0.210    18.451    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)        0.079    18.530    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                 13.315    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[19]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[22]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[23]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[27]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.635ns (13.425%)  route 4.095ns (86.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 18.405 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 f  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         3.235     3.851    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/SR[0]
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.573    18.405    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism              0.249    18.653    
                         clock uncertainty           -0.210    18.443    
    SLICE_X27Y47         FDRE (Setup_fdre_C_R)       -0.637    17.806    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         17.806    
                         arrival time                          -3.851    
  -------------------------------------------------------------------
                         slack                                 13.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.146%)  route 0.541ns (80.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.590    -0.642    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X29Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.514 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[46]/Q
                         net (fo=1, routed)           0.541     0.027    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[16]
    SLICE_X27Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/C
                         clock pessimism              0.567    -0.314    
                         clock uncertainty            0.210    -0.104    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.005    -0.099    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.141ns (19.301%)  route 0.590ns (80.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.590    -0.642    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X29Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[35]/Q
                         net (fo=1, routed)           0.590     0.089    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[5]
    SLICE_X27Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.859    -0.881    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism              0.567    -0.314    
                         clock uncertainty            0.210    -0.104    
    SLICE_X27Y45         FDRE (Hold_fdre_C_D)         0.055    -0.049    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.254ns (31.630%)  route 0.549ns (68.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X8Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg/Q
                         net (fo=6, routed)           0.229    -0.242    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.045    -0.197 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.320     0.123    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.045     0.168 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.000     0.168    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X8Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.866    -0.874    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X8Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.121     0.024    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.207ns (30.794%)  route 0.465ns (69.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.346    -0.098    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X2Y47          LUT4 (Prop_lut4_I2_O)        0.043    -0.055 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_i_1/O
                         net (fo=1, routed)           0.119     0.065    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_33
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/C
                         clock pessimism              0.567    -0.277    
                         clock uncertainty            0.210    -0.067    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)        -0.013    -0.080    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.183ns (22.767%)  route 0.621ns (77.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X13Y44         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[21]/Q
                         net (fo=26, routed)          0.621     0.126    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arsize[2]
    SLICE_X15Y47         LUT2 (Prop_lut2_I0_O)        0.042     0.168 r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.168    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step[9]
    SLICE_X15Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.866    -0.874    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X15Y47         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.107     0.010    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.141ns (17.984%)  route 0.643ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.596    -0.636    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X13Y46         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[45]/Q
                         net (fo=1, routed)           0.643     0.149    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[15]
    SLICE_X12Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.865    -0.875    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X12Y45         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/C
                         clock pessimism              0.567    -0.308    
                         clock uncertainty            0.210    -0.098    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.087    -0.011    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.057%)  route 0.599ns (80.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.590    -0.642    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X27Y41         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/Q
                         net (fo=3, routed)           0.599     0.098    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_arburst[1]
    SLICE_X27Y50         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.844    -0.896    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y50         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[1]/C
                         clock pessimism              0.567    -0.329    
                         clock uncertainty            0.210    -0.119    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.057    -0.062    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ABURST_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.062    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.677%)  route 0.634ns (77.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X1Y44          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.466 f  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.634     0.169    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg_n_0_[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.045     0.214 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3/O
                         net (fo=1, routed)           0.000     0.214    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1__3_n_0
    SLICE_X6Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X6Y47          FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.567    -0.278    
                         clock uncertainty            0.210    -0.068    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121     0.053    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.148ns (20.720%)  route 0.566ns (79.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.597    -0.635    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X14Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.487 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[50]/Q
                         net (fo=1, routed)           0.566     0.080    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[20]
    SLICE_X18Y49         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.866    -0.874    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X18Y49         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.010    -0.087    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_SoC_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.148ns (20.646%)  route 0.569ns (79.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.597    -0.635    SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X14Y49         FDRE                                         r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.487 r  SoC_i/northbridge/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[48]/Q
                         net (fo=1, routed)           0.569     0.082    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[18]
    SLICE_X17Y49         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.866    -0.874    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X17Y49         FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              0.567    -0.307    
                         clock uncertainty            0.210    -0.097    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.012    -0.085    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       13.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        11.165ns  (logic 0.580ns (5.195%)  route 10.585ns (94.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 168.221 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.855   154.304    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X4Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.640   168.221    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X4Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]/C
                         clock pessimism              0.115   168.336    
                         clock uncertainty           -0.302   168.034    
    SLICE_X4Y23          FDCE (Recov_fdce_C_CLR)     -0.319   167.715    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[0]
  -------------------------------------------------------------------
                         required time                        167.715    
                         arrival time                        -154.304    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        11.165ns  (logic 0.580ns (5.195%)  route 10.585ns (94.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.221ns = ( 168.221 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.855   154.304    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X4Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.640   168.221    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X4Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]/C
                         clock pessimism              0.115   168.336    
                         clock uncertainty           -0.302   168.034    
    SLICE_X4Y23          FDCE (Recov_fdce_C_CLR)     -0.319   167.715    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/dr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        167.715    
                         arrival time                        -154.304    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.562ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][2]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.971ns  (logic 0.580ns (5.287%)  route 10.391ns (94.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 168.220 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.661   154.110    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X2Y24          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.639   168.220    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y24          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][2]/C
                         clock pessimism              0.115   168.335    
                         clock uncertainty           -0.302   168.033    
    SLICE_X2Y24          FDCE (Recov_fdce_C_CLR)     -0.361   167.672    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][2]
  -------------------------------------------------------------------
                         required time                        167.672    
                         arrival time                        -154.110    
  -------------------------------------------------------------------
                         slack                                 13.562    

Slack (MET) :             13.604ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][1]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.971ns  (logic 0.580ns (5.287%)  route 10.391ns (94.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.220ns = ( 168.220 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.661   154.110    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X2Y24          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.639   168.220    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y24          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][1]/C
                         clock pessimism              0.115   168.335    
                         clock uncertainty           -0.302   168.033    
    SLICE_X2Y24          FDCE (Recov_fdce_C_CLR)     -0.319   167.714    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][1]
  -------------------------------------------------------------------
                         required time                        167.714    
                         arrival time                        -154.110    
  -------------------------------------------------------------------
                         slack                                 13.604    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][0]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.833ns  (logic 0.580ns (5.354%)  route 10.253ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.222ns = ( 168.222 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.523   153.972    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X3Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.641   168.222    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][0]/C
                         clock pessimism              0.115   168.337    
                         clock uncertainty           -0.302   168.035    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405   167.630    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[version][0]
  -------------------------------------------------------------------
                         required time                        167.630    
                         arrival time                        -153.972    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][28]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.833ns  (logic 0.580ns (5.354%)  route 10.253ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.222ns = ( 168.222 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.523   153.972    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X3Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.641   168.222    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][28]/C
                         clock pessimism              0.115   168.337    
                         clock uncertainty           -0.302   168.035    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405   167.630    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][28]
  -------------------------------------------------------------------
                         required time                        167.630    
                         arrival time                        -153.972    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][29]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.833ns  (logic 0.580ns (5.354%)  route 10.253ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.222ns = ( 168.222 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.523   153.972    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X3Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.641   168.222    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][29]/C
                         clock pessimism              0.115   168.337    
                         clock uncertainty           -0.302   168.035    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405   167.630    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][29]
  -------------------------------------------------------------------
                         required time                        167.630    
                         arrival time                        -153.972    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][30]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.833ns  (logic 0.580ns (5.354%)  route 10.253ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.222ns = ( 168.222 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.523   153.972    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X3Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.641   168.222    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][30]/C
                         clock pessimism              0.115   168.337    
                         clock uncertainty           -0.302   168.035    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405   167.630    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][30]
  -------------------------------------------------------------------
                         required time                        167.630    
                         arrival time                        -153.972    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.658ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.833ns  (logic 0.580ns (5.354%)  route 10.253ns (94.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.222ns = ( 168.222 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.523   153.972    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X3Y23          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.641   168.222    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y23          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.115   168.337    
                         clock uncertainty           -0.302   168.035    
    SLICE_X3Y23          FDCE (Recov_fdce_C_CLR)     -0.405   167.630    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                        167.630    
                         arrival time                        -153.972    
  -------------------------------------------------------------------
                         slack                                 13.658    

Slack (MET) :             13.694ns  (required time - arrival time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][7]/CLR
                            (recovery check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@160.000ns - clk_fpga_0 rise@140.000ns)
  Data Path Delay:        10.798ns  (logic 0.580ns (5.371%)  route 10.218ns (94.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.223ns = ( 168.223 - 160.000 ) 
    Source Clock Delay      (SCD):    3.139ns = ( 143.139 - 140.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    140.000   140.000 r  
    PS7_X0Y0             PS7                          0.000   140.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   141.193    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   141.294 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.845   143.139    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.456   143.595 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          4.730   148.325    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.124   148.449 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         5.489   153.937    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n_0
    SLICE_X1Y22          FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.649   162.828    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.367   163.195 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           3.295   166.490    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   166.581 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         1.642   168.223    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X1Y22          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][7]/C
                         clock pessimism              0.115   168.338    
                         clock uncertainty           -0.302   168.036    
    SLICE_X1Y22          FDCE (Recov_fdce_C_CLR)     -0.405   167.631    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q_reg[abits][7]
  -------------------------------------------------------------------
                         required time                        167.631    
                         arrival time                        -153.937    
  -------------------------------------------------------------------
                         slack                                 13.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.186ns (4.860%)  route 3.641ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.541     4.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X39Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     4.140    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.186ns (4.860%)  route 3.641ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.541     4.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X39Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     4.140    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.186ns (4.860%)  route 3.641ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.541     4.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X39Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     4.140    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.186ns (4.860%)  route 3.641ns (95.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.541     4.804    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]_0
    SLICE_X39Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck
    SLICE_X39Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X39Y24         FDCE (Remov_fdce_C_CLR)     -0.092     4.140    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.804    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[5]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.186ns (4.818%)  route 3.675ns (95.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.575     4.838    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X44Y24         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X44Y24         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[5]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X44Y24         FDCE (Remov_fdce_C_CLR)     -0.092     4.140    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/data_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           4.838    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.186ns (4.789%)  route 3.698ns (95.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.598     4.861    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X37Y22         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X37Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                         clock pessimism             -0.030     4.235    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     4.143    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.186ns (4.789%)  route 3.698ns (95.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.598     4.861    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X37Y22         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X37Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                         clock pessimism             -0.030     4.235    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     4.143    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.186ns (4.789%)  route 3.698ns (95.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.598     4.861    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X37Y22         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.814     4.266    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X37Y22         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                         clock pessimism             -0.030     4.235    
    SLICE_X37Y22         FDCE (Remov_fdce_C_CLR)     -0.092     4.143    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.861    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.186ns (4.751%)  route 3.729ns (95.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.629     4.892    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap_n_0
    SLICE_X36Y25         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.811     4.263    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/jtag_tck
    SLICE_X36Y25         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]/C
                         clock pessimism             -0.030     4.232    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.067     4.165    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/address_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.165    
                         arrival time                           4.892    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/CLR
                            (removal check against rising-edge clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.186ns (4.726%)  route 3.750ns (95.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.641     0.977    SoC_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X33Y147        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y147        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  SoC_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          2.100     3.218    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_trst_n
    SLICE_X27Y78         LUT1 (Prop_lut1_I0_O)        0.045     3.263 f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_3/O
                         net (fo=258, routed)         1.650     4.913    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]_0
    SLICE_X38Y21         FDCE                                         f  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.815     4.267    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck
    SLICE_X38Y21         FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                         clock pessimism             -0.030     4.236    
    SLICE_X38Y21         FDCE (Remov_fdce_C_CLR)     -0.067     4.169    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.809ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][14]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.333ns  (logic 0.674ns (5.055%)  route 12.659ns (94.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.650    12.453    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X80Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X80Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][14]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X80Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][0][14]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                 25.809    

Slack (MET) :             25.809ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.333ns  (logic 0.674ns (5.055%)  route 12.659ns (94.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.650    12.453    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X80Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X80Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X80Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_input_pipeline[0].inp_pipe_operands_q_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                 25.809    

Slack (MET) :             25.814ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][10]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 0.674ns (5.057%)  route 12.654ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.646    12.449    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X81Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][10]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][10]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                 25.814    

Slack (MET) :             25.814ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][12]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 0.674ns (5.057%)  route 12.654ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.646    12.449    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X81Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][12]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][12]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                 25.814    

Slack (MET) :             25.814ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 0.674ns (5.057%)  route 12.654ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.646    12.449    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X81Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][18]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][18]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                 25.814    

Slack (MET) :             25.814ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][20]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.328ns  (logic 0.674ns (5.057%)  route 12.654ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 38.536 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.646    12.449    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_valid_q_reg[1]_7
    SLICE_X81Y122        FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.705    38.536    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y122        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][20]/C
                         clock pessimism              0.452    38.989    
                         clock uncertainty           -0.090    38.899    
    SLICE_X81Y122        FDCE (Recov_fdce_C_CLR)     -0.636    38.263    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][20]
  -------------------------------------------------------------------
                         required time                         38.263    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                 25.814    

Slack (MET) :             25.854ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.428ns  (logic 0.674ns (5.019%)  route 12.754ns (94.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.746    12.549    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_rnd_mode_q_reg[1][2]_0
    SLICE_X110Y126       FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.845    38.676    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X110Y126       FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]/C
                         clock pessimism              0.452    39.129    
                         clock uncertainty           -0.090    39.039    
    SLICE_X110Y126       FDCE (Recov_fdce_C_CLR)     -0.636    38.403    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][158]
  -------------------------------------------------------------------
                         required time                         38.403    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                 25.854    

Slack (MET) :             25.942ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.343ns  (logic 0.674ns (5.051%)  route 12.669ns (94.949%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.661    12.464    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_rnd_mode_q_reg[1][2]_0
    SLICE_X110Y121       FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.848    38.679    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X110Y121       FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]/C
                         clock pessimism              0.452    39.132    
                         clock uncertainty           -0.090    39.042    
    SLICE_X110Y121       FDCE (Recov_fdce_C_CLR)     -0.636    38.406    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][137]
  -------------------------------------------------------------------
                         required time                         38.406    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                 25.942    

Slack (MET) :             26.081ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.205ns  (logic 0.674ns (5.104%)  route 12.531ns (94.896%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 38.680 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.523    12.326    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_rnd_mode_q_reg[1][2]_0
    SLICE_X110Y120       FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.849    38.680    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X110Y120       FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]/C
                         clock pessimism              0.452    39.133    
                         clock uncertainty           -0.090    39.043    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.636    38.407    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][133]
  -------------------------------------------------------------------
                         required time                         38.407    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 26.081    

Slack (MET) :             26.083ns  (required time - arrival time)
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]/CLR
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_SoC_clk_wiz_0_0 rise@40.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.197ns  (logic 0.674ns (5.107%)  route 12.523ns (94.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          4.008     3.647    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/aresetn
    SLICE_X50Y40         LUT1 (Prop_lut1_I0_O)        0.156     3.803 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/gen_cache_wt.i_cache_subsystem/i_cva6_icache/i_/O
                         net (fo=15335, routed)       8.515    12.318    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_rnd_mode_q_reg[1][2]_0
    SLICE_X106Y122       FDCE                                         f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    40.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    36.740    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    36.831 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.843    38.674    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X106Y122       FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]/C
                         clock pessimism              0.452    39.127    
                         clock uncertainty           -0.090    39.037    
    SLICE_X106Y122       FDCE (Recov_fdce_C_CLR)     -0.636    38.401    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[1].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][142]
  -------------------------------------------------------------------
                         required time                         38.401    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                 26.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.639%)  route 0.150ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.623    -0.609    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.148    -0.461 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.150    -0.310    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y39          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y39          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.593    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.717    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.148ns (49.639%)  route 0.150ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.623    -0.609    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDPE (Prop_fdpe_C_Q)         0.148    -0.461 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.150    -0.310    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X0Y39          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X0Y39          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254    -0.593    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.124    -0.717    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.582%)  route 0.153ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128    -0.480 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.327    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y42          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X3Y42          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.741    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.582%)  route 0.153ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128    -0.480 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.327    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y42          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X3Y42          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.741    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.582%)  route 0.153ns (54.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128    -0.480 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.153    -0.327    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X3Y42          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X3Y42          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.254    -0.592    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.741    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.421%)  route 0.197ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197    -0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X3Y34          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.889    -0.851    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y34          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X3Y34          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.746    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.421%)  route 0.197ns (60.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.621    -0.611    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X3Y36          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197    -0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X3Y34          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.889    -0.851    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X3Y34          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.597    
    SLICE_X3Y34          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.746    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.692%)  route 0.212ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDPE (Prop_fdpe_C_Q)         0.128    -0.479 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.212    -0.267    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.740    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.692%)  route 0.212ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.625    -0.607    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDPE (Prop_fdpe_C_Q)         0.128    -0.479 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.212    -0.267    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y43          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.895    -0.845    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X1Y43          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.254    -0.591    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.740    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_SoC_clk_wiz_0_0 rise@0.000ns - clk_25_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.330%)  route 0.256ns (66.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.567    -0.664    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X27Y67         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDPE (Prop_fdpe_C_Q)         0.128    -0.536 f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.256    -0.280    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X29Y63         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.839    -0.901    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X29Y63         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.274    -0.626    
    SLICE_X29Y63         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.775    SoC_i/northbridge/axi_interconnect_0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.495    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.706ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.807%)  route 2.208ns (79.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.077     1.910    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.361    18.617    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.617    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 16.706    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.807%)  route 2.208ns (79.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.077     1.910    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    18.659    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.807%)  route 2.208ns (79.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.077     1.910    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    18.659    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.807%)  route 2.208ns (79.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.077     1.910    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    18.659    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.748ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.580ns (20.807%)  route 2.208ns (79.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.077     1.910    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y48          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y48          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X6Y48          FDCE (Recov_fdce_C_CLR)     -0.319    18.659    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         18.659    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                 16.748    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.853%)  route 2.074ns (78.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.944     1.777    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.853%)  route 2.074ns (78.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.944     1.777    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.853%)  route 2.074ns (78.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.944     1.777    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.853%)  route 2.074ns (78.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.944     1.777    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X7Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X7Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.796    

Slack (MET) :             16.796ns  (required time - arrival time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_SoC_clk_wiz_0_0 rise@20.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.853%)  route 2.074ns (78.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.839    -0.877    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y48          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456    -0.421 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           1.130     0.709    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.124     0.833 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.944     1.777    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X5Y49          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    16.740    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.831 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    18.491    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X5Y49          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.567    19.058    
                         clock uncertainty           -0.080    18.978    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    18.573    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -1.777    
  -------------------------------------------------------------------
                         slack                                 16.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X0Y47          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y47          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.657    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X0Y47          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y47          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDCE (Remov_fdce_C_CLR)     -0.067    -0.657    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y47          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y47          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y47          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y47          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y47          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y47          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.092%)  route 0.300ns (58.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.151    -0.290    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.045    -0.245 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.148    -0.097    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y47          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.896    -0.844    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y47          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.661    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.752%)  route 0.345ns (62.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.255    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159    -0.052    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y45          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.752%)  route 0.345ns (62.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.255    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159    -0.052    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y45          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.752%)  route 0.345ns (62.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.255    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159    -0.052    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y45          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_SoC_clk_wiz_0_0 rise@0.000ns - clk_50_SoC_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.752%)  route 0.345ns (62.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.626    -0.606    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y47          FDRE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.186    -0.255    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.045    -0.210 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.159    -0.052    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y45          FDCE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.894    -0.846    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y45          FDCE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.275    -0.571    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.638    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.586    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q

Max Delay             0 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.207ns (11.545%)  route 1.586ns (88.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.586     2.739    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.043     2.782 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.782    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[2]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.880     4.332    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.207ns (11.545%)  route 1.586ns (88.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.586     2.739    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.043     2.782 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.782    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[4]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.880     4.332    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.209ns (11.644%)  route 1.586ns (88.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.586     2.739    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.045     2.784 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1/O
                         net (fo=1, routed)           0.000     2.784    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[10]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.880     4.332    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.795ns  (logic 0.209ns (11.644%)  route 1.586ns (88.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.332ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.586     2.739    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y27          LUT3 (Prop_lut3_I1_O)        0.045     2.784 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     2.784    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[3]_i_1_n_0
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.880     4.332    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y27          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.879ns  (logic 0.209ns (11.125%)  route 1.670ns (88.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.670     2.823    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.045     2.868 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.868    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.880ns  (logic 0.209ns (11.119%)  route 1.671ns (88.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.671     2.824    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT4 (Prop_lut4_I2_O)        0.045     2.869 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.869    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.211ns (11.213%)  route 1.671ns (88.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.671     2.824    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT3 (Prop_lut3_I2_O)        0.047     2.871 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     2.871    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.213ns (11.313%)  route 1.670ns (88.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.670     2.823    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.049     2.872 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.872    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X2Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.208ns (10.619%)  route 1.751ns (89.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.751     2.904    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X3Y26          LUT3 (Prop_lut3_I2_O)        0.044     2.948 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.948    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[6]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.960ns  (logic 0.209ns (10.665%)  route 1.751ns (89.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.653     0.989    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y133        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y133        FDRE (Prop_fdre_C_Q)         0.164     1.153 f  SoC_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[0]/Q
                         net (fo=16, routed)          1.751     2.904    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.045     2.949 r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.949    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[5]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE (Prop_fdre_C_Q)         0.175     1.447 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=1, routed)           1.976     3.423    SoC_i/axi_jtag_0/inst/u_jtag_proc/tck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.452 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tck_BUFG_inst/O
                         net (fo=259, routed)         0.878     4.330    SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck
    SLICE_X3Y26          FDCE                                         r  SoC_i/debug_module_wrapper_0/inst/i_debug_module_wrapper/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_reset
                            (input port)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.761ns  (logic 1.542ns (19.872%)  route 6.219ns (80.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  ext_reset (IN)
                         net (fo=0)                   0.000     0.000    ext_reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  ext_reset_IBUF_inst/O
                         net (fo=1, routed)           6.219     7.761    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y49          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.660    -1.508    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.591ns  (logic 0.117ns (3.258%)  route 3.474ns (96.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.843     2.843    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y48          LUT1 (Prop_lut1_I0_O)        0.117     2.960 r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.631     3.591    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y48          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.660    -1.508    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y48          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.049ns (3.077%)  route 1.543ns (96.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.218     1.218    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y48          LUT1 (Prop_lut1_I0_O)        0.049     1.267 r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.325     1.592    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X0Y48          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.896    -0.844    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X0Y48          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_reset
                            (input port)
  Destination:            SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.136ns  (logic 0.309ns (9.868%)  route 2.827ns (90.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  ext_reset (IN)
                         net (fo=0)                   0.000     0.000    ext_reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  ext_reset_IBUF_inst/O
                         net (fo=1, routed)           2.827     3.136    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X0Y49          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.896    -0.844    SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X0Y49          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.502ns  (logic 0.642ns (6.756%)  route 8.860ns (93.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         3.482     8.623    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X48Y24         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.476    -1.692    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y24         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.502ns  (logic 0.642ns (6.756%)  route 8.860ns (93.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         3.482     8.623    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X48Y24         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.476    -1.692    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y24         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 0.672ns (7.520%)  route 8.265ns (92.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.154     5.171 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.887     8.057    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y14         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.490    -1.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y14         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.937ns  (logic 0.672ns (7.520%)  route 8.265ns (92.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.154     5.171 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.887     8.057    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y14         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.490    -1.678    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y14         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.703ns  (logic 0.642ns (7.377%)  route 8.061ns (92.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.683     7.824    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X68Y12         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.554    -1.614    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y12         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.703ns  (logic 0.642ns (7.377%)  route 8.061ns (92.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.683     7.824    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X68Y12         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.554    -1.614    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y12         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 0.672ns (8.050%)  route 7.676ns (91.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.154     5.171 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.298     7.468    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X62Y4          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.556    -1.612    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y4          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.348ns  (logic 0.672ns (8.050%)  route 7.676ns (91.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.612ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.154     5.171 f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=184, routed)         2.298     7.468    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X62Y4          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.556    -1.612    SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y4          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.295ns  (logic 0.642ns (7.740%)  route 7.653ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.275     7.415    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X61Y22         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.542    -1.626    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y22         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.295ns  (logic 0.642ns (7.740%)  route 7.653ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          5.378     5.017    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.124     5.141 f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=192, routed)         2.275     7.415    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X61Y22         FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.542    -1.626    SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y22         FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.720%)  route 0.636ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.208     0.238    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.720%)  route 0.636ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.208     0.238    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.720%)  route 0.636ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.208     0.238    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.209ns (24.720%)  route 0.636ns (75.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.208     0.238    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.894    -0.846    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.395%)  route 0.684ns (76.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.624    -0.608    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X2Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=22, routed)          0.429    -0.015    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aresetn
    SLICE_X3Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.030 f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1/O
                         net (fo=12, routed)          0.256     0.286    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y38          FDPE                                         f  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.893    -0.847    SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y38          FDPE                                         r  SoC_i/northbridge/axi_interconnect_0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.116%)  route 0.454ns (49.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X41Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.454    -0.137    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X39Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.456ns (54.158%)  route 0.386ns (45.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X43Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.592 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.386    -0.206    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.367ns (52.505%)  route 0.332ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X43Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.332    -0.974    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.703ns  (logic 0.337ns (47.908%)  route 0.366ns (52.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.497    -1.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X35Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.334 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.366    -0.968    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X35Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.714ns  (logic 0.337ns (47.200%)  route 0.377ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X43Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.377    -0.959    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[8]
    SLICE_X45Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X45Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.337ns (47.235%)  route 0.376ns (52.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.497    -1.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X35Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.334 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376    -0.958    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X37Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.337ns (46.952%)  route 0.381ns (53.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.497    -1.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X35Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.334 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381    -0.954    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X37Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X37Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.735ns  (logic 0.367ns (49.929%)  route 0.368ns (50.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_clk
    SLICE_X37Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.368    -0.938    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[0]
    SLICE_X38Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X38Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.337ns (45.620%)  route 0.402ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.497    -1.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X35Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.337    -1.334 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.402    -0.933    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.744ns  (logic 0.367ns (49.328%)  route 0.377ns (50.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X40Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.377    -0.928    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X40Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X40Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.367ns (48.981%)  route 0.382ns (51.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X43Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382    -0.923    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X44Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X44Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.367ns (48.746%)  route 0.386ns (51.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X41Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.386    -0.920    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X39Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X39Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  clk_50_SoC_clk_wiz_0_0

Max Delay             8 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.047ns  (logic 0.635ns (31.027%)  route 1.412ns (68.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.552     1.167    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.658    -1.510    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.047ns  (logic 0.635ns (31.027%)  route 1.412ns (68.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.552     1.167    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X4Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.658    -1.510    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X4Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.635ns (33.263%)  route 1.274ns (66.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.414     1.030    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    -1.509    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.635ns (33.263%)  route 1.274ns (66.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.414     1.030    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    -1.509    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.635ns (33.263%)  route 1.274ns (66.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.414     1.030    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    -1.509    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.635ns (33.263%)  route 1.274ns (66.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.837    -0.879    SoC_i/cpu_reset_gen25/U0/slowest_sync_clk
    SLICE_X0Y42          FDRE                                         r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  SoC_i/cpu_reset_gen25/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=46, routed)          0.860     0.499    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X3Y47          LUT1 (Prop_lut1_I0_O)        0.117     0.616 f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=284, routed)         0.414     1.030    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y46          FDPE                                         f  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.659    -1.509    SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y46          FDPE                                         r  SoC_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.117ns  (logic 0.456ns (40.826%)  route 0.661ns (59.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.672ns
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X45Y0          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.456    -0.591 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=44, routed)          0.661     0.070    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.807ns  (logic 0.456ns (56.498%)  route 0.351ns (43.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns
    Source Clock Delay      (SCD):    -1.048ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.592 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.351    -0.241    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.367ns (55.345%)  route 0.296ns (44.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X43Y5          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.296    -1.010    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X42Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.704ns  (logic 0.337ns (47.889%)  route 0.367ns (52.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X39Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367    -0.970    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.743ns  (logic 0.367ns (49.407%)  route 0.376ns (50.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X39Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.931    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.367ns (49.031%)  route 0.382ns (50.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X39Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382    -0.925    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X44Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.385ns (49.767%)  route 0.389ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X38Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.385    -1.288 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.389    -0.900    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.790ns  (logic 0.385ns (48.731%)  route 0.405ns (51.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X38Y3          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.385    -1.288 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.405    -0.883    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X38Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X38Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.367ns (46.168%)  route 0.428ns (53.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.496    -1.672    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X37Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.428    -0.877    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X39Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.337ns (40.620%)  route 0.493ns (59.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X39Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.337    -1.336 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.493    -0.844    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.668    -1.048    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y6          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.843ns  (logic 0.418ns (49.598%)  route 0.425ns (50.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.495    -1.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X38Y4          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.418    -1.255 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.425    -0.831    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.669    -1.047    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X41Y1          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.848ns  (logic 0.337ns (39.750%)  route 0.511ns (60.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    -1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.497    -1.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X35Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.337    -1.334 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.511    -0.824    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.670    -1.046    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X39Y2          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.727ns  (logic 0.149ns (3.998%)  route 3.578ns (96.002%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           2.609     2.609    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y139        LUT1 (Prop_lut1_I0_O)        0.149     2.758 r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.969     3.727    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         1.654     2.833    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.042ns (2.708%)  route 1.509ns (97.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  SoC_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.052     1.052    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X28Y139        LUT1 (Prop_lut1_I0_O)        0.042     1.094 r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.457     1.551    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.911     1.277    SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y149        FDRE                                         r  SoC_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             0 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.254ns (24.001%)  route 0.804ns (75.999%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.384     1.985    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.030 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1/O
                         net (fo=1, routed)           0.000     2.030    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[30][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.254ns (23.956%)  route 0.806ns (76.044%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.386     1.987    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.032 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.000     2.032    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[29][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.254ns (23.570%)  route 0.824ns (76.430%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.403     2.005    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.050 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[19][0]_i_1/O
                         net (fo=1, routed)           0.000     2.050    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[19][0]_i_1_n_0
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[19][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.254ns (22.275%)  route 0.886ns (77.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.466     2.067    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.112 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.000     2.112    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[28][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.254ns (21.828%)  route 0.910ns (78.172%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.489     2.091    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y137        LUT6 (Prop_lut6_I0_O)        0.045     2.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.136    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y137        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[1][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.254ns (21.662%)  route 0.919ns (78.338%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.498     2.100    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X37Y135        LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.905     1.271    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X37Y135        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[4][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.254ns (21.612%)  route 0.921ns (78.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.501     2.102    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.147 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[26][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[26][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.254ns (21.197%)  route 0.944ns (78.803%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.524     2.125    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.170 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.000     2.170    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[25][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.254ns (21.179%)  route 0.945ns (78.821%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.525     2.126    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X33Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[24][0]_i_1/O
                         net (fo=1, routed)           0.000     2.171    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[24][0]_i_1_n_0
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X33Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[24][0]/C

Slack:                    inf
  Source:                 SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.254ns (21.127%)  route 0.948ns (78.873%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.636     0.972    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y134        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y134        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=6, routed)           0.420     1.556    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdi
    SLICE_X31Y133        LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.528     2.129    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_switched
    SLICE_X32Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.174 r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.000     2.174    SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_0
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SoC_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SoC_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SoC_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=878, routed)         0.906     1.272    SoC_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X32Y136        FDRE                                         r  SoC_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[27][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 4.559ns (38.876%)  route 7.168ns (61.124%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.668    -1.048    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X46Y3          FDRE                                         r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.478    -0.570 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr_reg[4]/Q
                         net (fo=13, routed)          1.905     1.334    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_0[0]
    SLICE_X56Y5          LUT3 (Prop_lut3_I2_O)        0.321     1.655 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           5.263     6.919    uart_txd_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.760    10.679 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.679    uart_txd
    U19                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.510ns (40.390%)  route 2.228ns (59.610%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.583    -0.649    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/s_axi_aclk
    SLICE_X55Y2          FDSE                                         r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDSE (Prop_fdse_C_Q)         0.141    -0.508 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout_reg/Q
                         net (fo=2, routed)           0.218    -0.290    SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/tx_sout
    SLICE_X56Y5          LUT3 (Prop_lut3_I1_O)        0.048    -0.242 r  SoC_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/sout_INST_0/O
                         net (fo=1, routed)           2.010     1.769    uart_txd_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.321     3.089 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.089    uart_txd
    U19                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.256ns  (logic 4.162ns (40.579%)  route 6.094ns (59.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.665    -1.051    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y12         FDSE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.518    -0.533 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           6.094     5.561    spi_mosi_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644     9.204 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     9.204    spi_mosi
    Y14                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 4.111ns (40.140%)  route 6.131ns (59.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.666    -1.050    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.594 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           6.131     5.536    spi_ss_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.655     9.191 r  spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.191    spi_ss[0]
    W14                                                               r  spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.071ns  (logic 4.070ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.206    -2.817    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.716 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.888    -0.828    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         FDRE (Prop_fdre_C_Q)         0.472    -0.356 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.355    spi_clk_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598     3.243 r  spi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    spi_clk_o
    T10                                                               r  spi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.476ns  (logic 1.475ns (99.932%)  route 0.001ns (0.068%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.629    -0.602    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X1Y97         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         FDRE (Prop_fdre_C_Q)         0.177    -0.425 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.424    spi_clk_o_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     0.874 r  spi_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     0.874    spi_clk_o
    T10                                                               r  spi_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.894ns  (logic 1.507ns (38.706%)  route 2.387ns (61.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.559    -0.673    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X38Y12         FDSE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDSE (Prop_fdse_C_Q)         0.164    -0.509 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_2_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.387     1.878    spi_mosi_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         1.343     3.222 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.222    spi_mosi
    Y14                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spi_ss[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.947ns  (logic 1.496ns (37.889%)  route 2.452ns (62.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.696    -1.257    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.231 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.561    -0.671    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X40Y9          FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.452     1.922    spi_ss_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.277 r  spi_ss_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.277    spi_ss[0]
    W14                                                               r  spi_ss[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_SoC_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SoC_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SoC_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    SoC_i/clk_wiz_0/inst/clkfbout_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.284 f  SoC_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    SoC_i/clk_wiz_0/inst/clkfbout_buf_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_SoC_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clkfbout_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    SoC_i/clk_wiz_0/inst/clkfbout_buf_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_SoC_clk_wiz_0_0

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.832ns  (logic 7.222ns (66.671%)  route 3.610ns (33.329%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.613    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.947 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[1]
                         net (fo=1, routed)           0.582    10.529    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_6
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.303    10.832 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][74]_i_1__0/O
                         net (fo=1, routed)           0.000    10.832    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[74]
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.714    -1.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][74]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.784ns  (logic 7.106ns (65.896%)  route 3.678ns (34.104%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.613    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.835 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[0]
                         net (fo=1, routed)           0.650    10.485    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_7
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.299    10.784 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][73]_i_1__0/O
                         net (fo=1, routed)           0.000    10.784    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[73]
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.714    -1.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][73]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.699ns  (logic 7.090ns (66.267%)  route 3.609ns (33.733%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.812 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/O[3]
                         net (fo=1, routed)           0.581    10.393    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_4
    SLICE_X81Y135        LUT4 (Prop_lut4_I3_O)        0.306    10.699 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][72]_i_1__0/O
                         net (fo=1, routed)           0.000    10.699    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[72]
    SLICE_X81Y135        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.714    -1.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y135        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.644ns  (logic 7.108ns (66.779%)  route 3.536ns (33.221%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.833 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/O[1]
                         net (fo=1, routed)           0.508    10.341    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_6
    SLICE_X81Y134        LUT4 (Prop_lut4_I3_O)        0.303    10.644 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][70]_i_1__0/O
                         net (fo=1, routed)           0.000    10.644    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[70]
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.713    -1.456    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][70]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.644ns  (logic 6.992ns (65.692%)  route 3.652ns (34.308%))
  Logic Levels:           19  (CARRY4=15 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.721 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/O[0]
                         net (fo=1, routed)           0.624    10.345    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_7
    SLICE_X81Y134        LUT4 (Prop_lut4_I3_O)        0.299    10.644 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][69]_i_1__0/O
                         net (fo=1, routed)           0.000    10.644    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[69]
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.713    -1.456    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][69]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.579ns  (logic 7.126ns (67.357%)  route 3.453ns (32.643%))
  Logic Levels:           20  (CARRY4=16 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.499    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_0
    SLICE_X80Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.613    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][72]_i_2_n_0
    SLICE_X80Y135        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.852 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3/O[2]
                         net (fo=1, routed)           0.425    10.277    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_3_n_5
    SLICE_X80Y136        LUT4 (Prop_lut4_I3_O)        0.302    10.579 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][75]_i_1__0/O
                         net (fo=1, routed)           0.000    10.579    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[75]
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.714    -1.455    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X80Y136        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.552ns  (logic 6.976ns (66.109%)  route 3.576ns (33.891%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.698 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/O[3]
                         net (fo=1, routed)           0.548    10.246    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_4
    SLICE_X81Y134        LUT4 (Prop_lut4_I3_O)        0.306    10.552 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][68]_i_1__0/O
                         net (fo=1, routed)           0.000    10.552    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[68]
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.713    -1.456    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y134        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.516ns  (logic 6.898ns (65.597%)  route 3.618ns (34.403%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.624 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/O[2]
                         net (fo=1, routed)           0.590    10.214    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_5
    SLICE_X82Y133        LUT4 (Prop_lut4_I3_O)        0.302    10.516 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][67]_i_1__0/O
                         net (fo=1, routed)           0.000    10.516    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[67]
    SLICE_X82Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.713    -1.456    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X82Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.489ns  (logic 6.878ns (65.576%)  route 3.611ns (34.424%))
  Logic Levels:           18  (CARRY4=14 DSP48E1=1 LUT1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.653 f  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.997     7.650    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X80Y123        LUT1 (Prop_lut1_I0_O)        0.299     7.949 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3/O
                         net (fo=1, routed)           0.000     7.949    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_3_n_0
    SLICE_X80Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.350 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.350    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]_i_2_n_0
    SLICE_X80Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.464 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.473    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]_i_2_n_0
    SLICE_X80Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.587 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.587    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][36]_i_2_n_0
    SLICE_X80Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.701 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.701    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][40]_i_2_n_0
    SLICE_X80Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.815 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]_i_2_n_0
    SLICE_X80Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.929    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]_i_2_n_0
    SLICE_X80Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.043    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][52]_i_2_n_0
    SLICE_X80Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.157    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][56]_i_2_n_0
    SLICE_X80Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.271    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][60]_i_2_n_0
    SLICE_X80Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][64]_i_2_n_0
    SLICE_X80Y133        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.607 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2/O[0]
                         net (fo=1, routed)           0.583    10.190    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][68]_i_2_n_7
    SLICE_X83Y133        LUT4 (Prop_lut4_I3_O)        0.299    10.489 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][65]_i_1__0/O
                         net (fo=1, routed)           0.000    10.489    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[65]
    SLICE_X83Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.713    -1.456    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X83Y133        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][65]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.484ns  (logic 6.421ns (61.246%)  route 4.063ns (38.754%))
  Logic Levels:           18  (CARRY4=15 DSP48E1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[1])
                                                      3.639     3.695 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[1]
                         net (fo=2, routed)           1.966     5.661    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[20]
    SLICE_X67Y122        LUT4 (Prop_lut4_I0_O)        0.124     5.785 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6/O
                         net (fo=1, routed)           0.000     5.785    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][23]_i_6_n_0
    SLICE_X67Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.317 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.317    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][23]_i_2_n_0
    SLICE_X67Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.431 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.431    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.545 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.554    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.668 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.668    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2_n_0
    SLICE_X67Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.782 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.782    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][39]_i_2_n_0
    SLICE_X67Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.896 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.010 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.010    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.124    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_0
    SLICE_X67Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.238    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][55]_i_2_n_0
    SLICE_X67Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.352    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][59]_i_2_n_0
    SLICE_X67Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.466    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][63]_i_2_n_0
    SLICE_X67Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.580    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][67]_i_2_n_0
    SLICE_X67Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.694    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][71]_i_2_n_0
    SLICE_X67Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.808    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][75]_i_2_n_0
    SLICE_X67Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.079 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_final_sign_q_reg[1]_i_3/CO[0]
                         net (fo=76, routed)          2.032    10.111    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/sum_carry
    SLICE_X81Y117        LUT4 (Prop_lut4_I0_O)        0.373    10.484 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.484    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[2]
    SLICE_X81Y117        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       1.711    -1.458    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y117        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.798ns (54.754%)  route 0.659ns (45.246%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[22])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[22]
                         net (fo=2, routed)           0.474     1.051    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[41]
    SLICE_X67Y127        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.218 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[3]
                         net (fo=2, routed)           0.129     1.347    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_4
    SLICE_X66Y128        LUT4 (Prop_lut4_I2_O)        0.110     1.457 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][43]_i_1__0/O
                         net (fo=1, routed)           0.000     1.457    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[43]
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.752ns (50.755%)  route 0.730ns (49.245%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[21])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[21]
                         net (fo=2, routed)           0.544     1.121    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[40]
    SLICE_X67Y127        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.245 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[1]
                         net (fo=2, routed)           0.130     1.375    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_6
    SLICE_X66Y128        LUT4 (Prop_lut4_I2_O)        0.107     1.482 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][41]_i_1__0/O
                         net (fo=1, routed)           0.000     1.482    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[41]
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][41]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.798ns (53.528%)  route 0.693ns (46.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[26])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[26]
                         net (fo=2, routed)           0.484     1.061    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[45]
    SLICE_X67Y128        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     1.228 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/O[3]
                         net (fo=2, routed)           0.153     1.381    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_4
    SLICE_X66Y128        LUT4 (Prop_lut4_I2_O)        0.110     1.491 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][47]_i_1__0/O
                         net (fo=1, routed)           0.000     1.491    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[47]
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][33]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.738ns (48.763%)  route 0.775ns (51.237%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[14])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[14]
                         net (fo=2, routed)           0.526     1.103    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[33]
    SLICE_X67Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.148 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][35]_i_5__0/O
                         net (fo=1, routed)           0.000     1.148    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][35]_i_5__0_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.213 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2/O[1]
                         net (fo=2, routed)           0.193     1.406    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2_n_6
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.107     1.513 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][33]_i_1__0/O
                         net (fo=1, routed)           0.000     1.513    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[33]
    SLICE_X81Y125        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y125        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][33]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.829ns (54.260%)  route 0.699ns (45.740%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[22])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[22]
                         net (fo=2, routed)           0.474     1.051    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[41]
    SLICE_X67Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.198 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.198    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_0
    SLICE_X67Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.252 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/O[0]
                         net (fo=2, routed)           0.169     1.421    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_7
    SLICE_X81Y127        LUT4 (Prop_lut4_I2_O)        0.107     1.528 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][44]_i_1__0/O
                         net (fo=1, routed)           0.000     1.528    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[44]
    SLICE_X81Y127        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.925    -0.815    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y127        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][44]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.775ns (50.213%)  route 0.768ns (49.787%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[22])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[22]
                         net (fo=2, routed)           0.474     1.051    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[41]
    SLICE_X67Y127        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.197 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2/O[2]
                         net (fo=2, routed)           0.238     1.435    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][43]_i_2_n_5
    SLICE_X66Y128        LUT4 (Prop_lut4_I2_O)        0.108     1.543 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][42]_i_1__0/O
                         net (fo=1, routed)           0.000     1.543    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[42]
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y128        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][42]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.795ns (51.370%)  route 0.753ns (48.630%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[8])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[8]
                         net (fo=2, routed)           0.527     1.104    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[27]
    SLICE_X67Y123        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.217 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.217    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][27]_i_2_n_0
    SLICE_X67Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.271 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/O[0]
                         net (fo=2, routed)           0.169     1.441    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_7
    SLICE_X66Y124        LUT4 (Prop_lut4_I2_O)        0.107     1.548 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.548    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[28]
    SLICE_X66Y124        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.918    -0.822    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y124        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][28]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.829ns (53.357%)  route 0.725ns (46.643%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[10])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[10]
                         net (fo=2, routed)           0.525     1.102    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[29]
    SLICE_X67Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.249 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.258    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][31]_i_2_n_0
    SLICE_X67Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.312 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2/O[0]
                         net (fo=2, routed)           0.135     1.447    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][35]_i_2_n_7
    SLICE_X81Y125        LUT4 (Prop_lut4_I2_O)        0.107     1.554 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][32]_i_1__0/O
                         net (fo=1, routed)           0.000     1.554    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[32]
    SLICE_X81Y125        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.922    -0.818    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X81Y125        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][32]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.807ns (51.768%)  route 0.752ns (48.232%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[28])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[28]
                         net (fo=2, routed)           0.514     1.091    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[47]
    SLICE_X67Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.204 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.204    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][47]_i_2_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.269 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/O[2]
                         net (fo=2, routed)           0.182     1.451    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_5
    SLICE_X66Y129        LUT4 (Prop_lut4_I2_O)        0.108     1.559 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][50]_i_1__0/O
                         net (fo=1, routed)           0.000     1.559    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[50]
    SLICE_X66Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.923    -0.817    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X66Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][50]/C

Slack:                    inf
  Source:                 SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                            (internal pin)
  Destination:            SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_SoC_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.743ns (47.628%)  route 0.817ns (52.372%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=2)
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y49          DSP48E1                      0.000     0.000 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product/ACOUT[23]
                         net (fo=1, routed)           0.056     0.056    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_n_30
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_ACIN[23]_P[29])
                                                      0.521     0.577 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product__0/P[29]
                         net (fo=2, routed)           0.563     1.139    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/product_shifted[48]
    SLICE_X67Y129        LUT4 (Prop_lut4_I0_O)        0.045     1.184 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][51]_i_6/O
                         net (fo=1, routed)           0.000     1.184    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][51]_i_6_n_0
    SLICE_X67Y129        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.254 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2/O[0]
                         net (fo=2, routed)           0.199     1.453    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][51]_i_2_n_7
    SLICE_X65Y129        LUT4 (Prop_lut4_I2_O)        0.107     1.560 r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q[1][48]_i_1__0/O
                         net (fo=1, routed)           0.000     1.560    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/mid_pipe_sum_q[0]_166[48]
    SLICE_X65Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_25_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26285, routed)       0.923    -0.817    SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/aclk
    SLICE_X65Y129        FDCE                                         r  SoC_i/cpu_0/inst/i_cva6_wrapper/i_ariane/i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_parallel_slices[0].active_format.i_fmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fma/gen_inside_pipeline[0].mid_pipe_sum_q_reg[1][48]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50_SoC_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 1.550ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    T11                  IBUF (Prop_ibuf_I_O)         1.550     1.550 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.550    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.012    -3.260    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -3.169 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         1.664    -1.505    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_50_SoC_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.317    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_SoC_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SoC_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SoC_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    SoC_i/clk_wiz_0/inst/clk_in1_SoC_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  SoC_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.752    -1.769    SoC_i/clk_wiz_0/inst/clk_50_SoC_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.740 r  SoC_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=718, routed)         0.902    -0.838    SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y98         FDRE                                         r  SoC_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





