<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="multicycle_pipeline_ip" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="ip_num" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="start_pc" src_type="unsigned int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="ip_code_ram" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32768">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="32768" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="131072"/>
        </hw>
      </arg>
      <arg id="3" access_type="rw" src_name="ip_data_ram" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="32768">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="ip_data_ram" hw_bitwidth="32" hw_size_or_depth="32768" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="bram" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="rw" src_name="data_ram" src_type="int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="65536">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="5" access_type="w" src_name="nb_instruction" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="44"/>
        </hw>
      </arg>
      <arg id="6" access_type="w" src_name="nb_cycle" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="control" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
