---
title: MyHDL
layout: home
content:
    - start 
    - title: Manual
      url: http://doc.myhdl.org/en/latest/
    - examples
    - faq
    - support
    - resources
    - users
    - site-info 
tagline:
    From Python to Silicon!
---

<div class="row text-center">
    <div class="col-md-6 col-md-offset-3">
<div class="alert-info">
This is the new site for MyHDL. The transition from
the old site is ongoing, so some information may be missing.
<a class="alert-link" href="http://www.myhdl.org">Visit the old site</a>
</div>
    </div>
</div>


<div class="row text-center">
    <div class="col-md-8 col-md-offset-2">
<h1> Design hardware with Python</h1>
<p class="lead">
MyHDL turns Python into a hardware description and verification
language, providing hardware engineers with unprecedented power.
</p>
    </div>
</div>

<hr class="half-rule">

<div class="row text-center">

    <div class="col-md-4">
<h3><i class="fa fa-cogs"></i> Integrates seamlessly</h3>
<p>
MyHDL designs can be converted to Verilog or VHDL automatically, and
implemented using a standard tool flow.
</p>  
    </div>

    <div class="col-md-4">
<h3><i class="fa fa-check-square-o"></i> Silicon proven</h3>
<p>
Many MyHDL designs have been implemented in ASICs and FPGAs,
including some high volume applications. 
</p>
    </div>

    <div class="col-md-4">
<h3><i class="fa fa-bitbucket"></i> Open source</h3>
<p>
MyHDL is an open source, pure Python package.  
<a href="start/installation.html">Install with pip</a>
and enjoy the Python ecosystem immediately. 
</p>
    </div>

</div>
