// Seed: 1104241475
module module_0 (
    input uwire id_0,
    output wand id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5
);
  wire id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    output tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input uwire id_7,
    input wand id_8,
    input tri1 id_9,
    output tri0 id_10,
    output wand id_11,
    input tri0 id_12,
    input tri id_13
);
  always_ff @* id_6 = 1;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_13,
      id_9,
      id_4
  );
  wire id_16 = 1'b0;
  generate
    wire id_17;
  endgenerate
endmodule
