<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 421</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page421-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce421.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;11-9</p>
<p style="position:absolute;top:47px;left:686px;white-space:nowrap" class="ft01">MEMORY CACHE CONTROL</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft06">Software can&#160;use page-level&#160;cache control,&#160;to assign appropriate effective memory types when software&#160;will&#160;not&#160;<br/>access data&#160;structures&#160;in ways that benefit from write-back caching. For example, software may read&#160;a large data&#160;<br/>structure&#160;once&#160;and not&#160;access&#160;the&#160;structure&#160;again until the&#160;structure is&#160;rewritten by&#160;another&#160;agent. Such&#160;a large&#160;<br/>data structure&#160;should be marked&#160;as&#160;uncacheable, or&#160;reading it&#160;will&#160;evict cached&#160;lines&#160;that the&#160;processor&#160;will&#160;be&#160;<br/>referencing again.&#160;<br/>A&#160;similar example&#160;would&#160;be&#160;a write-only data structure&#160;that&#160;is written&#160;to (to&#160;export&#160;the data to&#160;another agent),&#160;but&#160;<br/>never&#160;read by software. Such a structure can be marked&#160;as uncacheable, because software never reads the values&#160;<br/>that it writes (though as&#160;uncacheable&#160;memory,&#160;it will be&#160;written using partial writes,&#160;while&#160;as write-back memory,&#160;<br/>it will be written&#160;using line&#160;writes,&#160;which may not occur&#160;until the&#160;other agent reads the&#160;structure and&#160;triggers&#160;<br/>implicit write-backs).<br/>On&#160;the Pentium&#160;III, Pentium 4,&#160;and more&#160;recent processors,&#160;new instructions are&#160;provided that give&#160;software&#160;<br/>greater control over the&#160;caching,&#160;prefetching,&#160;and the&#160;write-back characteristics of data.&#160;These&#160;instructions&#160;allow&#160;<br/>software to&#160;use weakly ordered or&#160;processor ordered&#160;memory&#160;types to&#160;improve processor performance, but when&#160;<br/>necessary&#160;to force&#160;strong ordering on&#160;memory&#160;reads&#160;and/or writes. They&#160;also&#160;allow software&#160;greater control over&#160;<br/>the caching&#160;of data. For a&#160;description of these&#160;instructions and&#160;there&#160;intended&#160;use,&#160;see<a href="o_fe12b1e2a880e0ce-429.html">&#160;Section 11.5.5,&#160;“Cache&#160;<br/>Management&#160;Instructions.”</a></p>
<p style="position:absolute;top:413px;left:69px;white-space:nowrap" class="ft03">11.3.3&#160;</p>
<p style="position:absolute;top:413px;left:149px;white-space:nowrap" class="ft03">Code Fetches in Uncacheable Memory</p>
<p style="position:absolute;top:444px;left:69px;white-space:nowrap" class="ft06">Programs&#160;may execute code from&#160;uncacheable&#160;(UC)&#160;memory, but&#160;the implications&#160;are&#160;different from accessing&#160;<br/>data in&#160;UC memory.&#160;When doing&#160;code&#160;fetches,&#160;the processor never transitions&#160;from&#160;cacheable&#160;code&#160;to UC code&#160;<br/>speculatively.&#160;It also&#160;never speculatively fetches branch&#160;targets&#160;that result&#160;in UC&#160;code.<br/>The processor may&#160;fetch the&#160;same UC&#160;cache&#160;line multiple times&#160;in&#160;order&#160;to decode&#160;an instruction once. It&#160;may&#160;<br/>decode consecutive&#160;UC instructions in&#160;a cacheline&#160;without fetching&#160;between&#160;each instruction.&#160;It may also&#160;fetch&#160;<br/>additional cachelines from the&#160;same or&#160;a consecutive 4-KByte page&#160;in order to&#160;decode one&#160;non-speculative&#160;UC&#160;<br/>instruction&#160;(this can&#160;be&#160;true&#160;even when the&#160;instruction is&#160;contained&#160;fully in&#160;one line). &#160;<br/>Because of the&#160;above and&#160;because&#160;cacheline&#160;sizes may change&#160;in future&#160;processors,&#160;software&#160;should avoid placing&#160;<br/>memory-mapped&#160;I/O with&#160;read side&#160;effects&#160;in the&#160;same&#160;page&#160;or in&#160;a subsequent page&#160;used&#160;to execute UC&#160;code.</p>
<p style="position:absolute;top:646px;left:69px;white-space:nowrap" class="ft04">11.4&#160;</p>
<p style="position:absolute;top:646px;left:148px;white-space:nowrap" class="ft04">CACHE CONTROL PROTOCOL</p>
<p style="position:absolute;top:682px;left:69px;white-space:nowrap" class="ft06">The&#160;following section describes&#160;the cache&#160;control protocol&#160;currently defined for the&#160;Intel&#160;64&#160;and IA-32&#160;architec-<br/>tures.&#160;<br/>In the L1&#160;data cache and&#160;in the&#160;L2/L3 unified&#160;caches,&#160;the&#160;MESI (modified, exclusive,&#160;shared, invalid) cache protocol&#160;<br/>maintains consistency&#160;with&#160;caches of other&#160;processors. The L1 data cache&#160;and the L2/L3&#160;unified caches have&#160;two&#160;<br/>MESI status&#160;flags per cache&#160;line. Each line&#160;can be marked&#160;as being in&#160;one of the&#160;states&#160;defined<a href="o_fe12b1e2a880e0ce-421.html">&#160;in Table 11-4.</a>&#160;In&#160;<br/>general,&#160;the operation of&#160;the MESI protocol&#160;is transparent to&#160;programs.</p>
<p style="position:absolute;top:1038px;left:69px;white-space:nowrap" class="ft06">The L1 instruction&#160;cache&#160;in&#160;P6 family processors implements only the&#160;“SI” part of the&#160;MESI&#160;protocol, because the&#160;<br/>instruction&#160;cache is not writable. The instruction cache monitors changes&#160;in the data&#160;cache to maintain consistency&#160;</p>
<p style="position:absolute;top:813px;left:333px;white-space:nowrap" class="ft05">Table 11-4. &#160;MESI Cache Line States</p>
<p style="position:absolute;top:838px;left:75px;white-space:nowrap" class="ft02">Cache Line State</p>
<p style="position:absolute;top:838px;left:267px;white-space:nowrap" class="ft02">M&#160;(Modified)</p>
<p style="position:absolute;top:838px;left:403px;white-space:nowrap" class="ft02">E (Exclusive)</p>
<p style="position:absolute;top:838px;left:540px;white-space:nowrap" class="ft02">S&#160;(Shared)</p>
<p style="position:absolute;top:838px;left:705px;white-space:nowrap" class="ft02">I&#160;(Invalid)</p>
<p style="position:absolute;top:862px;left:75px;white-space:nowrap" class="ft02">This cache line is valid?</p>
<p style="position:absolute;top:862px;left:266px;white-space:nowrap" class="ft02">Yes</p>
<p style="position:absolute;top:862px;left:403px;white-space:nowrap" class="ft02">Yes</p>
<p style="position:absolute;top:862px;left:540px;white-space:nowrap" class="ft02">Yes</p>
<p style="position:absolute;top:862px;left:705px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:886px;left:75px;white-space:nowrap" class="ft02">The memory&#160;copy&#160;is…</p>
<p style="position:absolute;top:886px;left:267px;white-space:nowrap" class="ft02">Out of&#160;date</p>
<p style="position:absolute;top:886px;left:403px;white-space:nowrap" class="ft02">Valid</p>
<p style="position:absolute;top:886px;left:540px;white-space:nowrap" class="ft02">Valid</p>
<p style="position:absolute;top:886px;left:705px;white-space:nowrap" class="ft02">—</p>
<p style="position:absolute;top:910px;left:75px;white-space:nowrap" class="ft02">Copies exist in&#160;caches of&#160;other&#160;</p>
<p style="position:absolute;top:926px;left:75px;white-space:nowrap" class="ft02">processors?</p>
<p style="position:absolute;top:910px;left:267px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:910px;left:403px;white-space:nowrap" class="ft02">No</p>
<p style="position:absolute;top:910px;left:540px;white-space:nowrap" class="ft02">Maybe</p>
<p style="position:absolute;top:910px;left:705px;white-space:nowrap" class="ft02">Maybe</p>
<p style="position:absolute;top:951px;left:75px;white-space:nowrap" class="ft02">A&#160;write to&#160;this line …</p>
<p style="position:absolute;top:951px;left:267px;white-space:nowrap" class="ft02">Does not go to&#160;the&#160;</p>
<p style="position:absolute;top:967px;left:267px;white-space:nowrap" class="ft02">system&#160;bus.</p>
<p style="position:absolute;top:951px;left:403px;white-space:nowrap" class="ft02">Does not go to&#160;the&#160;</p>
<p style="position:absolute;top:967px;left:403px;white-space:nowrap" class="ft02">system&#160;bus.</p>
<p style="position:absolute;top:951px;left:540px;white-space:nowrap" class="ft02">Causes the processor&#160;to&#160;</p>
<p style="position:absolute;top:967px;left:540px;white-space:nowrap" class="ft02">gain&#160;exclusive&#160;ownership&#160;</p>
<p style="position:absolute;top:984px;left:540px;white-space:nowrap" class="ft02">of&#160;the&#160;line.</p>
<p style="position:absolute;top:951px;left:705px;white-space:nowrap" class="ft02">Goes directly to the&#160;</p>
<p style="position:absolute;top:967px;left:705px;white-space:nowrap" class="ft02">system&#160;bus.</p>
</div>
</body>
</html>
