<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>csi2tx: Main Page</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">csi2tx
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li class="current"><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('index.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">csi2tx Documentation</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p>This file contains the implementation of the MIPI CSI2 TX Controller driver.User documentation for the driver functions is contained in this file in the form of comment blocks at the front of each function.</p>
<p><b>MIPI CSI2 Tx Overview</b></p>
<p>CSI-2 Tx Controller receives stream of image data via Native / AXI4 Stream input interface. It Packs the incoming image data into CSI-2 Packet Structure i.e Packs the Synchronization pacckets &amp; performs the pixel-2-Byte Conversions for the pixel Data.Packed Byte data is sent over the D-PHY Interface for transmission. AXI4-Lite interface will be used to access core registers. CSI2-Tx Controller support’s ECC &amp; CRC generation for header &amp; payload respectively.</p>
<p><b>Core Features</b> The Xilinx CSI-2 Tx has the following features: • Compliant with the MIPI CSI-2 Interface Specification, rev. 1.1 • Standard PPI interface i.e. D-PHY • 1-4 Lane Support,configurable through GUI • Maximum Data Rate per – 1.5 Gigabits per second • Multiple data type support : • RAW8,RAW10,RAW12,RAW14,RGB888,YUV422-8Bit,User defined Data types • Supports Single,Dual,Quad Pixel Modes, configurable through GUI • Virtual channel Support (1 to 4) • Low Power State(LPS) insertion between the packets. • Ultra Low Power(ULP) mode generation using register access. • Interrupt generation &amp; Core Status information can be accessed through Register Interface • Multilane interoperability. • ECC generation for packet header. • CRC generation for data bytes(Can be Enabled / Disabled), configurable through GUI. • Pixel byte conversion based on data format. • AXI4-Lite interface to access core registers. • Compliant with Xilinx AXI Stream Interface &amp; native Interface for input video stream. • LS/LE Packet Generation,can be configured through register interface. • Configurable selection of D-PHY Register Interface through GUI options. • Support for transmission of Embedded Data packet’s through Input Interface.</p>
<p><b>Interrupts</b></p>
<p>The <a class="el" href="group__csi2tx__v1__3.html#ga4dd6f019a905c50bfa662e9823cf5b00" title="This routine installs an asynchronous callback function for the given HandlerType: ...">XCsi2Tx_SetCallBack()</a> is used to register the call back functions for MIPI CSI2 Tx driver with the corresponding handles</p>
<p><b> Virtual Memory </b></p>
<p>This driver supports Virtual Memory. The RTOS is responsible for calculating the correct device base address in Virtual Memory space.</p>
<p><b> Threads </b></p>
<p>This driver is not thread safe. Any needs for threads or thread mutual exclusion must be satisfied by the layer above this driver.</p>
<p><b> Asserts </b></p>
<p>Asserts are used within all Xilinx drivers to enforce constraints on argument values. Asserts can be turned off on a system-wide basis by defining, at compile time, the NDEBUG identifier. By default, asserts are turned on and it is recommended that application developers leave asserts on during development.</p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver Who Date     Changes
</p>
<hr/>
<p>
1.0 sss 07/15/16 Initial release
    ms  01/23/17 Modified xil_printf statement in main function for all
                 examples to ensure that "Successfully ran" and "Failed"
                 strings are available in all examples. This is a fix
                 for CR-965028.
    ms  03/17/17 Added readme.txt file in examples folder for doxygen
                 generation.
    ms  04/05/17 Modified Comment lines in functions of csi2tx
                 examples to recognize it as documentation block
                 for doxygen generation of examples.
    vsa 15/12/17 Add support for Clock Mode
1.1 vsa 02/28/18 Added Frame End Generation feature
</pre> </div></div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
