[%General]
%3Csource%3E=
%3Cfilename%3E=E:/AES128_Fpga/AES_TOP/RoundkeyGen.vhd
%3Cclass%3E=108
%3Cbasename%3E=RoundkeyGen
%3Cpackage%3E=false

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk, reset, RCON, valid_in, key, round_key, valid_out
%3Ccompdecl%3E="COMPONENT RoundkeyGen IS\n<indent>\nPORT (\n<indent>\nclk<tab:1> : IN STD_LOGIC;\nreset<tab:1> : IN STD_LOGIC;\nRCON<tab:1> : IN STD_LOGIC_VECTOR(31 DOWNTO 0);\nvalid_in<tab:1> : IN STD_LOGIC;\nkey<tab:1> : IN STD_LOGIC_VECTOR(127 DOWNTO 0);\nround_key<tab:1> : OUT STD_LOGIC_VECTOR(127 DOWNTO 0);\nvalid_out<tab:1> : OUT STD_LOGIC\n<outdent>\n);\n<outdent>\nEND COMPONENT;\n\n"
Key_RotWord\category=114
Key_RotWord\port=0
Key_RotWord\alias=Key_RotWord
Key_RotWord\type\Type\range\Range\dir=0
Key_RotWord\type\Type\range\Range\left\Constant\value=31
Key_RotWord\type\Type\range\Range\left\Constant\size=-1
Key_RotWord\type\Type\range\Range\left\Constant\tclass=302
Key_RotWord\type\Type\range\Range\right\Constant\value=0
Key_RotWord\type\Type\range\Range\right\Constant\size=-1
Key_RotWord\type\Type\range\Range\right\Constant\tclass=302
Key_SecondStage\category=111
Key_SecondStage\port=0
Key_SecondStage\alias=Key_SecondStage
Key_SecondStage\type\Type\range\Range\dir=0
Key_SecondStage\type\Type\range\Range\left\Constant\value=127
Key_SecondStage\type\Type\range\Range\left\Constant\size=-1
Key_SecondStage\type\Type\range\Range\left\Constant\tclass=302
Key_SecondStage\type\Type\range\Range\right\Constant\value=0
Key_SecondStage\type\Type\range\Range\right\Constant\size=-1
Key_SecondStage\type\Type\range\Range\right\Constant\tclass=302
Key_SubBytes\category=114
Key_SubBytes\port=0
Key_SubBytes\alias=Key_SubBytes
Key_SubBytes\type\Type\range\Range\dir=0
Key_SubBytes\type\Type\range\Range\left\Constant\value=31
Key_SubBytes\type\Type\range\Range\left\Constant\size=-1
Key_SubBytes\type\Type\range\Range\left\Constant\tclass=302
Key_SubBytes\type\Type\range\Range\right\Constant\value=0
Key_SubBytes\type\Type\range\Range\right\Constant\size=-1
Key_SubBytes\type\Type\range\Range\right\Constant\tclass=302
RCON\category=114
RCON\port=1
RCON\alias=RCON
RCON\type\Type\range\Range\dir=0
RCON\type\Type\range\Range\left\Constant\value=31
RCON\type\Type\range\Range\left\Constant\size=-1
RCON\type\Type\range\Range\left\Constant\tclass=302
RCON\type\Type\range\Range\right\Constant\value=0
RCON\type\Type\range\Range\right\Constant\size=-1
RCON\type\Type\range\Range\right\Constant\tclass=302
RoundkeyGen\category=108
RoundkeyGen\port=0
RoundkeyGen\alias=RoundkeyGen
SUB_U\category=106
SUB_U\port=0
SUB_U\alias=SUB_U
clk\category=114
clk\port=1
clk\alias=clk
key\category=114
key\port=1
key\alias=key
key\type\Type\range\Range\dir=0
key\type\Type\range\Range\left\Constant\value=127
key\type\Type\range\Range\left\Constant\size=-1
key\type\Type\range\Range\left\Constant\tclass=302
key\type\Type\range\Range\right\Constant\value=0
key\type\Type\range\Range\right\Constant\size=-1
key\type\Type\range\Range\right\Constant\tclass=302
reset\category=114
reset\port=1
reset\alias=reset
round_key\category=111
round_key\port=2
round_key\alias=round_key
round_key\type\Type\range\Range\dir=0
round_key\type\Type\range\Range\left\Constant\value=127
round_key\type\Type\range\Range\left\Constant\size=-1
round_key\type\Type\range\Range\left\Constant\tclass=302
round_key\type\Type\range\Range\right\Constant\value=0
round_key\type\Type\range\Range\right\Constant\size=-1
round_key\type\Type\range\Range\right\Constant\tclass=302
round_key_delay\category=111
round_key_delay\port=0
round_key_delay\alias=round_key_delay
round_key_delay\type\Type\range\Range\dir=0
round_key_delay\type\Type\range\Range\left\Constant\value=127
round_key_delay\type\Type\range\Range\left\Constant\size=-1
round_key_delay\type\Type\range\Range\left\Constant\tclass=302
round_key_delay\type\Type\range\Range\right\Constant\value=0
round_key_delay\type\Type\range\Range\right\Constant\size=-1
round_key_delay\type\Type\range\Range\right\Constant\tclass=302
subbytes_valid_out\category=114
subbytes_valid_out\port=0
subbytes_valid_out\alias=subbytes_valid_out
temp_round_key\category=114
temp_round_key\port=0
temp_round_key\alias=temp_round_key
temp_round_key\type\Type\range\Range\dir=0
temp_round_key\type\Type\range\Range\left\Constant\value=127
temp_round_key\type\Type\range\Range\left\Constant\size=-1
temp_round_key\type\Type\range\Range\left\Constant\tclass=302
temp_round_key\type\Type\range\Range\right\Constant\value=0
temp_round_key\type\Type\range\Range\right\Constant\size=-1
temp_round_key\type\Type\range\Range\right\Constant\tclass=302
valid_in\category=114
valid_in\port=1
valid_in\alias=valid_in
valid_out\category=111
valid_out\port=2
valid_out\alias=valid_out
valid_round_key\category=111
valid_round_key\port=0
valid_round_key\alias=valid_round_key
