---
GENCLS:
    destination: GENCLS
    inputs:
        - BUS
        - ID
        - H
        - D
    find:
        gen:
            StaticGen:
                bus: BUS
                subidx: ID
    get:
        u:
            StaticGen:
                src: u
                idx: gen
        Sn:
            StaticGen:
                src: Sn
                idx: gen
        Vn:
            Bus:
                src: Vn
                idx: BUS
        ra:
            StaticGen:
                src: ra
                idx: gen
        xs:
            StaticGen:
                src: xs
                idx: gen
    outputs:
        u: u
        bus: BUS
        gen: gen
        Sn: Sn
        Vn: Vn
        D: D
        M: "GENCLS.H; lambda x: 2 * x"
        ra: ra
        xd1: xs

GENROU:
    destination: GENROU
    inputs:
        - BUS
        - ID
        - Td10
        - Td20
        - Tq10
        - Tq20
        - H
        - D
        - Xd
        - Xq
        - Xd1
        - Xq1
        - Xd2
        - Xl
        - S10
        - S12
    find:
        gen:
            StaticGen:
                bus: BUS
                subidx: ID
    get:
        u:
            StaticGen:
                src: u
                idx: gen
        Sn:
            StaticGen:
                src: Sn
                idx: gen
        Vn:
            Bus:
                src: Vn
                idx: BUS
        ra:
            StaticGen:
                src: ra
                idx: gen
        xs:
            StaticGen:
                src: xs
                idx: gen
    outputs:
        u: u
        bus: BUS
        gen: gen
        Sn: Sn
        Vn: Vn
        D: D
        M: "GENROU.H; lambda x: 2 * x"
        ra: ra
        xl: Xl
        xd: Xd
        xq: Xq
        xd1: Xd1
        xd2: Xd2
        xq1: Xq1
        xq2: Xd2
        Td10: Td10
        Tq10: Tq10
        Td20: Td20
        Tq20: Tq20
        S10: S10
        S12: S12

# Exciter models
EXDC2:
    inputs:
        - BUS
        - ID
        - TR
        - KA
        - TA
        - TB
        - TC
        - VRMAX
        - VRMIN
        - KE
        - TE
        - KF1
        - TF1
        - Switch
        - E1
        - SE1
        - E2
        - SE2
    destination: EXDC2
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TR: TR
        KA: KA
        TA: TA
        TB: TB
        TC: TC
        VRMAX: VRMAX
        VRMIN: VRMIN
        KE: KE
        TE: TE
        KF1: KF1
        TF1: TF1
        E1: E1
        SE1: SE1
        E2: E2
        SE2: SE2

IEEEX1:
    inputs:
        - BUS
        - ID
        - TR
        - KA
        - TA
        - TB
        - TC
        - VRMAX
        - VRMIN
        - KE
        - TE
        - KF1
        - TF1
        - Switch
        - E1
        - SE1
        - E2
        - SE2
    destination: IEEEX1
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TR: TR
        KA: KA
        TA: TA
        TB: TB
        TC: TC
        VRMAX: VRMAX
        VRMIN: VRMIN
        KE: KE
        TE: TE
        KF1: KF1
        TF1: TF1
        E1: E1
        SE1: SE1
        E2: E2
        SE2: SE2

SEXS:
    inputs:
        - BUS
        - ID
        - TATB
        - TB
        - K
        - TE
        - EMIN
        - EMAX
    destination: SEXS
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TATB: TATB
        TB: TB
        K: K
        TE: TE
        EMIN: EMIN
        EMAX: EMAX

EXST1:
    inputs:
        - BUS
        - ID
        - TR
        - VIMAX
        - VIMIN
        - TC
        - TB
        - KA
        - TA
        - VRMAX
        - VRMIN
        - KC
        - KF
        - TF
    destination: EXST1
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TR: TR
        VIMAX: VIMAX
        VIMIN: VIMIN
        TC: TC
        TB: TB
        KA: KA
        TA: TA
        VRMAX: VRMAX
        VRMIN: VRMIN
        KC: KC
        KF: KF
        TF: TF

ESDC2A:
    inputs:
        - BUS
        - ID
        - TR
        - KA
        - TA
        - TB
        - TC
        - VRMAX
        - VRMIN
        - KE
        - TE
        - KF
        - TF1
        - Switch
        - E1
        - SE1
        - E2
        - SE2
    destination: ESDC2A
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TR: TR
        KA: KA
        TA: TA
        TB: TB
        TC: TC
        VRMAX: VRMAX
        VRMIN: VRMIN
        KE: KE
        TE: TE
        KF: KF
        TF1: TF1
        Switch: Switch
        E1: E1
        SE1: SE1
        E2: E2
        SE2: SE2

ESST3A:
    inputs:
        - BUS
        - ID
        - TR
        - VIMAX
        - VIMIN
        - KM
        - TC
        - TB
        - KA
        - TA
        - VRMAX
        - VRMIN
        - KG
        - KP
        - KI
        - VBMAX
        - KC
        - XL
        - VGMAX
        - THETAP
        - TM
        - VMMAX
        - VMMIN
    destination: ESST3A
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        TR: TR
        VIMAX: VIMAX
        VIMIN: VIMIN
        KM: KM
        TC: TC
        TB: TB
        KA: KA
        TA: TA
        VRMAX: VRMAX
        VRMIN: VRMIN
        KG: KG
        KP: KP
        KI: KI
        VBMAX: VBMAX
        KC: KC
        XL: XL
        VGMAX: VGMAX
        THETAP: THETAP
        TM: TM
        VMMAX: VMMAX
        VMMIN: VMMIN

TGOV1:
    inputs:
        - BUS
        - ID
        - R
        - T1
        - VMAX
        - VMIN
        - T2
        - T3
        - Dt
    destination: TGOV1
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
    outputs:
        syn: syn
        R: R
        T1: T1
        VMAX: VMAX
        VMIN: VMIN
        T2: T2
        T3: T3
        Dt: Dt

IEEEG1:
    inputs:
        - BUS
        - ID
        - BUS2
        - ID2
        - K
        - T1
        - T2
        - T3
        - UO
        - UC
        - PMAX
        - PMIN
        - T4
        - K1
        - K2
        - T5
        - K3
        - K4
        - T6
        - K5
        - K6
        - T7
        - K7
        - K8
    destination: IEEEG1
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
        syn2:
            SynGen:
                bus: BUS2
                subidx: ID2
                allow_none: 1
    outputs:
        syn: syn
        K: K
        T1: T1
        T2: T2
        T3: T3
        UO: UO
        UC: UC
        PMAX: PMAX
        PMIN: PMIN
        T4: T4
        K1: K1
        K2: K2
        T5: T5
        K3: K3
        K4: K4
        T6: T6
        K5: K5
        K6: K6
        T7: T7
        K7: K7
        K8: K8

IEEEST:
    inputs:
        - BUS
        - ID
        - MODE
        - BUSR
        - A1
        - A2
        - A3
        - A4
        - A5
        - A6
        - T1
        - T2
        - T3
        - T4
        - T5
        - T6
        - KS
        - LSMAX
        - LSMIN
        - VCU
        - VCL
    destination: IEEEST
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
        avr:
            Exciter:
                syn: syn
    outputs:
        avr: avr
        MODE: MODE
        busr: "IEEEST.BUSR; lambda x: [None if (i == 0) else i for i in x]"
        A1: A1
        A2: A2
        A3: A3
        A4: A4
        A5: A5
        A6: A6
        T1: T1
        T2: T2
        T3: T3
        T4: T4
        T5: T5
        T6: T6
        KS: KS
        LSMAX: LSMAX
        LSMIN: LSMIN
        VCU: VCU
        VCL: VCL

ST2CUT:
    inputs:
        - BUS
        - ID
        - MODE
        - BUSR
        - MODE2
        - BUSR2
        - K1
        - K2
        - T1
        - T2
        - T3
        - T4
        - T5
        - T6
        - T7
        - T8
        - T9
        - T10
        - LSMAX
        - LSMIN
        - VCU
        - VCL
    destination: ST2CUT
    find:
        syn:
            SynGen:
                bus: BUS
                subidx: ID
        avr:
            Exciter:
                syn: syn
    outputs:
        avr: avr
        MODE: MODE
        busr: "ST2CUT.BUSR; lambda x: [None if (i == 0) else i for i in x]"
        MODE2: MODE2
        busr2: "ST2CUT.BUSR2; lambda x: [None if (i == 0) else i for i in x]"
        K1: K1
        K2: K2
        T1: T1
        T2: T2
        T3: T3
        T4: T4
        T5: T5
        T6: T6
        T7: T7
        T8: T8
        T9: T9
        T10: T10
        LSMAX: LSMAX
        LSMIN: LSMIN
        VCU: VCU
        VCL: VCL

# === Custom Models ===
Toggler:
    inputs:
        - model
        - dev
        - t
    destination: Toggler
    outputs:
        model: model
        dev: dev
        t: t

Fault:
    inputs:
        - bus
        - tf
        - tc
        - xf
        - rf
    destination: Fault
    outputs:
        bus: bus
        tf: tf
        tc: tc
        xf: xf
        rf: rf
