# 100daysofverilog
Verilog Practice codes from Beginning to Advanced 

Day 1 : Basic Logic Gates  
Day 2 : Binary to Gray Converter, Gray to Binary Converter (4 bits)  
Day 3 : BCD to XS3 Converter, XS3 to BCD Converter (4 bits)  
Day 4 : Half Adder, Subtractor  
Day 5 : Full Adder, Subtractor  
Day 6 : Encoder 8x3 , Decoder 3x8  
Day 7 : Mux 4:1 , Demux 1:4   
Day 8 : Latches (D, SR, JK)  
Day 9 : FlipFlops (D, SR, JK)  
Day 10 : Asynchronous Up-Down Counter, Johnson Counter  
Day 11 : Clock Divider / Frequency Divider  
Day 12 : PWM generator  
Day 13 : Universal Shift Register  
Day 14 : Traffic Light Controller  
Day 15 : Arithmetic Logic Unit (ALU)  
Day 16 : Moore Non - Overlapping Sequence Detector  
Day 17 : Mealy Non - Overlapping Sequence Detector  
Day 18 : Moore Overlapping Sequence Detector  
Day 19 : Mealy Overlapping Sequence Detector  
Day 20 : UART Transmitter  
Day 21 : UART Reciever  
Day 22 : FIFO  
Day 23 : Single Port RAM  
Day 24 : Dual Port RAM  
