(footprint "CAP-EIA-7360" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp c324bf19-2bc2-4451-a74a-bf0184a98608)
  )
  (fp_text value "CAP-EIA-7360" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 8ee7852d-b12f-4c23-a886-64896143ac02)
  )
  (fp_poly (pts
      (xy -4.56 -3.4)
      (xy 4.56 -3.4)
      (xy 4.56 3.4)
      (xy -4.56 3.4)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp e939c7c0-5629-4a2f-ba6b-adf60e09ebfa))
  (fp_text reference ">Name" (at -2.54 -5.08 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp fd8ef678-2a5c-41c2-a742-d911f2c0fb8f)
  )
  (fp_text value ">Value" (at -2.54 -3.81 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 174c81df-40ae-45bd-bfcb-587080dbc4d7)
  )
  (fp_line (start 4.56 -2.165) (end 4.56 2.165) (layer "F.SilkS") (width 0.2) (tstamp bb623989-21ad-44e3-b997-3b5124039046))
  (fp_line (start -3.65 -3) (end 3.65 -3) (layer "F.SilkS") (width 0.127) (tstamp 0eb0e746-b541-4478-8dd9-e71ee787152e))
  (fp_line (start -3.65 3) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 847f4e3a-8e6c-43b9-b281-3c6c51ea2efa))
  (fp_line (start -3.65 -3) (end -3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 448baff2-964e-4cc3-b2c3-3f48af866780))
  (fp_line (start 3.65 -3) (end 3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 5b2867c4-2eda-4e12-bffe-50ff024c5434))
  (fp_line (start -3.65 2.2515) (end -3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 798d1b7c-c310-4fbe-9138-ab45769ec350))
  (fp_line (start 3.65 2.2515) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp e832e09e-d8e5-40bd-82ac-e10d2e126243))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 15e258c0-083b-4509-af2e-c0cc9a9947cd))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 785ada7d-0b27-4ebc-81e7-bdcbd4811107))
)
