LSE_CPS_ID_1 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:2[12:17]"
LSE_CPS_ID_2 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:3[12:16]"
LSE_CPS_ID_3 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:2[12:17]"
LSE_CPS_ID_4 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:3[12:16]"
LSE_CPS_ID_5 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:2[12:17]"
LSE_CPS_ID_6 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:2[12:17]"
LSE_CPS_ID_7 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:11[14:23]"
LSE_CPS_ID_8 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:12[8:12]"
LSE_CPS_ID_9 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:11[14:23]"
LSE_CPS_ID_10 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:11[14:23]"
LSE_CPS_ID_11 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:11[14:23]"
LSE_CPS_ID_12 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:10[12:20]"
LSE_CPS_ID_13 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:10[12:20]"
LSE_CPS_ID_14 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:10[12:20]"
LSE_CPS_ID_15 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:9[7:10]"
LSE_CPS_ID_16 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:8[7:12]"
LSE_CPS_ID_17 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:7[7:14]"
LSE_CPS_ID_18 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:6[7:10]"
LSE_CPS_ID_19 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:5[7:12]"
LSE_CPS_ID_20 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:4[7:12]"
LSE_CPS_ID_21 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:27[12:69]"
LSE_CPS_ID_22 "d:/rtl_fpga/verilog/aula26_datapath/flipflop_d.v:8[7] 13[4]"
LSE_CPS_ID_23 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:25[9:83]"
LSE_CPS_ID_24 "d:/rtl_fpga/verilog/aula26_datapath/demux12.v:8[15:24]"
LSE_CPS_ID_25 "d:/rtl_fpga/verilog/aula26_datapath/demux12.v:9[15:23]"
LSE_CPS_ID_26 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:7[7:14]"
LSE_CPS_ID_27 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:26[12:69]"
LSE_CPS_ID_28 "d:/rtl_fpga/verilog/aula26_datapath/flipflop_d.v:8[7] 13[4]"
LSE_CPS_ID_29 "d:/rtl_fpga/verilog/aula26_datapath/flipflop_d.v:8[7] 13[4]"
LSE_CPS_ID_30 "d:/rtl_fpga/verilog/aula26_datapath/flipflop_d.v:8[7] 13[4]"
LSE_CPS_ID_31 "d:/rtl_fpga/verilog/aula26_datapath/flipflop_d.v:8[7] 13[4]"
LSE_CPS_ID_32 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:23[7:72]"
LSE_CPS_ID_33 "d:/rtl_fpga/verilog/aula26_datapath/mux21.v:12[8] 14[6]"
LSE_CPS_ID_34 "d:/rtl_fpga/verilog/aula26_datapath/mux21.v:12[8] 14[6]"
LSE_CPS_ID_35 "d:/rtl_fpga/verilog/aula26_datapath/mux21.v:12[8] 14[6]"
LSE_CPS_ID_36 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:24[11:91]"
LSE_CPS_ID_37 "d:/rtl_fpga/verilog/aula26_datapath/reg_4bits.v:11[7] 26[4]"
LSE_CPS_ID_38 "d:/rtl_fpga/verilog/aula26_datapath/reg_4bits.v:11[7] 26[4]"
LSE_CPS_ID_39 "d:/rtl_fpga/verilog/aula26_datapath/reg_4bits.v:11[7] 26[4]"
LSE_CPS_ID_40 "d:/rtl_fpga/verilog/aula26_datapath/reg_4bits.v:11[7] 26[4]"
LSE_CPS_ID_41 "d:/rtl_fpga/verilog/aula26_datapath/top_model.v:29[10:105]"
LSE_CPS_ID_42 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:17[25:28]"
LSE_CPS_ID_43 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:16[32:37]"
LSE_CPS_ID_44 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:15[27:34]"
LSE_CPS_ID_45 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:17[25:28]"
LSE_CPS_ID_46 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:17[25:28]"
LSE_CPS_ID_47 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:16[32:37]"
LSE_CPS_ID_48 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:16[32:37]"
LSE_CPS_ID_49 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:9[1] 22[5]"
LSE_CPS_ID_50 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:16[32:37]"
LSE_CPS_ID_51 "d:/rtl_fpga/verilog/aula26_datapath/impl1/source/ula2.v:16[32:37]"
