{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743254895507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743254895508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 29 20:28:15 2025 " "Processing started: Sat Mar 29 20:28:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743254895508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254895508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_compare_select_unit -c add_compare_select_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_compare_select_unit -c add_compare_select_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254895508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743254895682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743254895683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_compare_select_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_compare_select_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_compare_select_unit " "Found entity 1: add_compare_select_unit" {  } { { "add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/add_compare_select_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254902346 ""} { "Info" "ISGN_ENTITY_NAME" "2 ACSU " "Found entity 2: ACSU" {  } { { "add_compare_select_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/add_compare_select_unit.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254902346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254902346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Add_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Add_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_unit " "Found entity 1: Add_unit" {  } { { "Add_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/Add_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254902346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254902346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Compare_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Compare_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Compare_unit " "Found entity 1: Compare_unit" {  } { { "Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/Compare_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254902347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254902347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743254902347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254902347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_compare_select_unit " "Elaborating entity \"add_compare_select_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743254902374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACSU ACSU:ACSU0 " "Elaborating entity \"ACSU\" for hierarchy \"ACSU:ACSU0\"" {  } { { "add_compare_select_unit.sv" "ACSU0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/add_compare_select_unit.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254902375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_unit ACSU:ACSU0\|Add_unit:ADD0 " "Elaborating entity \"Add_unit\" for hierarchy \"ACSU:ACSU0\|Add_unit:ADD0\"" {  } { { "add_compare_select_unit.sv" "ADD0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/add_compare_select_unit.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254902375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ACSU:ACSU0\|Add_unit:ADD0\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"ACSU:ACSU0\|Add_unit:ADD0\|full_adder:FA0\"" {  } { { "Add_unit.sv" "FA0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/Add_unit.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254902376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compare_unit ACSU:ACSU0\|Compare_unit:CP0 " "Elaborating entity \"Compare_unit\" for hierarchy \"ACSU:ACSU0\|Compare_unit:CP0\"" {  } { { "add_compare_select_unit.sv" "CP0" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/add_compare_select_unit.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254902380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Compare_unit.sv(6) " "Verilog HDL assignment warning at Compare_unit.sv(6): truncated value with size 2 to match size of target (1)" {  } { { "Compare_unit.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/do-an-1/src/04_synth/ACSU/Compare_unit.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743254902381 "|add_compare_select_unit|ACSU:ACSU0|Compare_unit:CP0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743254902804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743254903276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743254903276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743254903358 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743254903358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743254903358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743254903358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743254903371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 29 20:28:23 2025 " "Processing ended: Sat Mar 29 20:28:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743254903371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743254903371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743254903371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743254903371 ""}
