// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "11/19/2022 08:55:18"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Giraffe_ADC (
	clk_50M,
	nrst,
	calib_ena_FPGA,
	sw_NOWA,
	LED_out,
	LED_cnt_send,
	LED_state,
	tx2M,
	rstn_adc,
	clk_adc,
	calib_ena_adc,
	adc_ena,
	NOWA_adc,
	adc_ack,
	adc_ack_sub,
	dout_adc,
	cap_rstn);
input 	clk_50M;
input 	nrst;
input 	calib_ena_FPGA;
input 	[8:0] sw_NOWA;
output 	[3:0] LED_out;
output 	[17:0] LED_cnt_send;
output 	[3:0] LED_state;
output 	tx2M;
output 	rstn_adc;
output 	clk_adc;
output 	calib_ena_adc;
output 	adc_ena;
output 	[8:0] NOWA_adc;
input 	adc_ack;
input 	adc_ack_sub;
input 	[5:0] dout_adc;
output 	cap_rstn;

// Design Ports Information
// LED_out[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_out[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_cnt_send[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_state[0]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_state[1]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_state[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LED_state[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// tx2M	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// rstn_adc	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// clk_adc	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// calib_ena_adc	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// adc_ena	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[0]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[4]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[5]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[6]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[7]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// NOWA_adc[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// cap_rstn	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// calib_ena_FPGA	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nrst	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_ack	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// adc_ack_sub	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw_NOWA[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[1]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[3]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[0]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dout_adc[4]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Giraffe_ADC_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \nrst~input_o ;
wire \clk_50M~input_o ;
wire \u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Add4~0_combout ;
wire \Add4~7 ;
wire \Add4~8_combout ;
wire \cnt_ena_period~0_combout ;
wire \Equal0~0_combout ;
wire \leds_reset~0_combout ;
wire \cnt_reset[9]~48 ;
wire \cnt_reset[10]~50_combout ;
wire \clk_50M~inputclkctrl_outclk ;
wire \cs.IDLE~feeder_combout ;
wire \cs.IDLE~q ;
wire \ns.RESET~1_combout ;
wire \cs.RESET~q ;
wire \ns.RESET~0_combout ;
wire \leds_reset~1_combout ;
wire \cnt_reset[10]~51 ;
wire \cnt_reset[11]~52_combout ;
wire \cnt_reset[11]~53 ;
wire \cnt_reset[12]~54_combout ;
wire \cnt_reset[12]~55 ;
wire \cnt_reset[13]~56_combout ;
wire \cnt_reset[13]~57 ;
wire \cnt_reset[14]~58_combout ;
wire \cnt_reset[14]~59 ;
wire \cnt_reset[15]~60_combout ;
wire \cnt_reset[15]~61 ;
wire \cnt_reset[16]~62_combout ;
wire \cnt_reset[16]~63 ;
wire \cnt_reset[17]~64_combout ;
wire \cnt_reset[17]~65 ;
wire \cnt_reset[18]~66_combout ;
wire \cnt_reset[18]~67 ;
wire \cnt_reset[19]~68_combout ;
wire \cnt_reset[19]~69 ;
wire \cnt_reset[20]~70_combout ;
wire \cnt_reset[20]~71 ;
wire \cnt_reset[21]~72_combout ;
wire \cnt_reset[21]~73 ;
wire \cnt_reset[22]~74_combout ;
wire \cnt_reset[22]~75 ;
wire \cnt_reset[23]~76_combout ;
wire \cnt_reset[23]~77 ;
wire \cnt_reset[24]~78_combout ;
wire \cnt_reset[24]~79 ;
wire \cnt_reset[25]~80_combout ;
wire \cnt_reset[25]~81 ;
wire \cnt_reset[26]~82_combout ;
wire \cnt_reset[26]~83 ;
wire \cnt_reset[27]~84_combout ;
wire \cnt_reset[27]~85 ;
wire \cnt_reset[28]~86_combout ;
wire \cnt_reset[28]~87 ;
wire \cnt_reset[29]~88_combout ;
wire \cnt_reset[29]~89 ;
wire \cnt_reset[30]~90_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~4_combout ;
wire \Equal0~3_combout ;
wire \Equal0~7_combout ;
wire \cnt_reset[30]~91 ;
wire \cnt_reset[31]~92_combout ;
wire \Equal0~8_combout ;
wire \Equal0~9_combout ;
wire \cnt_reset[0]~49_combout ;
wire \cnt_reset[1]~31_combout ;
wire \cnt_reset[1]~32 ;
wire \cnt_reset[2]~33_combout ;
wire \cnt_reset[2]~34 ;
wire \cnt_reset[3]~35_combout ;
wire \cnt_reset[3]~36 ;
wire \cnt_reset[4]~37_combout ;
wire \cnt_reset[4]~38 ;
wire \cnt_reset[5]~39_combout ;
wire \cnt_reset[5]~40 ;
wire \cnt_reset[6]~41_combout ;
wire \cnt_reset[6]~42 ;
wire \cnt_reset[7]~43_combout ;
wire \cnt_reset[7]~44 ;
wire \cnt_reset[8]~45_combout ;
wire \cnt_reset[8]~46 ;
wire \cnt_reset[9]~47_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \ns.SAMPLE~0_combout ;
wire \ns.SAMPLE~1_combout ;
wire \cnt_ena[16]~63 ;
wire \cnt_ena[17]~64_combout ;
wire \cnt_ena[17]~65 ;
wire \cnt_ena[18]~66_combout ;
wire \cnt_ena[18]~67 ;
wire \cnt_ena[19]~68_combout ;
wire \cnt_ena[19]~69 ;
wire \cnt_ena[20]~70_combout ;
wire \cnt_ena[20]~71 ;
wire \cnt_ena[21]~72_combout ;
wire \cnt_ena[21]~73 ;
wire \cnt_ena[22]~74_combout ;
wire \cnt_ena[22]~75 ;
wire \cnt_ena[23]~76_combout ;
wire \cnt_ena[23]~77 ;
wire \cnt_ena[24]~78_combout ;
wire \cnt_ena[24]~79 ;
wire \cnt_ena[25]~80_combout ;
wire \cnt_ena[25]~81 ;
wire \cnt_ena[26]~82_combout ;
wire \cnt_ena[26]~83 ;
wire \cnt_ena[27]~84_combout ;
wire \cnt_ena[27]~85 ;
wire \cnt_ena[28]~86_combout ;
wire \always1~0_combout ;
wire \cnt_received[15]~63 ;
wire \cnt_received[16]~64_combout ;
wire \cnt_received[0]~35_combout ;
wire \cnt_received[16]~65 ;
wire \cnt_received[17]~66_combout ;
wire \cnt_received[17]~67 ;
wire \cnt_received[18]~68_combout ;
wire \cnt_received[18]~69 ;
wire \cnt_received[19]~70_combout ;
wire \cnt_received[19]~71 ;
wire \cnt_received[20]~72_combout ;
wire \cnt_received[20]~73 ;
wire \cnt_received[21]~74_combout ;
wire \cnt_received[21]~75 ;
wire \cnt_received[22]~76_combout ;
wire \cnt_received[22]~77 ;
wire \cnt_received[23]~78_combout ;
wire \cnt_received[23]~79 ;
wire \cnt_received[24]~80_combout ;
wire \cnt_received[24]~81 ;
wire \cnt_received[25]~82_combout ;
wire \cnt_received[25]~83 ;
wire \cnt_received[26]~84_combout ;
wire \always1~15_combout ;
wire \cnt_received[26]~85 ;
wire \cnt_received[27]~86_combout ;
wire \cnt_received[27]~87 ;
wire \cnt_received[28]~88_combout ;
wire \cnt_received[28]~89 ;
wire \cnt_received[29]~90_combout ;
wire \cnt_received[29]~91 ;
wire \cnt_received[30]~92_combout ;
wire \always1~16_combout ;
wire \cnt_received[30]~93 ;
wire \cnt_received[31]~94_combout ;
wire \always1~14_combout ;
wire \always1~17_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \adc_ack~input_o ;
wire \adc_ack_sub~input_o ;
wire \ack_unit~combout ;
wire \ack_unit_delay~q ;
wire \cnt_received[0]~31_combout ;
wire \cnt_received[0]~32_combout ;
wire \cnt_received[1]~33_combout ;
wire \cnt_received[1]~34 ;
wire \cnt_received[2]~36_combout ;
wire \cnt_received[2]~37 ;
wire \cnt_received[3]~38_combout ;
wire \cnt_received[3]~39 ;
wire \cnt_received[4]~40_combout ;
wire \cnt_received[4]~41 ;
wire \cnt_received[5]~42_combout ;
wire \cnt_received[5]~43 ;
wire \cnt_received[6]~44_combout ;
wire \cnt_received[6]~45 ;
wire \cnt_received[7]~46_combout ;
wire \cnt_received[7]~47 ;
wire \cnt_received[8]~48_combout ;
wire \cnt_received[8]~49 ;
wire \cnt_received[9]~50_combout ;
wire \cnt_received[9]~51 ;
wire \cnt_received[10]~52_combout ;
wire \cnt_received[10]~53 ;
wire \cnt_received[11]~54_combout ;
wire \cnt_received[11]~55 ;
wire \cnt_received[12]~56_combout ;
wire \cnt_received[12]~57 ;
wire \cnt_received[13]~58_combout ;
wire \cnt_received[13]~59 ;
wire \cnt_received[14]~60_combout ;
wire \cnt_received[14]~61 ;
wire \cnt_received[15]~62_combout ;
wire \always1~11_combout ;
wire \always1~12_combout ;
wire \always1~10_combout ;
wire \cnt_ena[28]~87 ;
wire \cnt_ena[29]~89_combout ;
wire \cnt_ena[29]~90 ;
wire \cnt_ena[30]~91_combout ;
wire \cnt_ena[30]~92 ;
wire \cnt_ena[31]~93_combout ;
wire \always1~8_combout ;
wire \always1~9_combout ;
wire \always1~13_combout ;
wire \always1~5_combout ;
wire \cnt_ena[1]~32_combout ;
wire \always1~6_combout ;
wire \always1~4_combout ;
wire \always1~2_combout ;
wire \always1~1_combout ;
wire \always1~3_combout ;
wire \always1~7_combout ;
wire \always1~19_combout ;
wire \always1~18_combout ;
wire \always1~20_combout ;
wire \always1~21_combout ;
wire \cs.SAMPLE~q ;
wire \comb~0_combout ;
wire \cnt_ena_period[0]~1_combout ;
wire \Add4~9 ;
wire \Add4~10_combout ;
wire \Add4~11 ;
wire \Add4~12_combout ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \Equal6~0_combout ;
wire \cnt_ena_period~3_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \Add4~3 ;
wire \Add4~4_combout ;
wire \Add4~5 ;
wire \Add4~6_combout ;
wire \cnt_ena_period~2_combout ;
wire \Equal6~1_combout ;
wire \cnt_ena[31]~31_combout ;
wire \cnt_ena[0]~88_combout ;
wire \cnt_ena[1]~33 ;
wire \cnt_ena[2]~34_combout ;
wire \cnt_ena[2]~35 ;
wire \cnt_ena[3]~36_combout ;
wire \cnt_ena[3]~37 ;
wire \cnt_ena[4]~38_combout ;
wire \cnt_ena[4]~39 ;
wire \cnt_ena[5]~40_combout ;
wire \cnt_ena[5]~41 ;
wire \cnt_ena[6]~42_combout ;
wire \cnt_ena[6]~43 ;
wire \cnt_ena[7]~44_combout ;
wire \cnt_ena[7]~45 ;
wire \cnt_ena[8]~46_combout ;
wire \cnt_ena[8]~47 ;
wire \cnt_ena[9]~48_combout ;
wire \cnt_ena[9]~49 ;
wire \cnt_ena[10]~50_combout ;
wire \cnt_ena[10]~51 ;
wire \cnt_ena[11]~52_combout ;
wire \cnt_ena[11]~53 ;
wire \cnt_ena[12]~54_combout ;
wire \cnt_ena[12]~55 ;
wire \cnt_ena[13]~56_combout ;
wire \cnt_ena[13]~57 ;
wire \cnt_ena[14]~58_combout ;
wire \cnt_ena[14]~59 ;
wire \cnt_ena[15]~60_combout ;
wire \cnt_ena[15]~61 ;
wire \cnt_ena[16]~62_combout ;
wire \always1~22_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \leds_ena~0_combout ;
wire \leds_ena~q ;
wire \leds_received~0_combout ;
wire \leds_received~q ;
wire \uart_cnt_send[0]~1_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Equal3~3_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Equal3~1_combout ;
wire \Equal3~2_combout ;
wire \Equal3~4_combout ;
wire \cs.SEND~q ;
wire \ns.SEND~0_combout ;
wire \ns.SEND~1_combout ;
wire \Equal3~0_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \Add1~0_combout ;
wire \uart_cnt_clk~2_combout ;
wire \uart_cnt_clk[31]~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \uart_cnt_clk~6_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \uart_cnt_clk~5_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \uart_cnt_clk~4_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \uart_cnt_clk~3_combout ;
wire \Equal5~8_combout ;
wire \Equal5~9_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \uart_cnt_clk~1_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Equal5~5_combout ;
wire \Equal5~6_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Equal5~2_combout ;
wire \Equal5~3_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Equal5~1_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Add1~61 ;
wire \Add1~62_combout ;
wire \Equal5~0_combout ;
wire \Equal5~4_combout ;
wire \Equal5~7_combout ;
wire \Equal5~10_combout ;
wire \uart_cnt_send[0]~0_combout ;
wire \Equal3~6_combout ;
wire \Equal3~7_combout ;
wire \Equal3~5_combout ;
wire \Equal3~8_combout ;
wire \Equal3~9_combout ;
wire \ns.HOLD~1_combout ;
wire \cs.HOLD~q ;
wire \ns.HOLD~0_combout ;
wire \leds_uart~0_combout ;
wire \leds_uart~1_combout ;
wire \leds_uart~q ;
wire \leds_reset~q ;
wire \LED_state~0_combout ;
wire \LED_state~1_combout ;
wire \u_uart_tx|cnt_clk[0]~32_combout ;
wire \~GND~combout ;
wire \u_uart_tx|Selector7~0_combout ;
wire \u_uart_tx|cnt_bit[1]~5_combout ;
wire \u_uart_tx|Add1~2_combout ;
wire \u_uart_tx|cnt_bit[3]~4_combout ;
wire \u_uart_tx|Selector0~0_combout ;
wire \u_uart_tx|Selector3~2_combout ;
wire \u_uart_tx|cs.STOP~q ;
wire \u_uart_tx|cs.IDLE~q ;
wire \uart_wreq_reg~0_combout ;
wire \uart_wreq_reg~q ;
wire \u_uart_tx|cnt_bit[3]~2_combout ;
wire \u_uart_tx|cnt_clk[0]~33 ;
wire \u_uart_tx|cnt_clk[1]~34_combout ;
wire \u_uart_tx|cnt_clk[1]~35 ;
wire \u_uart_tx|cnt_clk[2]~36_combout ;
wire \u_uart_tx|cnt_clk[2]~37 ;
wire \u_uart_tx|cnt_clk[3]~38_combout ;
wire \u_uart_tx|cnt_clk[3]~39 ;
wire \u_uart_tx|cnt_clk[4]~40_combout ;
wire \u_uart_tx|cnt_clk[4]~41 ;
wire \u_uart_tx|cnt_clk[5]~42_combout ;
wire \u_uart_tx|cnt_clk[5]~43 ;
wire \u_uart_tx|cnt_clk[6]~44_combout ;
wire \u_uart_tx|cnt_clk[6]~45 ;
wire \u_uart_tx|cnt_clk[7]~46_combout ;
wire \u_uart_tx|cnt_clk[7]~47 ;
wire \u_uart_tx|cnt_clk[8]~48_combout ;
wire \u_uart_tx|cnt_clk[8]~49 ;
wire \u_uart_tx|cnt_clk[9]~50_combout ;
wire \u_uart_tx|cnt_clk[9]~51 ;
wire \u_uart_tx|cnt_clk[10]~52_combout ;
wire \u_uart_tx|cnt_clk[10]~53 ;
wire \u_uart_tx|cnt_clk[11]~54_combout ;
wire \u_uart_tx|cnt_clk[11]~55 ;
wire \u_uart_tx|cnt_clk[12]~56_combout ;
wire \u_uart_tx|cnt_clk[12]~57 ;
wire \u_uart_tx|cnt_clk[13]~58_combout ;
wire \u_uart_tx|cnt_clk[13]~59 ;
wire \u_uart_tx|cnt_clk[14]~60_combout ;
wire \u_uart_tx|cnt_clk[14]~61 ;
wire \u_uart_tx|cnt_clk[15]~62_combout ;
wire \u_uart_tx|cnt_clk[15]~63 ;
wire \u_uart_tx|cnt_clk[16]~64_combout ;
wire \u_uart_tx|cnt_clk[16]~65 ;
wire \u_uart_tx|cnt_clk[17]~66_combout ;
wire \u_uart_tx|cnt_clk[17]~67 ;
wire \u_uart_tx|cnt_clk[18]~68_combout ;
wire \u_uart_tx|cnt_clk[18]~69 ;
wire \u_uart_tx|cnt_clk[19]~70_combout ;
wire \u_uart_tx|cnt_clk[19]~71 ;
wire \u_uart_tx|cnt_clk[20]~72_combout ;
wire \u_uart_tx|cnt_clk[20]~73 ;
wire \u_uart_tx|cnt_clk[21]~74_combout ;
wire \u_uart_tx|cnt_clk[21]~75 ;
wire \u_uart_tx|cnt_clk[22]~76_combout ;
wire \u_uart_tx|cnt_clk[22]~77 ;
wire \u_uart_tx|cnt_clk[23]~78_combout ;
wire \u_uart_tx|cnt_clk[23]~79 ;
wire \u_uart_tx|cnt_clk[24]~80_combout ;
wire \u_uart_tx|cnt_clk[24]~81 ;
wire \u_uart_tx|cnt_clk[25]~82_combout ;
wire \u_uart_tx|cnt_clk[25]~83 ;
wire \u_uart_tx|cnt_clk[26]~84_combout ;
wire \u_uart_tx|cnt_clk[26]~85 ;
wire \u_uart_tx|cnt_clk[27]~86_combout ;
wire \u_uart_tx|cnt_clk[27]~87 ;
wire \u_uart_tx|cnt_clk[28]~88_combout ;
wire \u_uart_tx|always3~5_combout ;
wire \u_uart_tx|cnt_clk[28]~89 ;
wire \u_uart_tx|cnt_clk[29]~90_combout ;
wire \u_uart_tx|cnt_clk[29]~91 ;
wire \u_uart_tx|cnt_clk[30]~92_combout ;
wire \u_uart_tx|cnt_clk[30]~93 ;
wire \u_uart_tx|cnt_clk[31]~94_combout ;
wire \u_uart_tx|always3~6_combout ;
wire \u_uart_tx|always3~3_combout ;
wire \u_uart_tx|always3~0_combout ;
wire \u_uart_tx|always3~2_combout ;
wire \u_uart_tx|always3~1_combout ;
wire \u_uart_tx|always3~4_combout ;
wire \u_uart_tx|always3~7_combout ;
wire \u_uart_tx|always3~8_combout ;
wire \u_uart_tx|LessThan0~0_combout ;
wire \u_uart_tx|LessThan0~1_combout ;
wire \u_uart_tx|Add1~1_combout ;
wire \u_uart_tx|cnt_bit[2]~3_combout ;
wire \u_uart_tx|Selector3~0_combout ;
wire \u_uart_tx|Selector1~0_combout ;
wire \u_uart_tx|Selector1~1_combout ;
wire \u_uart_tx|cs.START~q ;
wire \u_uart_tx|Selector2~0_combout ;
wire \u_uart_tx|cs.DATA~q ;
wire \u_uart_tx|Selector3~1_combout ;
wire \u_uart_tx|Selector40~1_combout ;
wire \u_uart_tx|Add2~0_combout ;
wire \u_uart_tx|always3~10_combout ;
wire \u_uart_tx|always3~9_combout ;
wire \u_uart_tx|always3~11_combout ;
wire \u_uart_tx|always3~12_combout ;
wire \u_uart_tx|Selector43~0_combout ;
wire \u_uart_tx|Selector45~0_combout ;
wire \dout_adc[4]~input_o ;
wire \my_memory~5feeder_combout ;
wire \my_memory~24_combout ;
wire \my_memory~25_combout ;
wire \my_memory~22_combout ;
wire \my_memory~23_combout ;
wire \my_memory~26_combout ;
wire \my_memory~5_q ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[4]~4_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ;
wire \uart_cnt_send[0]~_wirecell_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[0]~3_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[1]~2_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~297_combout ;
wire \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~298_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~320_combout ;
wire \my_memory_rtl_0|auto_generated|address_reg_b[5]~5_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~295_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~294_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~291_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout ;
wire \my_memory~27_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~292_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~289_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~288_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~290_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~293_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~296_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~299_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a308~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a316~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~310_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a292~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a300~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~309_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~25_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~311_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a364~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a380~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~306_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a260~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a276~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~304_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a284~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a268~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~303_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a324~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a340~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~301_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a348~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a332~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~300_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~302_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~305_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a356~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a372~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~307_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~308_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~312_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a388~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~15_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~282_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~283_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~279_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~280_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~276_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~277_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~278_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~281_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~284_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~285_combout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~286_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~287_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[4]~16_combout ;
wire \my_memory~0feeder_combout ;
wire \my_memory~0_q ;
wire \uart_wdata_reg[4]~3_combout ;
wire \my_memory_rtl_0_bypass[43]~feeder_combout ;
wire \my_memory_rtl_0_bypass[37]~feeder_combout ;
wire \my_memory~20_combout ;
wire \my_memory_rtl_0_bypass[36]~feeder_combout ;
wire \my_memory~19_combout ;
wire \my_memory_rtl_0_bypass[20]~feeder_combout ;
wire \my_memory_rtl_0_bypass[19]~feeder_combout ;
wire \my_memory_rtl_0_bypass[17]~feeder_combout ;
wire \my_memory~14_combout ;
wire \my_memory_rtl_0_bypass[29]~feeder_combout ;
wire \my_memory_rtl_0_bypass[32]~feeder_combout ;
wire \my_memory~17_combout ;
wire \my_memory_rtl_0_bypass[28]~feeder_combout ;
wire \my_memory_rtl_0_bypass[27]~feeder_combout ;
wire \my_memory~16_combout ;
wire \my_memory_rtl_0_bypass[21]~feeder_combout ;
wire \my_memory_rtl_0_bypass[24]~feeder_combout ;
wire \my_memory_rtl_0_bypass[23]~feeder_combout ;
wire \my_memory~15_combout ;
wire \my_memory~18_combout ;
wire \my_memory_rtl_0_bypass[12]~feeder_combout ;
wire \my_memory_rtl_0_bypass[9]~feeder_combout ;
wire \my_memory~11_combout ;
wire \my_memory_rtl_0_bypass[2]~0_combout ;
wire \my_memory_rtl_0_bypass[3]~feeder_combout ;
wire \my_memory_rtl_0_bypass[1]~feeder_combout ;
wire \my_memory~9_combout ;
wire \my_memory_rtl_0_bypass[16]~feeder_combout ;
wire \my_memory~12_combout ;
wire \my_memory_rtl_0_bypass[8]~feeder_combout ;
wire \my_memory_rtl_0_bypass[5]~feeder_combout ;
wire \my_memory_rtl_0_bypass[7]~feeder_combout ;
wire \my_memory~10_combout ;
wire \my_memory~13_combout ;
wire \my_memory~21_combout ;
wire \uart_wdata_reg[7]~9_combout ;
wire \uart_wdata_reg[7]~8_combout ;
wire \uart_wdata_reg[7]~10_combout ;
wire \uart_wdata_reg[7]~11_combout ;
wire \u_uart_tx|Selector44~0_combout ;
wire \my_memory~8_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~208_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~209_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~206_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~203_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~202_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~204_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~205_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~207_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~210_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~211_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~212_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~213_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a295~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a303~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~235_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a311~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a319~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~236_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~237_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a383~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a367~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~232_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a375~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a359~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~233_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a287~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a271~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~229_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a351~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a335~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~226_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a327~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a343~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~227_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~228_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a263~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a279~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~230_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~231_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~234_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~217_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~214_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~215_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~216_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~218_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~219_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~221_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~220_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~222_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~223_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~224_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~318_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~225_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~238_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a391~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~11_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[7]~12_combout ;
wire \uart_wdata_reg[7]~2_combout ;
wire \my_memory_rtl_0_bypass[46]~feeder_combout ;
wire \u_uart_tx|Selector41~0_combout ;
wire \my_memory~7_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~248_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~246_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~245_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~240_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~239_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~241_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~242_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~243_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~244_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~247_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~249_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~250_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a390~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~13_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a358~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a374~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~270_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a350~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a334~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~263_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a342~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a326~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~264_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~265_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a278~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a262~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~267_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a286~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a270~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~266_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~268_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a382~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a366~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~269_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~271_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~261_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~260_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~319_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~258_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~257_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~251_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~252_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~253_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~254_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~255_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~256_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~259_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~262_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a310~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a318~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~273_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a302~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a294~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~272_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~274_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~275_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[6]~14_combout ;
wire \uart_wdata_reg[6]~1_combout ;
wire \my_memory_rtl_0_bypass[45]~feeder_combout ;
wire \u_uart_tx|Selector42~0_combout ;
wire \u_uart_tx|Mux0~2_combout ;
wire \dout_adc[5]~input_o ;
wire \my_memory~6feeder_combout ;
wire \my_memory~6_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~174_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~171_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~172_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~168_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~166_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~165_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~167_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~169_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~170_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~173_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~175_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~176_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a389~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~9_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~180_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~177_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~178_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~179_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~181_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~182_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~183_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~184_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~185_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~187_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~186_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~317_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~188_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a293~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a301~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~198_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a309~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a317~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~199_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~200_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a357~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a373~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~196_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a381~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a365~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~195_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a269~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a285~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~192_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a277~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a261~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~193_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a325~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a341~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~190_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a333~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a349~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~189_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~191_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~194_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~197_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~201_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[5]~10_combout ;
wire \uart_wdata_reg[5]~0_combout ;
wire \my_memory_rtl_0_bypass[44]~feeder_combout ;
wire \u_uart_tx|Selector43~1_combout ;
wire \u_uart_tx|Add1~0_combout ;
wire \u_uart_tx|Mux0~3_combout ;
wire \dout_adc[2]~input_o ;
wire \my_memory~3_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a290~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a298~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~124_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a314~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a306~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~125_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~126_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a282~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a266~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~118_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a322~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a338~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~116_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a346~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a330~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~115_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~117_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a258~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a274~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~119_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~120_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a354~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a370~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~122_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a362~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a378~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~121_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~123_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~109_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~110_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~106_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~107_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~103_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~104_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~105_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~108_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~111_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~112_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~113_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~315_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~114_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~127_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a386~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~5_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~100_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~101_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~97_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~98_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~94_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~95_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~91_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~92_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~93_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~96_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~99_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~102_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[2]~6_combout ;
wire \uart_wdata_reg[2]~5_combout ;
wire \my_memory_rtl_0_bypass[41]~feeder_combout ;
wire \u_uart_tx|Selector46~0_combout ;
wire \dout_adc[3]~input_o ;
wire \my_memory~4feeder_combout ;
wire \my_memory~4_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a267~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a283~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~81_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a339~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a323~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~79_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a331~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a347~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~78_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~80_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a275~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a259~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~82_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~83_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a363~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a379~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~84_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a371~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a355~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~85_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~86_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a291~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a299~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~87_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a307~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a315~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~88_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~89_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~70_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~69_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~67_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~66_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~68_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~71_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~72_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~73_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~74_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~75_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~76_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~314_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~77_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~90_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~63_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~58_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~57_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~54_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~55_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~56_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~59_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~60_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~61_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~62_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~64_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~65_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a387~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~3_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[3]~4_combout ;
wire \uart_wdata_reg[3]~6_combout ;
wire \my_memory_rtl_0_bypass[42]~feeder_combout ;
wire \u_uart_tx|Selector45~1_combout ;
wire \u_uart_tx|Mux0~0_combout ;
wire \dout_adc[0]~input_o ;
wire \my_memory~1feeder_combout ;
wire \my_memory~1_q ;
wire \my_memory_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~134_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~135_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~129_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~128_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~130_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~131_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~132_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~133_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~136_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~138_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~137_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~139_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a272~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a256~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~156_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a280~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a264~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~155_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a344~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a328~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~152_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a320~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a336~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~153_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~154_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~157_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a360~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a376~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~158_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a352~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a368~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~159_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~160_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a304~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a312~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~162_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a296~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a288~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~161_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~163_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~150_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~149_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~316_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~140_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~141_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~142_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~143_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~144_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~145_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~146_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~147_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~148_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~151_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~164_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a384~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~7_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[0]~8_combout ;
wire \uart_wdata_reg[0]~7_combout ;
wire \my_memory_rtl_0_bypass[39]~feeder_combout ;
wire \u_uart_tx|Selector48~0_combout ;
wire \dout_adc[1]~input_o ;
wire \my_memory_rtl_0|auto_generated|ram_block1a385~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~26_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~27_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~22_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~23_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~19_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~20_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~17_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~16_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~18_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~21_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~24_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~28_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a305~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a289~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~51_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a297~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a313~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~50_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~52_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a361~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a377~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~47_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a337~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a321~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~42_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a345~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a329~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~41_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~43_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a257~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a273~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~45_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a265~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a281~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~44_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~46_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a369~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a353~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~48_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~49_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~39_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~38_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~313_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~35_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~36_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~33_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~30_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~29_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~31_combout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~32_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~34_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~37_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~40_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|_~53_combout ;
wire \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ;
wire \my_memory~2feeder_combout ;
wire \my_memory~2_q ;
wire \uart_wdata_reg[1]~4_combout ;
wire \my_memory_rtl_0_bypass[40]~feeder_combout ;
wire \u_uart_tx|Selector47~0_combout ;
wire \u_uart_tx|Mux0~1_combout ;
wire \u_uart_tx|Selector40~0_combout ;
wire \u_uart_tx|Selector40~2_combout ;
wire \u_uart_tx|tx_reg~q ;
wire \nrst_reg~q ;
wire \calib_ena_FPGA~input_o ;
wire \adc_ena_reg~0_combout ;
wire \adc_ena_reg~q ;
wire \sw_NOWA[0]~input_o ;
wire \NOWA_adc_reg[0]~feeder_combout ;
wire \sw_NOWA[1]~input_o ;
wire \NOWA_adc_reg[1]~feeder_combout ;
wire \sw_NOWA[2]~input_o ;
wire \NOWA_adc_reg[2]~feeder_combout ;
wire \sw_NOWA[3]~input_o ;
wire \NOWA_adc_reg[3]~feeder_combout ;
wire \sw_NOWA[4]~input_o ;
wire \sw_NOWA[5]~input_o ;
wire \sw_NOWA[6]~input_o ;
wire \NOWA_adc_reg[6]~feeder_combout ;
wire \sw_NOWA[7]~input_o ;
wire \sw_NOWA[8]~input_o ;
wire \NOWA_adc_reg[8]~feeder_combout ;
wire [5:0] \my_memory_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \u_uart_tx|cnt_bit ;
wire [4:0] \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] cnt_received;
wire [31:0] \u_uart_tx|cnt_clk ;
wire [31:0] cnt_reset;
wire [31:0] cnt_ena;
wire [7:0] uart_wdata_reg;
wire [8:0] NOWA_adc_reg;
wire [31:0] uart_cnt_send;
wire [7:0] \u_uart_tx|wdata_reg ;
wire [7:0] cnt_ena_period;
wire [31:0] uart_cnt_clk;
wire [0:46] my_memory_rtl_0_bypass;
wire [5:0] \my_memory_rtl_0|auto_generated|addr_store_b ;

wire [4:0] \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a385_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a345_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a377_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a361_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a369_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a353_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a387_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a347_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a379_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a363_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a371_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a355_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a386_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a346_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a338_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a378_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a362_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a370_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a354_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a384_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a344_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a376_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a360_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a368_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a352_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a389_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a349_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a341_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a381_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a365_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a373_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a357_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a391_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a351_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a343_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a383_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a367_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a375_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a359_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a390_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a350_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a342_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a382_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a366_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a374_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a358_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a388_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a348_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a340_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a380_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a364_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a372_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a356_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ;
wire [0:0] \my_memory_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ;

assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [0] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [1] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [2] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [3] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [4] = \u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \my_memory_rtl_0|auto_generated|ram_block1a385~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a385_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a217~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a201~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a209~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a193~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a153~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a137~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a145~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a129~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a249~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a233~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a241~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a225~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a169~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a161~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a185~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a177~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a345~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a345_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a329~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a337~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a321~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a281~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a265~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a273~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a257~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a377~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a377_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a361~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a361_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a369~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a369_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a353~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a353_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a313~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a297~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a305~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a289~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a387~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a387_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a219~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a203~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a211~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a195~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a155~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a139~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a147~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a131~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a251~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a235~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a243~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a227~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a171~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a163~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a187~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a179~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a347~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a347_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a331~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a339~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a323~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a283~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a267~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a275~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a259~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a379~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a379_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a363~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a363_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a371~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a371_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a355~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a355_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a299~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a291~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a315~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a307~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a386~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a386_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a218~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a202~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a210~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a194~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a154~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a138~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a146~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a130~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a250~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a234~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a242~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a226~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a170~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a162~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a186~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a178~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a346~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a346_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a330~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a338~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a338_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a322~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a282~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a266~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a274~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a258~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a378~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a378_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a362~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a362_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a370~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a370_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a354~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a354_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a298~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a290~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a314~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a306~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a384~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a384_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a216~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a200~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a208~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a192~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a152~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a136~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a144~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a128~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a248~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a232~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a240~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a224~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a168~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a160~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a184~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a176~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a344~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a344_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a328~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a336~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a320~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a280~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a264~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a272~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a256~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a376~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a376_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a360~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a360_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a368~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a368_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a352~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a352_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a296~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a288~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a312~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a304~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a389~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a389_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a221~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a205~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a213~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a197~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a157~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a141~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a149~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a133~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a253~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a237~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a245~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a229~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a173~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a165~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a189~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a181~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a349~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a349_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a333~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a341~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a341_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a325~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a285~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a269~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a277~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a261~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a381~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a381_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a365~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a365_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a373~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a373_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a357~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a357_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a301~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a293~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a317~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a309~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a391~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a391_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a223~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a207~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a215~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a199~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a159~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a143~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a151~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a135~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a255~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a239~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a247~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a231~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a175~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a167~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a191~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a183~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a351~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a351_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a335~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a343~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a343_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a327~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a287~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a271~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a279~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a263~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a383~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a383_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a367~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a367_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a375~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a375_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a359~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a359_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a303~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a295~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a319~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a311~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a390~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a390_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a222~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a206~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a214~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a198~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a158~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a142~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a150~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a134~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a254~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a238~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a246~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a230~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a174~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a166~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a190~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a182~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a350~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a350_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a334~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a342~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a342_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a326~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a286~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a270~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a278~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a262~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a382~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a382_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a366~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a366_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a374~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a374_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a358~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a358_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a302~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a294~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a318~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a310~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a388~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a388_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a220~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a204~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a212~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a196~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a156~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a140~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a148~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a132~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a252~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a236~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a244~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a228~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a172~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a164~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a188~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a180~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a348~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a348_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a332~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a340~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a340_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a324~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a284~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a268~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a276~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a260~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a380~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a380_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a364~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a364_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a372~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a372_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a356~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a356_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a300~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a292~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a316~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus [0];

assign \my_memory_rtl_0|auto_generated|ram_block1a308~portbdataout  = \my_memory_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LED_out[0]~output (
	.i(\leds_ena~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[0]),
	.obar());
// synopsys translate_off
defparam \LED_out[0]~output .bus_hold = "false";
defparam \LED_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LED_out[1]~output (
	.i(\leds_received~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[1]),
	.obar());
// synopsys translate_off
defparam \LED_out[1]~output .bus_hold = "false";
defparam \LED_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LED_out[2]~output (
	.i(\leds_uart~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[2]),
	.obar());
// synopsys translate_off
defparam \LED_out[2]~output .bus_hold = "false";
defparam \LED_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LED_out[3]~output (
	.i(\leds_reset~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_out[3]),
	.obar());
// synopsys translate_off
defparam \LED_out[3]~output .bus_hold = "false";
defparam \LED_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LED_cnt_send[0]~output (
	.i(cnt_received[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[0]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[0]~output .bus_hold = "false";
defparam \LED_cnt_send[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LED_cnt_send[1]~output (
	.i(cnt_received[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[1]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[1]~output .bus_hold = "false";
defparam \LED_cnt_send[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LED_cnt_send[2]~output (
	.i(cnt_received[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[2]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[2]~output .bus_hold = "false";
defparam \LED_cnt_send[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LED_cnt_send[3]~output (
	.i(cnt_received[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[3]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[3]~output .bus_hold = "false";
defparam \LED_cnt_send[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LED_cnt_send[4]~output (
	.i(cnt_received[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[4]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[4]~output .bus_hold = "false";
defparam \LED_cnt_send[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LED_cnt_send[5]~output (
	.i(cnt_received[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[5]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[5]~output .bus_hold = "false";
defparam \LED_cnt_send[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LED_cnt_send[6]~output (
	.i(cnt_received[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[6]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[6]~output .bus_hold = "false";
defparam \LED_cnt_send[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LED_cnt_send[7]~output (
	.i(cnt_received[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[7]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[7]~output .bus_hold = "false";
defparam \LED_cnt_send[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LED_cnt_send[8]~output (
	.i(cnt_received[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[8]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[8]~output .bus_hold = "false";
defparam \LED_cnt_send[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LED_cnt_send[9]~output (
	.i(cnt_received[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[9]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[9]~output .bus_hold = "false";
defparam \LED_cnt_send[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LED_cnt_send[10]~output (
	.i(cnt_received[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[10]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[10]~output .bus_hold = "false";
defparam \LED_cnt_send[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LED_cnt_send[11]~output (
	.i(cnt_received[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[11]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[11]~output .bus_hold = "false";
defparam \LED_cnt_send[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LED_cnt_send[12]~output (
	.i(cnt_received[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[12]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[12]~output .bus_hold = "false";
defparam \LED_cnt_send[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LED_cnt_send[13]~output (
	.i(cnt_received[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[13]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[13]~output .bus_hold = "false";
defparam \LED_cnt_send[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LED_cnt_send[14]~output (
	.i(cnt_received[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[14]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[14]~output .bus_hold = "false";
defparam \LED_cnt_send[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LED_cnt_send[15]~output (
	.i(cnt_received[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[15]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[15]~output .bus_hold = "false";
defparam \LED_cnt_send[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LED_cnt_send[16]~output (
	.i(cnt_received[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[16]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[16]~output .bus_hold = "false";
defparam \LED_cnt_send[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LED_cnt_send[17]~output (
	.i(cnt_received[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_cnt_send[17]),
	.obar());
// synopsys translate_off
defparam \LED_cnt_send[17]~output .bus_hold = "false";
defparam \LED_cnt_send[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LED_state[0]~output (
	.i(\LED_state~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_state[0]),
	.obar());
// synopsys translate_off
defparam \LED_state[0]~output .bus_hold = "false";
defparam \LED_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LED_state[1]~output (
	.i(\LED_state~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_state[1]),
	.obar());
// synopsys translate_off
defparam \LED_state[1]~output .bus_hold = "false";
defparam \LED_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LED_state[2]~output (
	.i(\cs.RESET~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_state[2]),
	.obar());
// synopsys translate_off
defparam \LED_state[2]~output .bus_hold = "false";
defparam \LED_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LED_state[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED_state[3]),
	.obar());
// synopsys translate_off
defparam \LED_state[3]~output .bus_hold = "false";
defparam \LED_state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \tx2M~output (
	.i(!\u_uart_tx|tx_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tx2M),
	.obar());
// synopsys translate_off
defparam \tx2M~output .bus_hold = "false";
defparam \tx2M~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \rstn_adc~output (
	.i(!\nrst_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rstn_adc),
	.obar());
// synopsys translate_off
defparam \rstn_adc~output .bus_hold = "false";
defparam \rstn_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \clk_adc~output (
	.i(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_adc),
	.obar());
// synopsys translate_off
defparam \clk_adc~output .bus_hold = "false";
defparam \clk_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \calib_ena_adc~output (
	.i(\calib_ena_FPGA~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(calib_ena_adc),
	.obar());
// synopsys translate_off
defparam \calib_ena_adc~output .bus_hold = "false";
defparam \calib_ena_adc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \adc_ena~output (
	.i(\adc_ena_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adc_ena),
	.obar());
// synopsys translate_off
defparam \adc_ena~output .bus_hold = "false";
defparam \adc_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \NOWA_adc[0]~output (
	.i(NOWA_adc_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[0]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[0]~output .bus_hold = "false";
defparam \NOWA_adc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \NOWA_adc[1]~output (
	.i(NOWA_adc_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[1]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[1]~output .bus_hold = "false";
defparam \NOWA_adc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \NOWA_adc[2]~output (
	.i(NOWA_adc_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[2]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[2]~output .bus_hold = "false";
defparam \NOWA_adc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \NOWA_adc[3]~output (
	.i(NOWA_adc_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[3]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[3]~output .bus_hold = "false";
defparam \NOWA_adc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \NOWA_adc[4]~output (
	.i(NOWA_adc_reg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[4]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[4]~output .bus_hold = "false";
defparam \NOWA_adc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \NOWA_adc[5]~output (
	.i(NOWA_adc_reg[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[5]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[5]~output .bus_hold = "false";
defparam \NOWA_adc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \NOWA_adc[6]~output (
	.i(NOWA_adc_reg[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[6]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[6]~output .bus_hold = "false";
defparam \NOWA_adc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \NOWA_adc[7]~output (
	.i(NOWA_adc_reg[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[7]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[7]~output .bus_hold = "false";
defparam \NOWA_adc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \NOWA_adc[8]~output (
	.i(NOWA_adc_reg[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(NOWA_adc[8]),
	.obar());
// synopsys translate_off
defparam \NOWA_adc[8]~output .bus_hold = "false";
defparam \NOWA_adc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \cap_rstn~output (
	.i(!\nrst_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cap_rstn),
	.obar());
// synopsys translate_off
defparam \cap_rstn~output .bus_hold = "false";
defparam \cap_rstn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \nrst~input (
	.i(nrst),
	.ibar(gnd),
	.o(\nrst~input_o ));
// synopsys translate_off
defparam \nrst~input .bus_hold = "false";
defparam \nrst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u_my_PLL|altpll_component|auto_generated|pll1 (
	.areset(!\nrst~input_o ),
	.pfdena(vcc),
	.fbin(\u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_50M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_my_PLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\u_my_PLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_high = 6;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_low = 6;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m = 12;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .n = 1;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u_my_PLL|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = cnt_ena_period[0] $ (VCC)
// \Add4~1  = CARRY(cnt_ena_period[0])

	.dataa(gnd),
	.datab(cnt_ena_period[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h33CC;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (cnt_ena_period[3] & (!\Add4~5 )) # (!cnt_ena_period[3] & ((\Add4~5 ) # (GND)))
// \Add4~7  = CARRY((!\Add4~5 ) # (!cnt_ena_period[3]))

	.dataa(cnt_ena_period[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h5A5F;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = (cnt_ena_period[4] & (\Add4~7  $ (GND))) # (!cnt_ena_period[4] & (!\Add4~7  & VCC))
// \Add4~9  = CARRY((cnt_ena_period[4] & !\Add4~7 ))

	.dataa(gnd),
	.datab(cnt_ena_period[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'hC30C;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \cnt_ena_period~0 (
// Equation(s):
// \cnt_ena_period~0_combout  = (\Add4~8_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Add4~8_combout ),
	.datac(gnd),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena_period~0_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~0 .lut_mask = 16'h44CC;
defparam \cnt_ena_period~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (cnt_reset[5] & (cnt_reset[7] & (cnt_reset[8] & cnt_reset[6])))

	.dataa(cnt_reset[5]),
	.datab(cnt_reset[7]),
	.datac(cnt_reset[8]),
	.datad(cnt_reset[6]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \leds_reset~0 (
// Equation(s):
// \leds_reset~0_combout  = (cnt_reset[9] & (\Equal0~0_combout  & ((cnt_reset[4]) # (cnt_reset[3]))))

	.dataa(cnt_reset[9]),
	.datab(\Equal0~0_combout ),
	.datac(cnt_reset[4]),
	.datad(cnt_reset[3]),
	.cin(gnd),
	.combout(\leds_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_reset~0 .lut_mask = 16'h8880;
defparam \leds_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \cnt_reset[9]~47 (
// Equation(s):
// \cnt_reset[9]~47_combout  = (cnt_reset[9] & (\cnt_reset[8]~46  $ (GND))) # (!cnt_reset[9] & (!\cnt_reset[8]~46  & VCC))
// \cnt_reset[9]~48  = CARRY((cnt_reset[9] & !\cnt_reset[8]~46 ))

	.dataa(gnd),
	.datab(cnt_reset[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[8]~46 ),
	.combout(\cnt_reset[9]~47_combout ),
	.cout(\cnt_reset[9]~48 ));
// synopsys translate_off
defparam \cnt_reset[9]~47 .lut_mask = 16'hC30C;
defparam \cnt_reset[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \cnt_reset[10]~50 (
// Equation(s):
// \cnt_reset[10]~50_combout  = (cnt_reset[10] & (!\cnt_reset[9]~48 )) # (!cnt_reset[10] & ((\cnt_reset[9]~48 ) # (GND)))
// \cnt_reset[10]~51  = CARRY((!\cnt_reset[9]~48 ) # (!cnt_reset[10]))

	.dataa(gnd),
	.datab(cnt_reset[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[9]~48 ),
	.combout(\cnt_reset[10]~50_combout ),
	.cout(\cnt_reset[10]~51 ));
// synopsys translate_off
defparam \cnt_reset[10]~50 .lut_mask = 16'h3C3F;
defparam \cnt_reset[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \cs.IDLE~feeder (
// Equation(s):
// \cs.IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\cs.IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cs.IDLE~feeder .lut_mask = 16'hFFFF;
defparam \cs.IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N3
dffeas \cs.IDLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cs.IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.IDLE .is_wysiwyg = "true";
defparam \cs.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \ns.RESET~1 (
// Equation(s):
// \ns.RESET~1_combout  = (\ns.RESET~0_combout  & \nrst~input_o )

	.dataa(\ns.RESET~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.RESET~1_combout ),
	.cout());
// synopsys translate_off
defparam \ns.RESET~1 .lut_mask = 16'hAA00;
defparam \ns.RESET~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \cs.RESET (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.RESET~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.RESET .is_wysiwyg = "true";
defparam \cs.RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \ns.RESET~0 (
// Equation(s):
// \ns.RESET~0_combout  = ((\cs.RESET~q  & ((!\Equal0~2_combout ) # (!\Equal0~9_combout )))) # (!\cs.IDLE~q )

	.dataa(\Equal0~9_combout ),
	.datab(\cs.IDLE~q ),
	.datac(\Equal0~2_combout ),
	.datad(\cs.RESET~q ),
	.cin(gnd),
	.combout(\ns.RESET~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.RESET~0 .lut_mask = 16'h7F33;
defparam \ns.RESET~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \leds_reset~1 (
// Equation(s):
// \leds_reset~1_combout  = (\Equal0~9_combout  & (\ns.RESET~0_combout  & (!\leds_reset~0_combout  & \nrst~input_o )))

	.dataa(\Equal0~9_combout ),
	.datab(\ns.RESET~0_combout ),
	.datac(\leds_reset~0_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\leds_reset~1_combout ),
	.cout());
// synopsys translate_off
defparam \leds_reset~1 .lut_mask = 16'h0800;
defparam \leds_reset~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N21
dffeas \cnt_reset[10] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[10]~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[10] .is_wysiwyg = "true";
defparam \cnt_reset[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \cnt_reset[11]~52 (
// Equation(s):
// \cnt_reset[11]~52_combout  = (cnt_reset[11] & (\cnt_reset[10]~51  $ (GND))) # (!cnt_reset[11] & (!\cnt_reset[10]~51  & VCC))
// \cnt_reset[11]~53  = CARRY((cnt_reset[11] & !\cnt_reset[10]~51 ))

	.dataa(cnt_reset[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[10]~51 ),
	.combout(\cnt_reset[11]~52_combout ),
	.cout(\cnt_reset[11]~53 ));
// synopsys translate_off
defparam \cnt_reset[11]~52 .lut_mask = 16'hA50A;
defparam \cnt_reset[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N23
dffeas \cnt_reset[11] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[11]~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[11] .is_wysiwyg = "true";
defparam \cnt_reset[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \cnt_reset[12]~54 (
// Equation(s):
// \cnt_reset[12]~54_combout  = (cnt_reset[12] & (!\cnt_reset[11]~53 )) # (!cnt_reset[12] & ((\cnt_reset[11]~53 ) # (GND)))
// \cnt_reset[12]~55  = CARRY((!\cnt_reset[11]~53 ) # (!cnt_reset[12]))

	.dataa(gnd),
	.datab(cnt_reset[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[11]~53 ),
	.combout(\cnt_reset[12]~54_combout ),
	.cout(\cnt_reset[12]~55 ));
// synopsys translate_off
defparam \cnt_reset[12]~54 .lut_mask = 16'h3C3F;
defparam \cnt_reset[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \cnt_reset[12] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[12]~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[12] .is_wysiwyg = "true";
defparam \cnt_reset[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \cnt_reset[13]~56 (
// Equation(s):
// \cnt_reset[13]~56_combout  = (cnt_reset[13] & (\cnt_reset[12]~55  $ (GND))) # (!cnt_reset[13] & (!\cnt_reset[12]~55  & VCC))
// \cnt_reset[13]~57  = CARRY((cnt_reset[13] & !\cnt_reset[12]~55 ))

	.dataa(cnt_reset[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[12]~55 ),
	.combout(\cnt_reset[13]~56_combout ),
	.cout(\cnt_reset[13]~57 ));
// synopsys translate_off
defparam \cnt_reset[13]~56 .lut_mask = 16'hA50A;
defparam \cnt_reset[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N27
dffeas \cnt_reset[13] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[13]~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[13] .is_wysiwyg = "true";
defparam \cnt_reset[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \cnt_reset[14]~58 (
// Equation(s):
// \cnt_reset[14]~58_combout  = (cnt_reset[14] & (!\cnt_reset[13]~57 )) # (!cnt_reset[14] & ((\cnt_reset[13]~57 ) # (GND)))
// \cnt_reset[14]~59  = CARRY((!\cnt_reset[13]~57 ) # (!cnt_reset[14]))

	.dataa(gnd),
	.datab(cnt_reset[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[13]~57 ),
	.combout(\cnt_reset[14]~58_combout ),
	.cout(\cnt_reset[14]~59 ));
// synopsys translate_off
defparam \cnt_reset[14]~58 .lut_mask = 16'h3C3F;
defparam \cnt_reset[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N29
dffeas \cnt_reset[14] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[14]~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[14] .is_wysiwyg = "true";
defparam \cnt_reset[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \cnt_reset[15]~60 (
// Equation(s):
// \cnt_reset[15]~60_combout  = (cnt_reset[15] & (\cnt_reset[14]~59  $ (GND))) # (!cnt_reset[15] & (!\cnt_reset[14]~59  & VCC))
// \cnt_reset[15]~61  = CARRY((cnt_reset[15] & !\cnt_reset[14]~59 ))

	.dataa(cnt_reset[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[14]~59 ),
	.combout(\cnt_reset[15]~60_combout ),
	.cout(\cnt_reset[15]~61 ));
// synopsys translate_off
defparam \cnt_reset[15]~60 .lut_mask = 16'hA50A;
defparam \cnt_reset[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N31
dffeas \cnt_reset[15] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[15]~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[15] .is_wysiwyg = "true";
defparam \cnt_reset[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \cnt_reset[16]~62 (
// Equation(s):
// \cnt_reset[16]~62_combout  = (cnt_reset[16] & (!\cnt_reset[15]~61 )) # (!cnt_reset[16] & ((\cnt_reset[15]~61 ) # (GND)))
// \cnt_reset[16]~63  = CARRY((!\cnt_reset[15]~61 ) # (!cnt_reset[16]))

	.dataa(gnd),
	.datab(cnt_reset[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[15]~61 ),
	.combout(\cnt_reset[16]~62_combout ),
	.cout(\cnt_reset[16]~63 ));
// synopsys translate_off
defparam \cnt_reset[16]~62 .lut_mask = 16'h3C3F;
defparam \cnt_reset[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \cnt_reset[16] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[16]~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[16] .is_wysiwyg = "true";
defparam \cnt_reset[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \cnt_reset[17]~64 (
// Equation(s):
// \cnt_reset[17]~64_combout  = (cnt_reset[17] & (\cnt_reset[16]~63  $ (GND))) # (!cnt_reset[17] & (!\cnt_reset[16]~63  & VCC))
// \cnt_reset[17]~65  = CARRY((cnt_reset[17] & !\cnt_reset[16]~63 ))

	.dataa(gnd),
	.datab(cnt_reset[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[16]~63 ),
	.combout(\cnt_reset[17]~64_combout ),
	.cout(\cnt_reset[17]~65 ));
// synopsys translate_off
defparam \cnt_reset[17]~64 .lut_mask = 16'hC30C;
defparam \cnt_reset[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \cnt_reset[17] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[17]~64_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[17] .is_wysiwyg = "true";
defparam \cnt_reset[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \cnt_reset[18]~66 (
// Equation(s):
// \cnt_reset[18]~66_combout  = (cnt_reset[18] & (!\cnt_reset[17]~65 )) # (!cnt_reset[18] & ((\cnt_reset[17]~65 ) # (GND)))
// \cnt_reset[18]~67  = CARRY((!\cnt_reset[17]~65 ) # (!cnt_reset[18]))

	.dataa(gnd),
	.datab(cnt_reset[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[17]~65 ),
	.combout(\cnt_reset[18]~66_combout ),
	.cout(\cnt_reset[18]~67 ));
// synopsys translate_off
defparam \cnt_reset[18]~66 .lut_mask = 16'h3C3F;
defparam \cnt_reset[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N5
dffeas \cnt_reset[18] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[18]~66_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[18] .is_wysiwyg = "true";
defparam \cnt_reset[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \cnt_reset[19]~68 (
// Equation(s):
// \cnt_reset[19]~68_combout  = (cnt_reset[19] & (\cnt_reset[18]~67  $ (GND))) # (!cnt_reset[19] & (!\cnt_reset[18]~67  & VCC))
// \cnt_reset[19]~69  = CARRY((cnt_reset[19] & !\cnt_reset[18]~67 ))

	.dataa(cnt_reset[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[18]~67 ),
	.combout(\cnt_reset[19]~68_combout ),
	.cout(\cnt_reset[19]~69 ));
// synopsys translate_off
defparam \cnt_reset[19]~68 .lut_mask = 16'hA50A;
defparam \cnt_reset[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N7
dffeas \cnt_reset[19] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[19]~68_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[19] .is_wysiwyg = "true";
defparam \cnt_reset[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \cnt_reset[20]~70 (
// Equation(s):
// \cnt_reset[20]~70_combout  = (cnt_reset[20] & (!\cnt_reset[19]~69 )) # (!cnt_reset[20] & ((\cnt_reset[19]~69 ) # (GND)))
// \cnt_reset[20]~71  = CARRY((!\cnt_reset[19]~69 ) # (!cnt_reset[20]))

	.dataa(gnd),
	.datab(cnt_reset[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[19]~69 ),
	.combout(\cnt_reset[20]~70_combout ),
	.cout(\cnt_reset[20]~71 ));
// synopsys translate_off
defparam \cnt_reset[20]~70 .lut_mask = 16'h3C3F;
defparam \cnt_reset[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N9
dffeas \cnt_reset[20] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[20]~70_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[20] .is_wysiwyg = "true";
defparam \cnt_reset[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \cnt_reset[21]~72 (
// Equation(s):
// \cnt_reset[21]~72_combout  = (cnt_reset[21] & (\cnt_reset[20]~71  $ (GND))) # (!cnt_reset[21] & (!\cnt_reset[20]~71  & VCC))
// \cnt_reset[21]~73  = CARRY((cnt_reset[21] & !\cnt_reset[20]~71 ))

	.dataa(cnt_reset[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[20]~71 ),
	.combout(\cnt_reset[21]~72_combout ),
	.cout(\cnt_reset[21]~73 ));
// synopsys translate_off
defparam \cnt_reset[21]~72 .lut_mask = 16'hA50A;
defparam \cnt_reset[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \cnt_reset[21] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[21]~72_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[21] .is_wysiwyg = "true";
defparam \cnt_reset[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \cnt_reset[22]~74 (
// Equation(s):
// \cnt_reset[22]~74_combout  = (cnt_reset[22] & (!\cnt_reset[21]~73 )) # (!cnt_reset[22] & ((\cnt_reset[21]~73 ) # (GND)))
// \cnt_reset[22]~75  = CARRY((!\cnt_reset[21]~73 ) # (!cnt_reset[22]))

	.dataa(cnt_reset[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[21]~73 ),
	.combout(\cnt_reset[22]~74_combout ),
	.cout(\cnt_reset[22]~75 ));
// synopsys translate_off
defparam \cnt_reset[22]~74 .lut_mask = 16'h5A5F;
defparam \cnt_reset[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N13
dffeas \cnt_reset[22] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[22]~74_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[22] .is_wysiwyg = "true";
defparam \cnt_reset[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \cnt_reset[23]~76 (
// Equation(s):
// \cnt_reset[23]~76_combout  = (cnt_reset[23] & (\cnt_reset[22]~75  $ (GND))) # (!cnt_reset[23] & (!\cnt_reset[22]~75  & VCC))
// \cnt_reset[23]~77  = CARRY((cnt_reset[23] & !\cnt_reset[22]~75 ))

	.dataa(gnd),
	.datab(cnt_reset[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[22]~75 ),
	.combout(\cnt_reset[23]~76_combout ),
	.cout(\cnt_reset[23]~77 ));
// synopsys translate_off
defparam \cnt_reset[23]~76 .lut_mask = 16'hC30C;
defparam \cnt_reset[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N15
dffeas \cnt_reset[23] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[23]~76_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[23] .is_wysiwyg = "true";
defparam \cnt_reset[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \cnt_reset[24]~78 (
// Equation(s):
// \cnt_reset[24]~78_combout  = (cnt_reset[24] & (!\cnt_reset[23]~77 )) # (!cnt_reset[24] & ((\cnt_reset[23]~77 ) # (GND)))
// \cnt_reset[24]~79  = CARRY((!\cnt_reset[23]~77 ) # (!cnt_reset[24]))

	.dataa(gnd),
	.datab(cnt_reset[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[23]~77 ),
	.combout(\cnt_reset[24]~78_combout ),
	.cout(\cnt_reset[24]~79 ));
// synopsys translate_off
defparam \cnt_reset[24]~78 .lut_mask = 16'h3C3F;
defparam \cnt_reset[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \cnt_reset[24] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[24]~78_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[24] .is_wysiwyg = "true";
defparam \cnt_reset[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \cnt_reset[25]~80 (
// Equation(s):
// \cnt_reset[25]~80_combout  = (cnt_reset[25] & (\cnt_reset[24]~79  $ (GND))) # (!cnt_reset[25] & (!\cnt_reset[24]~79  & VCC))
// \cnt_reset[25]~81  = CARRY((cnt_reset[25] & !\cnt_reset[24]~79 ))

	.dataa(gnd),
	.datab(cnt_reset[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[24]~79 ),
	.combout(\cnt_reset[25]~80_combout ),
	.cout(\cnt_reset[25]~81 ));
// synopsys translate_off
defparam \cnt_reset[25]~80 .lut_mask = 16'hC30C;
defparam \cnt_reset[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N19
dffeas \cnt_reset[25] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[25]~80_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[25] .is_wysiwyg = "true";
defparam \cnt_reset[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \cnt_reset[26]~82 (
// Equation(s):
// \cnt_reset[26]~82_combout  = (cnt_reset[26] & (!\cnt_reset[25]~81 )) # (!cnt_reset[26] & ((\cnt_reset[25]~81 ) # (GND)))
// \cnt_reset[26]~83  = CARRY((!\cnt_reset[25]~81 ) # (!cnt_reset[26]))

	.dataa(gnd),
	.datab(cnt_reset[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[25]~81 ),
	.combout(\cnt_reset[26]~82_combout ),
	.cout(\cnt_reset[26]~83 ));
// synopsys translate_off
defparam \cnt_reset[26]~82 .lut_mask = 16'h3C3F;
defparam \cnt_reset[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \cnt_reset[26] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[26]~82_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[26] .is_wysiwyg = "true";
defparam \cnt_reset[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \cnt_reset[27]~84 (
// Equation(s):
// \cnt_reset[27]~84_combout  = (cnt_reset[27] & (\cnt_reset[26]~83  $ (GND))) # (!cnt_reset[27] & (!\cnt_reset[26]~83  & VCC))
// \cnt_reset[27]~85  = CARRY((cnt_reset[27] & !\cnt_reset[26]~83 ))

	.dataa(cnt_reset[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[26]~83 ),
	.combout(\cnt_reset[27]~84_combout ),
	.cout(\cnt_reset[27]~85 ));
// synopsys translate_off
defparam \cnt_reset[27]~84 .lut_mask = 16'hA50A;
defparam \cnt_reset[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \cnt_reset[27] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[27]~84_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[27] .is_wysiwyg = "true";
defparam \cnt_reset[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \cnt_reset[28]~86 (
// Equation(s):
// \cnt_reset[28]~86_combout  = (cnt_reset[28] & (!\cnt_reset[27]~85 )) # (!cnt_reset[28] & ((\cnt_reset[27]~85 ) # (GND)))
// \cnt_reset[28]~87  = CARRY((!\cnt_reset[27]~85 ) # (!cnt_reset[28]))

	.dataa(gnd),
	.datab(cnt_reset[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[27]~85 ),
	.combout(\cnt_reset[28]~86_combout ),
	.cout(\cnt_reset[28]~87 ));
// synopsys translate_off
defparam \cnt_reset[28]~86 .lut_mask = 16'h3C3F;
defparam \cnt_reset[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \cnt_reset[28] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[28]~86_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[28] .is_wysiwyg = "true";
defparam \cnt_reset[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \cnt_reset[29]~88 (
// Equation(s):
// \cnt_reset[29]~88_combout  = (cnt_reset[29] & (\cnt_reset[28]~87  $ (GND))) # (!cnt_reset[29] & (!\cnt_reset[28]~87  & VCC))
// \cnt_reset[29]~89  = CARRY((cnt_reset[29] & !\cnt_reset[28]~87 ))

	.dataa(cnt_reset[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[28]~87 ),
	.combout(\cnt_reset[29]~88_combout ),
	.cout(\cnt_reset[29]~89 ));
// synopsys translate_off
defparam \cnt_reset[29]~88 .lut_mask = 16'hA50A;
defparam \cnt_reset[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N27
dffeas \cnt_reset[29] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[29]~88_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[29] .is_wysiwyg = "true";
defparam \cnt_reset[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \cnt_reset[30]~90 (
// Equation(s):
// \cnt_reset[30]~90_combout  = (cnt_reset[30] & (!\cnt_reset[29]~89 )) # (!cnt_reset[30] & ((\cnt_reset[29]~89 ) # (GND)))
// \cnt_reset[30]~91  = CARRY((!\cnt_reset[29]~89 ) # (!cnt_reset[30]))

	.dataa(gnd),
	.datab(cnt_reset[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[29]~89 ),
	.combout(\cnt_reset[30]~90_combout ),
	.cout(\cnt_reset[30]~91 ));
// synopsys translate_off
defparam \cnt_reset[30]~90 .lut_mask = 16'h3C3F;
defparam \cnt_reset[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \cnt_reset[30] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[30]~90_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[30] .is_wysiwyg = "true";
defparam \cnt_reset[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!cnt_reset[22] & (!cnt_reset[23] & (!cnt_reset[25] & !cnt_reset[24])))

	.dataa(cnt_reset[22]),
	.datab(cnt_reset[23]),
	.datac(cnt_reset[25]),
	.datad(cnt_reset[24]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!cnt_reset[20] & (!cnt_reset[21] & (!cnt_reset[19] & !cnt_reset[18])))

	.dataa(cnt_reset[20]),
	.datab(cnt_reset[21]),
	.datac(cnt_reset[19]),
	.datad(cnt_reset[18]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!cnt_reset[14] & (!cnt_reset[16] & (!cnt_reset[15] & !cnt_reset[17])))

	.dataa(cnt_reset[14]),
	.datab(cnt_reset[16]),
	.datac(cnt_reset[15]),
	.datad(cnt_reset[17]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0001;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!cnt_reset[11] & (!cnt_reset[10] & (!cnt_reset[13] & !cnt_reset[12])))

	.dataa(cnt_reset[11]),
	.datab(cnt_reset[10]),
	.datac(cnt_reset[13]),
	.datad(cnt_reset[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout  & (\Equal0~5_combout  & (\Equal0~4_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h8000;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \cnt_reset[31]~92 (
// Equation(s):
// \cnt_reset[31]~92_combout  = cnt_reset[31] $ (!\cnt_reset[30]~91 )

	.dataa(cnt_reset[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_reset[30]~91 ),
	.combout(\cnt_reset[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_reset[31]~92 .lut_mask = 16'hA5A5;
defparam \cnt_reset[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \cnt_reset[31] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[31]~92_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[31] .is_wysiwyg = "true";
defparam \cnt_reset[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!cnt_reset[29] & (!cnt_reset[28] & (!cnt_reset[26] & !cnt_reset[27])))

	.dataa(cnt_reset[29]),
	.datab(cnt_reset[28]),
	.datac(cnt_reset[26]),
	.datad(cnt_reset[27]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!cnt_reset[30] & (\Equal0~7_combout  & (!cnt_reset[31] & \Equal0~8_combout )))

	.dataa(cnt_reset[30]),
	.datab(\Equal0~7_combout ),
	.datac(cnt_reset[31]),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0400;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \cnt_reset[0]~49 (
// Equation(s):
// \cnt_reset[0]~49_combout  = cnt_reset[0] $ (((!\leds_reset~0_combout  & (\Equal0~9_combout  & \ns.RESET~1_combout ))))

	.dataa(\leds_reset~0_combout ),
	.datab(\Equal0~9_combout ),
	.datac(cnt_reset[0]),
	.datad(\ns.RESET~1_combout ),
	.cin(gnd),
	.combout(\cnt_reset[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_reset[0]~49 .lut_mask = 16'hB4F0;
defparam \cnt_reset[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N9
dffeas \cnt_reset[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[0]~49_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[0] .is_wysiwyg = "true";
defparam \cnt_reset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \cnt_reset[1]~31 (
// Equation(s):
// \cnt_reset[1]~31_combout  = (cnt_reset[0] & (cnt_reset[1] $ (VCC))) # (!cnt_reset[0] & (cnt_reset[1] & VCC))
// \cnt_reset[1]~32  = CARRY((cnt_reset[0] & cnt_reset[1]))

	.dataa(cnt_reset[0]),
	.datab(cnt_reset[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_reset[1]~31_combout ),
	.cout(\cnt_reset[1]~32 ));
// synopsys translate_off
defparam \cnt_reset[1]~31 .lut_mask = 16'h6688;
defparam \cnt_reset[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N3
dffeas \cnt_reset[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[1]~31_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[1] .is_wysiwyg = "true";
defparam \cnt_reset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \cnt_reset[2]~33 (
// Equation(s):
// \cnt_reset[2]~33_combout  = (cnt_reset[2] & (!\cnt_reset[1]~32 )) # (!cnt_reset[2] & ((\cnt_reset[1]~32 ) # (GND)))
// \cnt_reset[2]~34  = CARRY((!\cnt_reset[1]~32 ) # (!cnt_reset[2]))

	.dataa(gnd),
	.datab(cnt_reset[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[1]~32 ),
	.combout(\cnt_reset[2]~33_combout ),
	.cout(\cnt_reset[2]~34 ));
// synopsys translate_off
defparam \cnt_reset[2]~33 .lut_mask = 16'h3C3F;
defparam \cnt_reset[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N5
dffeas \cnt_reset[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[2]~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[2] .is_wysiwyg = "true";
defparam \cnt_reset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \cnt_reset[3]~35 (
// Equation(s):
// \cnt_reset[3]~35_combout  = (cnt_reset[3] & (\cnt_reset[2]~34  $ (GND))) # (!cnt_reset[3] & (!\cnt_reset[2]~34  & VCC))
// \cnt_reset[3]~36  = CARRY((cnt_reset[3] & !\cnt_reset[2]~34 ))

	.dataa(cnt_reset[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[2]~34 ),
	.combout(\cnt_reset[3]~35_combout ),
	.cout(\cnt_reset[3]~36 ));
// synopsys translate_off
defparam \cnt_reset[3]~35 .lut_mask = 16'hA50A;
defparam \cnt_reset[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N7
dffeas \cnt_reset[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[3]~35_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[3] .is_wysiwyg = "true";
defparam \cnt_reset[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \cnt_reset[4]~37 (
// Equation(s):
// \cnt_reset[4]~37_combout  = (cnt_reset[4] & (!\cnt_reset[3]~36 )) # (!cnt_reset[4] & ((\cnt_reset[3]~36 ) # (GND)))
// \cnt_reset[4]~38  = CARRY((!\cnt_reset[3]~36 ) # (!cnt_reset[4]))

	.dataa(gnd),
	.datab(cnt_reset[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[3]~36 ),
	.combout(\cnt_reset[4]~37_combout ),
	.cout(\cnt_reset[4]~38 ));
// synopsys translate_off
defparam \cnt_reset[4]~37 .lut_mask = 16'h3C3F;
defparam \cnt_reset[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N9
dffeas \cnt_reset[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[4]~37_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[4] .is_wysiwyg = "true";
defparam \cnt_reset[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \cnt_reset[5]~39 (
// Equation(s):
// \cnt_reset[5]~39_combout  = (cnt_reset[5] & (\cnt_reset[4]~38  $ (GND))) # (!cnt_reset[5] & (!\cnt_reset[4]~38  & VCC))
// \cnt_reset[5]~40  = CARRY((cnt_reset[5] & !\cnt_reset[4]~38 ))

	.dataa(cnt_reset[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[4]~38 ),
	.combout(\cnt_reset[5]~39_combout ),
	.cout(\cnt_reset[5]~40 ));
// synopsys translate_off
defparam \cnt_reset[5]~39 .lut_mask = 16'hA50A;
defparam \cnt_reset[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N11
dffeas \cnt_reset[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[5]~39_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[5] .is_wysiwyg = "true";
defparam \cnt_reset[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \cnt_reset[6]~41 (
// Equation(s):
// \cnt_reset[6]~41_combout  = (cnt_reset[6] & (!\cnt_reset[5]~40 )) # (!cnt_reset[6] & ((\cnt_reset[5]~40 ) # (GND)))
// \cnt_reset[6]~42  = CARRY((!\cnt_reset[5]~40 ) # (!cnt_reset[6]))

	.dataa(cnt_reset[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[5]~40 ),
	.combout(\cnt_reset[6]~41_combout ),
	.cout(\cnt_reset[6]~42 ));
// synopsys translate_off
defparam \cnt_reset[6]~41 .lut_mask = 16'h5A5F;
defparam \cnt_reset[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N13
dffeas \cnt_reset[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[6]~41_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[6] .is_wysiwyg = "true";
defparam \cnt_reset[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \cnt_reset[7]~43 (
// Equation(s):
// \cnt_reset[7]~43_combout  = (cnt_reset[7] & (\cnt_reset[6]~42  $ (GND))) # (!cnt_reset[7] & (!\cnt_reset[6]~42  & VCC))
// \cnt_reset[7]~44  = CARRY((cnt_reset[7] & !\cnt_reset[6]~42 ))

	.dataa(gnd),
	.datab(cnt_reset[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[6]~42 ),
	.combout(\cnt_reset[7]~43_combout ),
	.cout(\cnt_reset[7]~44 ));
// synopsys translate_off
defparam \cnt_reset[7]~43 .lut_mask = 16'hC30C;
defparam \cnt_reset[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N15
dffeas \cnt_reset[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[7]~43_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[7] .is_wysiwyg = "true";
defparam \cnt_reset[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \cnt_reset[8]~45 (
// Equation(s):
// \cnt_reset[8]~45_combout  = (cnt_reset[8] & (!\cnt_reset[7]~44 )) # (!cnt_reset[8] & ((\cnt_reset[7]~44 ) # (GND)))
// \cnt_reset[8]~46  = CARRY((!\cnt_reset[7]~44 ) # (!cnt_reset[8]))

	.dataa(cnt_reset[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_reset[7]~44 ),
	.combout(\cnt_reset[8]~45_combout ),
	.cout(\cnt_reset[8]~46 ));
// synopsys translate_off
defparam \cnt_reset[8]~45 .lut_mask = 16'h5A5F;
defparam \cnt_reset[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \cnt_reset[8] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[8]~45_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[8] .is_wysiwyg = "true";
defparam \cnt_reset[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N19
dffeas \cnt_reset[9] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_reset[9]~47_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\leds_reset~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_reset[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_reset[9] .is_wysiwyg = "true";
defparam \cnt_reset[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!cnt_reset[1] & (cnt_reset[3] & (!cnt_reset[0] & !cnt_reset[2])))

	.dataa(cnt_reset[1]),
	.datab(cnt_reset[3]),
	.datac(cnt_reset[0]),
	.datad(cnt_reset[2]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (cnt_reset[9] & (!cnt_reset[4] & (\Equal0~0_combout  & \Equal0~1_combout )))

	.dataa(cnt_reset[9]),
	.datab(cnt_reset[4]),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h2000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \ns.SAMPLE~0 (
// Equation(s):
// \ns.SAMPLE~0_combout  = (\cs.RESET~q  & (!cnt_reset[30] & !cnt_reset[31]))

	.dataa(gnd),
	.datab(\cs.RESET~q ),
	.datac(cnt_reset[30]),
	.datad(cnt_reset[31]),
	.cin(gnd),
	.combout(\ns.SAMPLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SAMPLE~0 .lut_mask = 16'h000C;
defparam \ns.SAMPLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \ns.SAMPLE~1 (
// Equation(s):
// \ns.SAMPLE~1_combout  = (\Equal0~2_combout  & (\Equal0~7_combout  & (\ns.SAMPLE~0_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\ns.SAMPLE~0_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\ns.SAMPLE~1_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SAMPLE~1 .lut_mask = 16'h8000;
defparam \ns.SAMPLE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \cnt_ena[16]~62 (
// Equation(s):
// \cnt_ena[16]~62_combout  = (cnt_ena[16] & (!\cnt_ena[15]~61 )) # (!cnt_ena[16] & ((\cnt_ena[15]~61 ) # (GND)))
// \cnt_ena[16]~63  = CARRY((!\cnt_ena[15]~61 ) # (!cnt_ena[16]))

	.dataa(gnd),
	.datab(cnt_ena[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[15]~61 ),
	.combout(\cnt_ena[16]~62_combout ),
	.cout(\cnt_ena[16]~63 ));
// synopsys translate_off
defparam \cnt_ena[16]~62 .lut_mask = 16'h3C3F;
defparam \cnt_ena[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \cnt_ena[17]~64 (
// Equation(s):
// \cnt_ena[17]~64_combout  = (cnt_ena[17] & (\cnt_ena[16]~63  $ (GND))) # (!cnt_ena[17] & (!\cnt_ena[16]~63  & VCC))
// \cnt_ena[17]~65  = CARRY((cnt_ena[17] & !\cnt_ena[16]~63 ))

	.dataa(gnd),
	.datab(cnt_ena[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[16]~63 ),
	.combout(\cnt_ena[17]~64_combout ),
	.cout(\cnt_ena[17]~65 ));
// synopsys translate_off
defparam \cnt_ena[17]~64 .lut_mask = 16'hC30C;
defparam \cnt_ena[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N3
dffeas \cnt_ena[17] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[17]~64_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[17] .is_wysiwyg = "true";
defparam \cnt_ena[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \cnt_ena[18]~66 (
// Equation(s):
// \cnt_ena[18]~66_combout  = (cnt_ena[18] & (!\cnt_ena[17]~65 )) # (!cnt_ena[18] & ((\cnt_ena[17]~65 ) # (GND)))
// \cnt_ena[18]~67  = CARRY((!\cnt_ena[17]~65 ) # (!cnt_ena[18]))

	.dataa(gnd),
	.datab(cnt_ena[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[17]~65 ),
	.combout(\cnt_ena[18]~66_combout ),
	.cout(\cnt_ena[18]~67 ));
// synopsys translate_off
defparam \cnt_ena[18]~66 .lut_mask = 16'h3C3F;
defparam \cnt_ena[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N5
dffeas \cnt_ena[18] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[18]~66_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[18] .is_wysiwyg = "true";
defparam \cnt_ena[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \cnt_ena[19]~68 (
// Equation(s):
// \cnt_ena[19]~68_combout  = (cnt_ena[19] & (\cnt_ena[18]~67  $ (GND))) # (!cnt_ena[19] & (!\cnt_ena[18]~67  & VCC))
// \cnt_ena[19]~69  = CARRY((cnt_ena[19] & !\cnt_ena[18]~67 ))

	.dataa(cnt_ena[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[18]~67 ),
	.combout(\cnt_ena[19]~68_combout ),
	.cout(\cnt_ena[19]~69 ));
// synopsys translate_off
defparam \cnt_ena[19]~68 .lut_mask = 16'hA50A;
defparam \cnt_ena[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \cnt_ena[19] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[19]~68_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[19] .is_wysiwyg = "true";
defparam \cnt_ena[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \cnt_ena[20]~70 (
// Equation(s):
// \cnt_ena[20]~70_combout  = (cnt_ena[20] & (!\cnt_ena[19]~69 )) # (!cnt_ena[20] & ((\cnt_ena[19]~69 ) # (GND)))
// \cnt_ena[20]~71  = CARRY((!\cnt_ena[19]~69 ) # (!cnt_ena[20]))

	.dataa(gnd),
	.datab(cnt_ena[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[19]~69 ),
	.combout(\cnt_ena[20]~70_combout ),
	.cout(\cnt_ena[20]~71 ));
// synopsys translate_off
defparam \cnt_ena[20]~70 .lut_mask = 16'h3C3F;
defparam \cnt_ena[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N9
dffeas \cnt_ena[20] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[20]~70_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[20] .is_wysiwyg = "true";
defparam \cnt_ena[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \cnt_ena[21]~72 (
// Equation(s):
// \cnt_ena[21]~72_combout  = (cnt_ena[21] & (\cnt_ena[20]~71  $ (GND))) # (!cnt_ena[21] & (!\cnt_ena[20]~71  & VCC))
// \cnt_ena[21]~73  = CARRY((cnt_ena[21] & !\cnt_ena[20]~71 ))

	.dataa(cnt_ena[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[20]~71 ),
	.combout(\cnt_ena[21]~72_combout ),
	.cout(\cnt_ena[21]~73 ));
// synopsys translate_off
defparam \cnt_ena[21]~72 .lut_mask = 16'hA50A;
defparam \cnt_ena[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N11
dffeas \cnt_ena[21] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[21]~72_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[21] .is_wysiwyg = "true";
defparam \cnt_ena[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \cnt_ena[22]~74 (
// Equation(s):
// \cnt_ena[22]~74_combout  = (cnt_ena[22] & (!\cnt_ena[21]~73 )) # (!cnt_ena[22] & ((\cnt_ena[21]~73 ) # (GND)))
// \cnt_ena[22]~75  = CARRY((!\cnt_ena[21]~73 ) # (!cnt_ena[22]))

	.dataa(cnt_ena[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[21]~73 ),
	.combout(\cnt_ena[22]~74_combout ),
	.cout(\cnt_ena[22]~75 ));
// synopsys translate_off
defparam \cnt_ena[22]~74 .lut_mask = 16'h5A5F;
defparam \cnt_ena[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N13
dffeas \cnt_ena[22] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[22]~74_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[22] .is_wysiwyg = "true";
defparam \cnt_ena[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \cnt_ena[23]~76 (
// Equation(s):
// \cnt_ena[23]~76_combout  = (cnt_ena[23] & (\cnt_ena[22]~75  $ (GND))) # (!cnt_ena[23] & (!\cnt_ena[22]~75  & VCC))
// \cnt_ena[23]~77  = CARRY((cnt_ena[23] & !\cnt_ena[22]~75 ))

	.dataa(gnd),
	.datab(cnt_ena[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[22]~75 ),
	.combout(\cnt_ena[23]~76_combout ),
	.cout(\cnt_ena[23]~77 ));
// synopsys translate_off
defparam \cnt_ena[23]~76 .lut_mask = 16'hC30C;
defparam \cnt_ena[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N15
dffeas \cnt_ena[23] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[23]~76_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[23] .is_wysiwyg = "true";
defparam \cnt_ena[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \cnt_ena[24]~78 (
// Equation(s):
// \cnt_ena[24]~78_combout  = (cnt_ena[24] & (!\cnt_ena[23]~77 )) # (!cnt_ena[24] & ((\cnt_ena[23]~77 ) # (GND)))
// \cnt_ena[24]~79  = CARRY((!\cnt_ena[23]~77 ) # (!cnt_ena[24]))

	.dataa(gnd),
	.datab(cnt_ena[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[23]~77 ),
	.combout(\cnt_ena[24]~78_combout ),
	.cout(\cnt_ena[24]~79 ));
// synopsys translate_off
defparam \cnt_ena[24]~78 .lut_mask = 16'h3C3F;
defparam \cnt_ena[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \cnt_ena[24] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[24]~78_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[24] .is_wysiwyg = "true";
defparam \cnt_ena[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \cnt_ena[25]~80 (
// Equation(s):
// \cnt_ena[25]~80_combout  = (cnt_ena[25] & (\cnt_ena[24]~79  $ (GND))) # (!cnt_ena[25] & (!\cnt_ena[24]~79  & VCC))
// \cnt_ena[25]~81  = CARRY((cnt_ena[25] & !\cnt_ena[24]~79 ))

	.dataa(gnd),
	.datab(cnt_ena[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[24]~79 ),
	.combout(\cnt_ena[25]~80_combout ),
	.cout(\cnt_ena[25]~81 ));
// synopsys translate_off
defparam \cnt_ena[25]~80 .lut_mask = 16'hC30C;
defparam \cnt_ena[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N19
dffeas \cnt_ena[25] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[25]~80_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[25] .is_wysiwyg = "true";
defparam \cnt_ena[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \cnt_ena[26]~82 (
// Equation(s):
// \cnt_ena[26]~82_combout  = (cnt_ena[26] & (!\cnt_ena[25]~81 )) # (!cnt_ena[26] & ((\cnt_ena[25]~81 ) # (GND)))
// \cnt_ena[26]~83  = CARRY((!\cnt_ena[25]~81 ) # (!cnt_ena[26]))

	.dataa(gnd),
	.datab(cnt_ena[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[25]~81 ),
	.combout(\cnt_ena[26]~82_combout ),
	.cout(\cnt_ena[26]~83 ));
// synopsys translate_off
defparam \cnt_ena[26]~82 .lut_mask = 16'h3C3F;
defparam \cnt_ena[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N21
dffeas \cnt_ena[26] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[26]~82_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[26] .is_wysiwyg = "true";
defparam \cnt_ena[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \cnt_ena[27]~84 (
// Equation(s):
// \cnt_ena[27]~84_combout  = (cnt_ena[27] & (\cnt_ena[26]~83  $ (GND))) # (!cnt_ena[27] & (!\cnt_ena[26]~83  & VCC))
// \cnt_ena[27]~85  = CARRY((cnt_ena[27] & !\cnt_ena[26]~83 ))

	.dataa(cnt_ena[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[26]~83 ),
	.combout(\cnt_ena[27]~84_combout ),
	.cout(\cnt_ena[27]~85 ));
// synopsys translate_off
defparam \cnt_ena[27]~84 .lut_mask = 16'hA50A;
defparam \cnt_ena[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N23
dffeas \cnt_ena[27] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[27]~84_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[27] .is_wysiwyg = "true";
defparam \cnt_ena[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \cnt_ena[28]~86 (
// Equation(s):
// \cnt_ena[28]~86_combout  = (cnt_ena[28] & (!\cnt_ena[27]~85 )) # (!cnt_ena[28] & ((\cnt_ena[27]~85 ) # (GND)))
// \cnt_ena[28]~87  = CARRY((!\cnt_ena[27]~85 ) # (!cnt_ena[28]))

	.dataa(gnd),
	.datab(cnt_ena[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[27]~85 ),
	.combout(\cnt_ena[28]~86_combout ),
	.cout(\cnt_ena[28]~87 ));
// synopsys translate_off
defparam \cnt_ena[28]~86 .lut_mask = 16'h3C3F;
defparam \cnt_ena[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \cnt_ena[28] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[28]~86_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[28] .is_wysiwyg = "true";
defparam \cnt_ena[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!cnt_ena[28] & (!cnt_ena[25] & (!cnt_ena[27] & !cnt_ena[26])))

	.dataa(cnt_ena[28]),
	.datab(cnt_ena[25]),
	.datac(cnt_ena[27]),
	.datad(cnt_ena[26]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0001;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \cnt_received[15]~62 (
// Equation(s):
// \cnt_received[15]~62_combout  = (cnt_received[15] & (\cnt_received[14]~61  $ (GND))) # (!cnt_received[15] & (!\cnt_received[14]~61  & VCC))
// \cnt_received[15]~63  = CARRY((cnt_received[15] & !\cnt_received[14]~61 ))

	.dataa(cnt_received[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[14]~61 ),
	.combout(\cnt_received[15]~62_combout ),
	.cout(\cnt_received[15]~63 ));
// synopsys translate_off
defparam \cnt_received[15]~62 .lut_mask = 16'hA50A;
defparam \cnt_received[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \cnt_received[16]~64 (
// Equation(s):
// \cnt_received[16]~64_combout  = (cnt_received[16] & (!\cnt_received[15]~63 )) # (!cnt_received[16] & ((\cnt_received[15]~63 ) # (GND)))
// \cnt_received[16]~65  = CARRY((!\cnt_received[15]~63 ) # (!cnt_received[16]))

	.dataa(gnd),
	.datab(cnt_received[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[15]~63 ),
	.combout(\cnt_received[16]~64_combout ),
	.cout(\cnt_received[16]~65 ));
// synopsys translate_off
defparam \cnt_received[16]~64 .lut_mask = 16'h3C3F;
defparam \cnt_received[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \cnt_received[0]~35 (
// Equation(s):
// \cnt_received[0]~35_combout  = (\comb~0_combout  & \cnt_received[0]~31_combout )

	.dataa(gnd),
	.datab(\comb~0_combout ),
	.datac(gnd),
	.datad(\cnt_received[0]~31_combout ),
	.cin(gnd),
	.combout(\cnt_received[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~35 .lut_mask = 16'hCC00;
defparam \cnt_received[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \cnt_received[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[16]~64_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[16] .is_wysiwyg = "true";
defparam \cnt_received[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \cnt_received[17]~66 (
// Equation(s):
// \cnt_received[17]~66_combout  = (cnt_received[17] & (\cnt_received[16]~65  $ (GND))) # (!cnt_received[17] & (!\cnt_received[16]~65  & VCC))
// \cnt_received[17]~67  = CARRY((cnt_received[17] & !\cnt_received[16]~65 ))

	.dataa(gnd),
	.datab(cnt_received[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[16]~65 ),
	.combout(\cnt_received[17]~66_combout ),
	.cout(\cnt_received[17]~67 ));
// synopsys translate_off
defparam \cnt_received[17]~66 .lut_mask = 16'hC30C;
defparam \cnt_received[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \cnt_received[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[17]~66_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[17]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[17] .is_wysiwyg = "true";
defparam \cnt_received[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \cnt_received[18]~68 (
// Equation(s):
// \cnt_received[18]~68_combout  = (cnt_received[18] & (!\cnt_received[17]~67 )) # (!cnt_received[18] & ((\cnt_received[17]~67 ) # (GND)))
// \cnt_received[18]~69  = CARRY((!\cnt_received[17]~67 ) # (!cnt_received[18]))

	.dataa(gnd),
	.datab(cnt_received[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[17]~67 ),
	.combout(\cnt_received[18]~68_combout ),
	.cout(\cnt_received[18]~69 ));
// synopsys translate_off
defparam \cnt_received[18]~68 .lut_mask = 16'h3C3F;
defparam \cnt_received[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \cnt_received[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[18]~68_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[18]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[18] .is_wysiwyg = "true";
defparam \cnt_received[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \cnt_received[19]~70 (
// Equation(s):
// \cnt_received[19]~70_combout  = (cnt_received[19] & (\cnt_received[18]~69  $ (GND))) # (!cnt_received[19] & (!\cnt_received[18]~69  & VCC))
// \cnt_received[19]~71  = CARRY((cnt_received[19] & !\cnt_received[18]~69 ))

	.dataa(cnt_received[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[18]~69 ),
	.combout(\cnt_received[19]~70_combout ),
	.cout(\cnt_received[19]~71 ));
// synopsys translate_off
defparam \cnt_received[19]~70 .lut_mask = 16'hA50A;
defparam \cnt_received[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \cnt_received[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[19]~70_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[19]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[19] .is_wysiwyg = "true";
defparam \cnt_received[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \cnt_received[20]~72 (
// Equation(s):
// \cnt_received[20]~72_combout  = (cnt_received[20] & (!\cnt_received[19]~71 )) # (!cnt_received[20] & ((\cnt_received[19]~71 ) # (GND)))
// \cnt_received[20]~73  = CARRY((!\cnt_received[19]~71 ) # (!cnt_received[20]))

	.dataa(gnd),
	.datab(cnt_received[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[19]~71 ),
	.combout(\cnt_received[20]~72_combout ),
	.cout(\cnt_received[20]~73 ));
// synopsys translate_off
defparam \cnt_received[20]~72 .lut_mask = 16'h3C3F;
defparam \cnt_received[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \cnt_received[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[20]~72_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[20]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[20] .is_wysiwyg = "true";
defparam \cnt_received[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \cnt_received[21]~74 (
// Equation(s):
// \cnt_received[21]~74_combout  = (cnt_received[21] & (\cnt_received[20]~73  $ (GND))) # (!cnt_received[21] & (!\cnt_received[20]~73  & VCC))
// \cnt_received[21]~75  = CARRY((cnt_received[21] & !\cnt_received[20]~73 ))

	.dataa(cnt_received[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[20]~73 ),
	.combout(\cnt_received[21]~74_combout ),
	.cout(\cnt_received[21]~75 ));
// synopsys translate_off
defparam \cnt_received[21]~74 .lut_mask = 16'hA50A;
defparam \cnt_received[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \cnt_received[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[21]~74_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[21]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[21] .is_wysiwyg = "true";
defparam \cnt_received[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \cnt_received[22]~76 (
// Equation(s):
// \cnt_received[22]~76_combout  = (cnt_received[22] & (!\cnt_received[21]~75 )) # (!cnt_received[22] & ((\cnt_received[21]~75 ) # (GND)))
// \cnt_received[22]~77  = CARRY((!\cnt_received[21]~75 ) # (!cnt_received[22]))

	.dataa(cnt_received[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[21]~75 ),
	.combout(\cnt_received[22]~76_combout ),
	.cout(\cnt_received[22]~77 ));
// synopsys translate_off
defparam \cnt_received[22]~76 .lut_mask = 16'h5A5F;
defparam \cnt_received[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \cnt_received[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[22]~76_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[22]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[22] .is_wysiwyg = "true";
defparam \cnt_received[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \cnt_received[23]~78 (
// Equation(s):
// \cnt_received[23]~78_combout  = (cnt_received[23] & (\cnt_received[22]~77  $ (GND))) # (!cnt_received[23] & (!\cnt_received[22]~77  & VCC))
// \cnt_received[23]~79  = CARRY((cnt_received[23] & !\cnt_received[22]~77 ))

	.dataa(gnd),
	.datab(cnt_received[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[22]~77 ),
	.combout(\cnt_received[23]~78_combout ),
	.cout(\cnt_received[23]~79 ));
// synopsys translate_off
defparam \cnt_received[23]~78 .lut_mask = 16'hC30C;
defparam \cnt_received[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \cnt_received[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[23]~78_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[23]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[23] .is_wysiwyg = "true";
defparam \cnt_received[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \cnt_received[24]~80 (
// Equation(s):
// \cnt_received[24]~80_combout  = (cnt_received[24] & (!\cnt_received[23]~79 )) # (!cnt_received[24] & ((\cnt_received[23]~79 ) # (GND)))
// \cnt_received[24]~81  = CARRY((!\cnt_received[23]~79 ) # (!cnt_received[24]))

	.dataa(gnd),
	.datab(cnt_received[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[23]~79 ),
	.combout(\cnt_received[24]~80_combout ),
	.cout(\cnt_received[24]~81 ));
// synopsys translate_off
defparam \cnt_received[24]~80 .lut_mask = 16'h3C3F;
defparam \cnt_received[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \cnt_received[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[24]~80_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[24]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[24] .is_wysiwyg = "true";
defparam \cnt_received[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \cnt_received[25]~82 (
// Equation(s):
// \cnt_received[25]~82_combout  = (cnt_received[25] & (\cnt_received[24]~81  $ (GND))) # (!cnt_received[25] & (!\cnt_received[24]~81  & VCC))
// \cnt_received[25]~83  = CARRY((cnt_received[25] & !\cnt_received[24]~81 ))

	.dataa(gnd),
	.datab(cnt_received[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[24]~81 ),
	.combout(\cnt_received[25]~82_combout ),
	.cout(\cnt_received[25]~83 ));
// synopsys translate_off
defparam \cnt_received[25]~82 .lut_mask = 16'hC30C;
defparam \cnt_received[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \cnt_received[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[25]~82_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[25]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[25] .is_wysiwyg = "true";
defparam \cnt_received[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \cnt_received[26]~84 (
// Equation(s):
// \cnt_received[26]~84_combout  = (cnt_received[26] & (!\cnt_received[25]~83 )) # (!cnt_received[26] & ((\cnt_received[25]~83 ) # (GND)))
// \cnt_received[26]~85  = CARRY((!\cnt_received[25]~83 ) # (!cnt_received[26]))

	.dataa(gnd),
	.datab(cnt_received[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[25]~83 ),
	.combout(\cnt_received[26]~84_combout ),
	.cout(\cnt_received[26]~85 ));
// synopsys translate_off
defparam \cnt_received[26]~84 .lut_mask = 16'h3C3F;
defparam \cnt_received[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \cnt_received[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[26]~84_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[26]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[26] .is_wysiwyg = "true";
defparam \cnt_received[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \always1~15 (
// Equation(s):
// \always1~15_combout  = (!cnt_received[26] & (!cnt_received[25] & (!cnt_received[23] & !cnt_received[24])))

	.dataa(cnt_received[26]),
	.datab(cnt_received[25]),
	.datac(cnt_received[23]),
	.datad(cnt_received[24]),
	.cin(gnd),
	.combout(\always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \always1~15 .lut_mask = 16'h0001;
defparam \always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \cnt_received[27]~86 (
// Equation(s):
// \cnt_received[27]~86_combout  = (cnt_received[27] & (\cnt_received[26]~85  $ (GND))) # (!cnt_received[27] & (!\cnt_received[26]~85  & VCC))
// \cnt_received[27]~87  = CARRY((cnt_received[27] & !\cnt_received[26]~85 ))

	.dataa(cnt_received[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[26]~85 ),
	.combout(\cnt_received[27]~86_combout ),
	.cout(\cnt_received[27]~87 ));
// synopsys translate_off
defparam \cnt_received[27]~86 .lut_mask = 16'hA50A;
defparam \cnt_received[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \cnt_received[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[27]~86_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[27]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[27] .is_wysiwyg = "true";
defparam \cnt_received[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \cnt_received[28]~88 (
// Equation(s):
// \cnt_received[28]~88_combout  = (cnt_received[28] & (!\cnt_received[27]~87 )) # (!cnt_received[28] & ((\cnt_received[27]~87 ) # (GND)))
// \cnt_received[28]~89  = CARRY((!\cnt_received[27]~87 ) # (!cnt_received[28]))

	.dataa(gnd),
	.datab(cnt_received[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[27]~87 ),
	.combout(\cnt_received[28]~88_combout ),
	.cout(\cnt_received[28]~89 ));
// synopsys translate_off
defparam \cnt_received[28]~88 .lut_mask = 16'h3C3F;
defparam \cnt_received[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \cnt_received[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[28]~88_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[28]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[28] .is_wysiwyg = "true";
defparam \cnt_received[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \cnt_received[29]~90 (
// Equation(s):
// \cnt_received[29]~90_combout  = (cnt_received[29] & (\cnt_received[28]~89  $ (GND))) # (!cnt_received[29] & (!\cnt_received[28]~89  & VCC))
// \cnt_received[29]~91  = CARRY((cnt_received[29] & !\cnt_received[28]~89 ))

	.dataa(cnt_received[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[28]~89 ),
	.combout(\cnt_received[29]~90_combout ),
	.cout(\cnt_received[29]~91 ));
// synopsys translate_off
defparam \cnt_received[29]~90 .lut_mask = 16'hA50A;
defparam \cnt_received[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \cnt_received[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[29]~90_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[29] .is_wysiwyg = "true";
defparam \cnt_received[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \cnt_received[30]~92 (
// Equation(s):
// \cnt_received[30]~92_combout  = (cnt_received[30] & (!\cnt_received[29]~91 )) # (!cnt_received[30] & ((\cnt_received[29]~91 ) # (GND)))
// \cnt_received[30]~93  = CARRY((!\cnt_received[29]~91 ) # (!cnt_received[30]))

	.dataa(gnd),
	.datab(cnt_received[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[29]~91 ),
	.combout(\cnt_received[30]~92_combout ),
	.cout(\cnt_received[30]~93 ));
// synopsys translate_off
defparam \cnt_received[30]~92 .lut_mask = 16'h3C3F;
defparam \cnt_received[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \cnt_received[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[30]~92_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[30] .is_wysiwyg = "true";
defparam \cnt_received[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \always1~16 (
// Equation(s):
// \always1~16_combout  = (!cnt_received[27] & (!cnt_received[30] & (!cnt_received[29] & !cnt_received[28])))

	.dataa(cnt_received[27]),
	.datab(cnt_received[30]),
	.datac(cnt_received[29]),
	.datad(cnt_received[28]),
	.cin(gnd),
	.combout(\always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \always1~16 .lut_mask = 16'h0001;
defparam \always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \cnt_received[31]~94 (
// Equation(s):
// \cnt_received[31]~94_combout  = cnt_received[31] $ (!\cnt_received[30]~93 )

	.dataa(cnt_received[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_received[30]~93 ),
	.combout(\cnt_received[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[31]~94 .lut_mask = 16'hA5A5;
defparam \cnt_received[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \cnt_received[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[31]~94_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[31] .is_wysiwyg = "true";
defparam \cnt_received[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \always1~14 (
// Equation(s):
// \always1~14_combout  = (!cnt_received[21] & (!cnt_received[20] & (!cnt_received[22] & !cnt_received[19])))

	.dataa(cnt_received[21]),
	.datab(cnt_received[20]),
	.datac(cnt_received[22]),
	.datad(cnt_received[19]),
	.cin(gnd),
	.combout(\always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \always1~14 .lut_mask = 16'h0001;
defparam \always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \always1~17 (
// Equation(s):
// \always1~17_combout  = (\always1~15_combout  & (\always1~16_combout  & (!cnt_received[31] & \always1~14_combout )))

	.dataa(\always1~15_combout ),
	.datab(\always1~16_combout ),
	.datac(cnt_received[31]),
	.datad(\always1~14_combout ),
	.cin(gnd),
	.combout(\always1~17_combout ),
	.cout());
// synopsys translate_off
defparam \always1~17 .lut_mask = 16'h0800;
defparam \always1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!cnt_received[10] & (((!cnt_received[8] & !cnt_received[7])) # (!cnt_received[9])))

	.dataa(cnt_received[10]),
	.datab(cnt_received[8]),
	.datac(cnt_received[7]),
	.datad(cnt_received[9]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'h0155;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (\always1~11_combout  & (((\LessThan3~0_combout ) # (!cnt_received[11])) # (!cnt_received[12])))

	.dataa(cnt_received[12]),
	.datab(cnt_received[11]),
	.datac(\always1~11_combout ),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'hF070;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ((\LessThan3~1_combout ) # (!cnt_received[18])) # (!cnt_received[17])

	.dataa(cnt_received[17]),
	.datab(gnd),
	.datac(cnt_received[18]),
	.datad(\LessThan3~1_combout ),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'hFF5F;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \adc_ack~input (
	.i(adc_ack),
	.ibar(gnd),
	.o(\adc_ack~input_o ));
// synopsys translate_off
defparam \adc_ack~input .bus_hold = "false";
defparam \adc_ack~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \adc_ack_sub~input (
	.i(adc_ack_sub),
	.ibar(gnd),
	.o(\adc_ack_sub~input_o ));
// synopsys translate_off
defparam \adc_ack_sub~input .bus_hold = "false";
defparam \adc_ack_sub~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb ack_unit(
// Equation(s):
// \ack_unit~combout  = (\adc_ack~input_o ) # (\adc_ack_sub~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack~input_o ),
	.datad(\adc_ack_sub~input_o ),
	.cin(gnd),
	.combout(\ack_unit~combout ),
	.cout());
// synopsys translate_off
defparam ack_unit.lut_mask = 16'hFFF0;
defparam ack_unit.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas ack_unit_delay(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ack_unit~combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ack_unit_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam ack_unit_delay.is_wysiwyg = "true";
defparam ack_unit_delay.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \cnt_received[0]~31 (
// Equation(s):
// \cnt_received[0]~31_combout  = (\always1~17_combout  & (\LessThan3~2_combout  & (!\ack_unit_delay~q  & \ack_unit~combout )))

	.dataa(\always1~17_combout ),
	.datab(\LessThan3~2_combout ),
	.datac(\ack_unit_delay~q ),
	.datad(\ack_unit~combout ),
	.cin(gnd),
	.combout(\cnt_received[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~31 .lut_mask = 16'h0800;
defparam \cnt_received[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \cnt_received[0]~32 (
// Equation(s):
// \cnt_received[0]~32_combout  = cnt_received[0] $ (((\cnt_received[0]~31_combout  & \comb~0_combout )))

	.dataa(\cnt_received[0]~31_combout ),
	.datab(\comb~0_combout ),
	.datac(cnt_received[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_received[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_received[0]~32 .lut_mask = 16'h7878;
defparam \cnt_received[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \cnt_received[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[0]~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[0] .is_wysiwyg = "true";
defparam \cnt_received[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \cnt_received[1]~33 (
// Equation(s):
// \cnt_received[1]~33_combout  = (cnt_received[1] & (cnt_received[0] $ (VCC))) # (!cnt_received[1] & (cnt_received[0] & VCC))
// \cnt_received[1]~34  = CARRY((cnt_received[1] & cnt_received[0]))

	.dataa(cnt_received[1]),
	.datab(cnt_received[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_received[1]~33_combout ),
	.cout(\cnt_received[1]~34 ));
// synopsys translate_off
defparam \cnt_received[1]~33 .lut_mask = 16'h6688;
defparam \cnt_received[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \cnt_received[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[1]~33_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[1] .is_wysiwyg = "true";
defparam \cnt_received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \cnt_received[2]~36 (
// Equation(s):
// \cnt_received[2]~36_combout  = (cnt_received[2] & (!\cnt_received[1]~34 )) # (!cnt_received[2] & ((\cnt_received[1]~34 ) # (GND)))
// \cnt_received[2]~37  = CARRY((!\cnt_received[1]~34 ) # (!cnt_received[2]))

	.dataa(gnd),
	.datab(cnt_received[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[1]~34 ),
	.combout(\cnt_received[2]~36_combout ),
	.cout(\cnt_received[2]~37 ));
// synopsys translate_off
defparam \cnt_received[2]~36 .lut_mask = 16'h3C3F;
defparam \cnt_received[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \cnt_received[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[2]~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[2] .is_wysiwyg = "true";
defparam \cnt_received[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \cnt_received[3]~38 (
// Equation(s):
// \cnt_received[3]~38_combout  = (cnt_received[3] & (\cnt_received[2]~37  $ (GND))) # (!cnt_received[3] & (!\cnt_received[2]~37  & VCC))
// \cnt_received[3]~39  = CARRY((cnt_received[3] & !\cnt_received[2]~37 ))

	.dataa(cnt_received[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[2]~37 ),
	.combout(\cnt_received[3]~38_combout ),
	.cout(\cnt_received[3]~39 ));
// synopsys translate_off
defparam \cnt_received[3]~38 .lut_mask = 16'hA50A;
defparam \cnt_received[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \cnt_received[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[3]~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[3] .is_wysiwyg = "true";
defparam \cnt_received[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \cnt_received[4]~40 (
// Equation(s):
// \cnt_received[4]~40_combout  = (cnt_received[4] & (!\cnt_received[3]~39 )) # (!cnt_received[4] & ((\cnt_received[3]~39 ) # (GND)))
// \cnt_received[4]~41  = CARRY((!\cnt_received[3]~39 ) # (!cnt_received[4]))

	.dataa(gnd),
	.datab(cnt_received[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[3]~39 ),
	.combout(\cnt_received[4]~40_combout ),
	.cout(\cnt_received[4]~41 ));
// synopsys translate_off
defparam \cnt_received[4]~40 .lut_mask = 16'h3C3F;
defparam \cnt_received[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \cnt_received[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[4]~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[4] .is_wysiwyg = "true";
defparam \cnt_received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \cnt_received[5]~42 (
// Equation(s):
// \cnt_received[5]~42_combout  = (cnt_received[5] & (\cnt_received[4]~41  $ (GND))) # (!cnt_received[5] & (!\cnt_received[4]~41  & VCC))
// \cnt_received[5]~43  = CARRY((cnt_received[5] & !\cnt_received[4]~41 ))

	.dataa(cnt_received[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[4]~41 ),
	.combout(\cnt_received[5]~42_combout ),
	.cout(\cnt_received[5]~43 ));
// synopsys translate_off
defparam \cnt_received[5]~42 .lut_mask = 16'hA50A;
defparam \cnt_received[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \cnt_received[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[5]~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[5] .is_wysiwyg = "true";
defparam \cnt_received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \cnt_received[6]~44 (
// Equation(s):
// \cnt_received[6]~44_combout  = (cnt_received[6] & (!\cnt_received[5]~43 )) # (!cnt_received[6] & ((\cnt_received[5]~43 ) # (GND)))
// \cnt_received[6]~45  = CARRY((!\cnt_received[5]~43 ) # (!cnt_received[6]))

	.dataa(cnt_received[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[5]~43 ),
	.combout(\cnt_received[6]~44_combout ),
	.cout(\cnt_received[6]~45 ));
// synopsys translate_off
defparam \cnt_received[6]~44 .lut_mask = 16'h5A5F;
defparam \cnt_received[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N13
dffeas \cnt_received[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[6]~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[6] .is_wysiwyg = "true";
defparam \cnt_received[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \cnt_received[7]~46 (
// Equation(s):
// \cnt_received[7]~46_combout  = (cnt_received[7] & (\cnt_received[6]~45  $ (GND))) # (!cnt_received[7] & (!\cnt_received[6]~45  & VCC))
// \cnt_received[7]~47  = CARRY((cnt_received[7] & !\cnt_received[6]~45 ))

	.dataa(gnd),
	.datab(cnt_received[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[6]~45 ),
	.combout(\cnt_received[7]~46_combout ),
	.cout(\cnt_received[7]~47 ));
// synopsys translate_off
defparam \cnt_received[7]~46 .lut_mask = 16'hC30C;
defparam \cnt_received[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \cnt_received[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[7]~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[7] .is_wysiwyg = "true";
defparam \cnt_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \cnt_received[8]~48 (
// Equation(s):
// \cnt_received[8]~48_combout  = (cnt_received[8] & (!\cnt_received[7]~47 )) # (!cnt_received[8] & ((\cnt_received[7]~47 ) # (GND)))
// \cnt_received[8]~49  = CARRY((!\cnt_received[7]~47 ) # (!cnt_received[8]))

	.dataa(gnd),
	.datab(cnt_received[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[7]~47 ),
	.combout(\cnt_received[8]~48_combout ),
	.cout(\cnt_received[8]~49 ));
// synopsys translate_off
defparam \cnt_received[8]~48 .lut_mask = 16'h3C3F;
defparam \cnt_received[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \cnt_received[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[8]~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[8] .is_wysiwyg = "true";
defparam \cnt_received[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \cnt_received[9]~50 (
// Equation(s):
// \cnt_received[9]~50_combout  = (cnt_received[9] & (\cnt_received[8]~49  $ (GND))) # (!cnt_received[9] & (!\cnt_received[8]~49  & VCC))
// \cnt_received[9]~51  = CARRY((cnt_received[9] & !\cnt_received[8]~49 ))

	.dataa(gnd),
	.datab(cnt_received[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[8]~49 ),
	.combout(\cnt_received[9]~50_combout ),
	.cout(\cnt_received[9]~51 ));
// synopsys translate_off
defparam \cnt_received[9]~50 .lut_mask = 16'hC30C;
defparam \cnt_received[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \cnt_received[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[9]~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[9] .is_wysiwyg = "true";
defparam \cnt_received[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \cnt_received[10]~52 (
// Equation(s):
// \cnt_received[10]~52_combout  = (cnt_received[10] & (!\cnt_received[9]~51 )) # (!cnt_received[10] & ((\cnt_received[9]~51 ) # (GND)))
// \cnt_received[10]~53  = CARRY((!\cnt_received[9]~51 ) # (!cnt_received[10]))

	.dataa(gnd),
	.datab(cnt_received[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[9]~51 ),
	.combout(\cnt_received[10]~52_combout ),
	.cout(\cnt_received[10]~53 ));
// synopsys translate_off
defparam \cnt_received[10]~52 .lut_mask = 16'h3C3F;
defparam \cnt_received[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \cnt_received[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[10]~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[10] .is_wysiwyg = "true";
defparam \cnt_received[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \cnt_received[11]~54 (
// Equation(s):
// \cnt_received[11]~54_combout  = (cnt_received[11] & (\cnt_received[10]~53  $ (GND))) # (!cnt_received[11] & (!\cnt_received[10]~53  & VCC))
// \cnt_received[11]~55  = CARRY((cnt_received[11] & !\cnt_received[10]~53 ))

	.dataa(cnt_received[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[10]~53 ),
	.combout(\cnt_received[11]~54_combout ),
	.cout(\cnt_received[11]~55 ));
// synopsys translate_off
defparam \cnt_received[11]~54 .lut_mask = 16'hA50A;
defparam \cnt_received[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \cnt_received[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[11]~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[11] .is_wysiwyg = "true";
defparam \cnt_received[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \cnt_received[12]~56 (
// Equation(s):
// \cnt_received[12]~56_combout  = (cnt_received[12] & (!\cnt_received[11]~55 )) # (!cnt_received[12] & ((\cnt_received[11]~55 ) # (GND)))
// \cnt_received[12]~57  = CARRY((!\cnt_received[11]~55 ) # (!cnt_received[12]))

	.dataa(gnd),
	.datab(cnt_received[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[11]~55 ),
	.combout(\cnt_received[12]~56_combout ),
	.cout(\cnt_received[12]~57 ));
// synopsys translate_off
defparam \cnt_received[12]~56 .lut_mask = 16'h3C3F;
defparam \cnt_received[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \cnt_received[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[12]~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[12] .is_wysiwyg = "true";
defparam \cnt_received[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \cnt_received[13]~58 (
// Equation(s):
// \cnt_received[13]~58_combout  = (cnt_received[13] & (\cnt_received[12]~57  $ (GND))) # (!cnt_received[13] & (!\cnt_received[12]~57  & VCC))
// \cnt_received[13]~59  = CARRY((cnt_received[13] & !\cnt_received[12]~57 ))

	.dataa(cnt_received[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[12]~57 ),
	.combout(\cnt_received[13]~58_combout ),
	.cout(\cnt_received[13]~59 ));
// synopsys translate_off
defparam \cnt_received[13]~58 .lut_mask = 16'hA50A;
defparam \cnt_received[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \cnt_received[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[13]~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[13] .is_wysiwyg = "true";
defparam \cnt_received[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \cnt_received[14]~60 (
// Equation(s):
// \cnt_received[14]~60_combout  = (cnt_received[14] & (!\cnt_received[13]~59 )) # (!cnt_received[14] & ((\cnt_received[13]~59 ) # (GND)))
// \cnt_received[14]~61  = CARRY((!\cnt_received[13]~59 ) # (!cnt_received[14]))

	.dataa(gnd),
	.datab(cnt_received[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_received[13]~59 ),
	.combout(\cnt_received[14]~60_combout ),
	.cout(\cnt_received[14]~61 ));
// synopsys translate_off
defparam \cnt_received[14]~60 .lut_mask = 16'h3C3F;
defparam \cnt_received[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \cnt_received[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[14]~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[14] .is_wysiwyg = "true";
defparam \cnt_received[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \cnt_received[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[15]~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_received[0]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_received[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_received[15] .is_wysiwyg = "true";
defparam \cnt_received[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \always1~11 (
// Equation(s):
// \always1~11_combout  = (!cnt_received[15] & (!cnt_received[13] & (!cnt_received[14] & !cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(cnt_received[13]),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \always1~11 .lut_mask = 16'h0001;
defparam \always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \always1~12 (
// Equation(s):
// \always1~12_combout  = (\always1~11_combout  & (!cnt_ena[8] & (!cnt_ena[6] & cnt_ena[7])))

	.dataa(\always1~11_combout ),
	.datab(cnt_ena[8]),
	.datac(cnt_ena[6]),
	.datad(cnt_ena[7]),
	.cin(gnd),
	.combout(\always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \always1~12 .lut_mask = 16'h0200;
defparam \always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = (cnt_ena[16] & (cnt_ena[15] & (cnt_received[12] & cnt_received[11])))

	.dataa(cnt_ena[16]),
	.datab(cnt_ena[15]),
	.datac(cnt_received[12]),
	.datad(cnt_received[11]),
	.cin(gnd),
	.combout(\always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \always1~10 .lut_mask = 16'h8000;
defparam \always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \cnt_ena[29]~89 (
// Equation(s):
// \cnt_ena[29]~89_combout  = (cnt_ena[29] & (\cnt_ena[28]~87  $ (GND))) # (!cnt_ena[29] & (!\cnt_ena[28]~87  & VCC))
// \cnt_ena[29]~90  = CARRY((cnt_ena[29] & !\cnt_ena[28]~87 ))

	.dataa(cnt_ena[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[28]~87 ),
	.combout(\cnt_ena[29]~89_combout ),
	.cout(\cnt_ena[29]~90 ));
// synopsys translate_off
defparam \cnt_ena[29]~89 .lut_mask = 16'hA50A;
defparam \cnt_ena[29]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N27
dffeas \cnt_ena[29] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[29]~89_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[29]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[29] .is_wysiwyg = "true";
defparam \cnt_ena[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \cnt_ena[30]~91 (
// Equation(s):
// \cnt_ena[30]~91_combout  = (cnt_ena[30] & (!\cnt_ena[29]~90 )) # (!cnt_ena[30] & ((\cnt_ena[29]~90 ) # (GND)))
// \cnt_ena[30]~92  = CARRY((!\cnt_ena[29]~90 ) # (!cnt_ena[30]))

	.dataa(gnd),
	.datab(cnt_ena[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[29]~90 ),
	.combout(\cnt_ena[30]~91_combout ),
	.cout(\cnt_ena[30]~92 ));
// synopsys translate_off
defparam \cnt_ena[30]~91 .lut_mask = 16'h3C3F;
defparam \cnt_ena[30]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N29
dffeas \cnt_ena[30] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[30]~91_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[30]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[30] .is_wysiwyg = "true";
defparam \cnt_ena[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \cnt_ena[31]~93 (
// Equation(s):
// \cnt_ena[31]~93_combout  = cnt_ena[31] $ (!\cnt_ena[30]~92 )

	.dataa(cnt_ena[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt_ena[30]~92 ),
	.combout(\cnt_ena[31]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[31]~93 .lut_mask = 16'hA5A5;
defparam \cnt_ena[31]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y35_N31
dffeas \cnt_ena[31] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[31]~93_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[31]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[31] .is_wysiwyg = "true";
defparam \cnt_ena[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = (!cnt_ena[31] & (!cnt_ena[29] & !cnt_ena[30]))

	.dataa(cnt_ena[31]),
	.datab(cnt_ena[29]),
	.datac(gnd),
	.datad(cnt_ena[30]),
	.cin(gnd),
	.combout(\always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \always1~8 .lut_mask = 16'h0011;
defparam \always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = (!cnt_ena[3] & (!cnt_ena[2] & (!cnt_ena[4] & cnt_ena[5])))

	.dataa(cnt_ena[3]),
	.datab(cnt_ena[2]),
	.datac(cnt_ena[4]),
	.datad(cnt_ena[5]),
	.cin(gnd),
	.combout(\always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \always1~9 .lut_mask = 16'h0100;
defparam \always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \always1~13 (
// Equation(s):
// \always1~13_combout  = (\always1~12_combout  & (\always1~10_combout  & (\always1~8_combout  & \always1~9_combout )))

	.dataa(\always1~12_combout ),
	.datab(\always1~10_combout ),
	.datac(\always1~8_combout ),
	.datad(\always1~9_combout ),
	.cin(gnd),
	.combout(\always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \always1~13 .lut_mask = 16'h8000;
defparam \always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (cnt_ena[9] & (cnt_received[17] & (cnt_ena[10] & cnt_received[18])))

	.dataa(cnt_ena[9]),
	.datab(cnt_received[17]),
	.datac(cnt_ena[10]),
	.datad(cnt_received[18]),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h8000;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \cnt_ena[1]~32 (
// Equation(s):
// \cnt_ena[1]~32_combout  = (cnt_ena[0] & (cnt_ena[1] $ (VCC))) # (!cnt_ena[0] & (cnt_ena[1] & VCC))
// \cnt_ena[1]~33  = CARRY((cnt_ena[0] & cnt_ena[1]))

	.dataa(cnt_ena[0]),
	.datab(cnt_ena[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt_ena[1]~32_combout ),
	.cout(\cnt_ena[1]~33 ));
// synopsys translate_off
defparam \cnt_ena[1]~32 .lut_mask = 16'h6688;
defparam \cnt_ena[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N3
dffeas \cnt_ena[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[1]~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[1] .is_wysiwyg = "true";
defparam \cnt_ena[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (cnt_received[9] & (cnt_received[7] & (!cnt_ena[1] & !cnt_ena[0])))

	.dataa(cnt_received[9]),
	.datab(cnt_received[7]),
	.datac(cnt_ena[1]),
	.datad(cnt_ena[0]),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h0008;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (!cnt_ena[12] & (!cnt_ena[14] & (!cnt_ena[11] & !cnt_ena[13])))

	.dataa(cnt_ena[12]),
	.datab(cnt_ena[14]),
	.datac(cnt_ena[11]),
	.datad(cnt_ena[13]),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h0001;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (!cnt_received[8] & (!cnt_received[6] & (!cnt_received[5] & !cnt_received[4])))

	.dataa(cnt_received[8]),
	.datab(cnt_received[6]),
	.datac(cnt_received[5]),
	.datad(cnt_received[4]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0001;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!cnt_received[2] & (!cnt_received[1] & (!cnt_received[3] & !cnt_received[0])))

	.dataa(cnt_received[2]),
	.datab(cnt_received[1]),
	.datac(cnt_received[3]),
	.datad(cnt_received[0]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0001;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (\always1~2_combout  & (!cnt_received[10] & \always1~1_combout ))

	.dataa(\always1~2_combout ),
	.datab(gnd),
	.datac(cnt_received[10]),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0A00;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (\always1~5_combout  & (\always1~6_combout  & (\always1~4_combout  & \always1~3_combout )))

	.dataa(\always1~5_combout ),
	.datab(\always1~6_combout ),
	.datac(\always1~4_combout ),
	.datad(\always1~3_combout ),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'h8000;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \always1~19 (
// Equation(s):
// \always1~19_combout  = (!cnt_ena[23] & (!cnt_ena[22] & (!cnt_ena[21] & !cnt_ena[24])))

	.dataa(cnt_ena[23]),
	.datab(cnt_ena[22]),
	.datac(cnt_ena[21]),
	.datad(cnt_ena[24]),
	.cin(gnd),
	.combout(\always1~19_combout ),
	.cout());
// synopsys translate_off
defparam \always1~19 .lut_mask = 16'h0001;
defparam \always1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \always1~18 (
// Equation(s):
// \always1~18_combout  = (!cnt_ena[17] & (!cnt_ena[18] & (!cnt_ena[19] & !cnt_ena[20])))

	.dataa(cnt_ena[17]),
	.datab(cnt_ena[18]),
	.datac(cnt_ena[19]),
	.datad(cnt_ena[20]),
	.cin(gnd),
	.combout(\always1~18_combout ),
	.cout());
// synopsys translate_off
defparam \always1~18 .lut_mask = 16'h0001;
defparam \always1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \always1~20 (
// Equation(s):
// \always1~20_combout  = (\always1~19_combout  & (\always1~18_combout  & \always1~17_combout ))

	.dataa(\always1~19_combout ),
	.datab(\always1~18_combout ),
	.datac(\always1~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\always1~20_combout ),
	.cout());
// synopsys translate_off
defparam \always1~20 .lut_mask = 16'h8080;
defparam \always1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \always1~21 (
// Equation(s):
// \always1~21_combout  = (\always1~0_combout  & (\always1~13_combout  & (\always1~7_combout  & \always1~20_combout )))

	.dataa(\always1~0_combout ),
	.datab(\always1~13_combout ),
	.datac(\always1~7_combout ),
	.datad(\always1~20_combout ),
	.cin(gnd),
	.combout(\always1~21_combout ),
	.cout());
// synopsys translate_off
defparam \always1~21 .lut_mask = 16'h8000;
defparam \always1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \cs.SAMPLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comb~0_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.SAMPLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.SAMPLE .is_wysiwyg = "true";
defparam \cs.SAMPLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\nrst~input_o  & ((\ns.SAMPLE~1_combout ) # ((!\always1~21_combout  & \cs.SAMPLE~q ))))

	.dataa(\nrst~input_o ),
	.datab(\ns.SAMPLE~1_combout ),
	.datac(\always1~21_combout ),
	.datad(\cs.SAMPLE~q ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h8A88;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \cnt_ena_period[0]~1 (
// Equation(s):
// \cnt_ena_period[0]~1_combout  = (\LessThan2~2_combout  & \comb~0_combout )

	.dataa(\LessThan2~2_combout ),
	.datab(gnd),
	.datac(\comb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cnt_ena_period[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period[0]~1 .lut_mask = 16'hA0A0;
defparam \cnt_ena_period[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N3
dffeas \cnt_ena_period[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[4] .is_wysiwyg = "true";
defparam \cnt_ena_period[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (cnt_ena_period[5] & (!\Add4~9 )) # (!cnt_ena_period[5] & ((\Add4~9 ) # (GND)))
// \Add4~11  = CARRY((!\Add4~9 ) # (!cnt_ena_period[5]))

	.dataa(cnt_ena_period[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h5A5F;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N27
dffeas \cnt_ena_period[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[5] .is_wysiwyg = "true";
defparam \cnt_ena_period[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = (cnt_ena_period[6] & (\Add4~11  $ (GND))) # (!cnt_ena_period[6] & (!\Add4~11  & VCC))
// \Add4~13  = CARRY((cnt_ena_period[6] & !\Add4~11 ))

	.dataa(gnd),
	.datab(cnt_ena_period[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'hC30C;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N29
dffeas \cnt_ena_period[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[6] .is_wysiwyg = "true";
defparam \cnt_ena_period[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = cnt_ena_period[7] $ (\Add4~13 )

	.dataa(cnt_ena_period[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h5A5A;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N31
dffeas \cnt_ena_period[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[7] .is_wysiwyg = "true";
defparam \cnt_ena_period[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!cnt_ena_period[5] & (cnt_ena_period[4] & (!cnt_ena_period[7] & !cnt_ena_period[6])))

	.dataa(cnt_ena_period[5]),
	.datab(cnt_ena_period[4]),
	.datac(cnt_ena_period[7]),
	.datad(cnt_ena_period[6]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0004;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \cnt_ena_period~3 (
// Equation(s):
// \cnt_ena_period~3_combout  = (\Add4~0_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\Add4~0_combout ),
	.datac(gnd),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena_period~3_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~3 .lut_mask = 16'h44CC;
defparam \cnt_ena_period~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N1
dffeas \cnt_ena_period[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[0] .is_wysiwyg = "true";
defparam \cnt_ena_period[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (cnt_ena_period[1] & (!\Add4~1 )) # (!cnt_ena_period[1] & ((\Add4~1 ) # (GND)))
// \Add4~3  = CARRY((!\Add4~1 ) # (!cnt_ena_period[1]))

	.dataa(gnd),
	.datab(cnt_ena_period[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h3C3F;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N19
dffeas \cnt_ena_period[1] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[1] .is_wysiwyg = "true";
defparam \cnt_ena_period[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = (cnt_ena_period[2] & (\Add4~3  $ (GND))) # (!cnt_ena_period[2] & (!\Add4~3  & VCC))
// \Add4~5  = CARRY((cnt_ena_period[2] & !\Add4~3 ))

	.dataa(gnd),
	.datab(cnt_ena_period[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'hC30C;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y35_N21
dffeas \cnt_ena_period[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add4~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[2] .is_wysiwyg = "true";
defparam \cnt_ena_period[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \cnt_ena_period~2 (
// Equation(s):
// \cnt_ena_period~2_combout  = (\Add4~6_combout  & ((!\Equal6~0_combout ) # (!\Equal6~1_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(gnd),
	.datac(\Add4~6_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena_period~2_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena_period~2 .lut_mask = 16'h50F0;
defparam \cnt_ena_period~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N7
dffeas \cnt_ena_period[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena_period~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena_period[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena_period[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena_period[3] .is_wysiwyg = "true";
defparam \cnt_ena_period[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (cnt_ena_period[3] & (!cnt_ena_period[0] & (!cnt_ena_period[1] & !cnt_ena_period[2])))

	.dataa(cnt_ena_period[3]),
	.datab(cnt_ena_period[0]),
	.datac(cnt_ena_period[1]),
	.datad(cnt_ena_period[2]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0002;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \cnt_ena[31]~31 (
// Equation(s):
// \cnt_ena[31]~31_combout  = (\Equal6~1_combout  & (\LessThan2~2_combout  & (\comb~0_combout  & \Equal6~0_combout )))

	.dataa(\Equal6~1_combout ),
	.datab(\LessThan2~2_combout ),
	.datac(\comb~0_combout ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\cnt_ena[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[31]~31 .lut_mask = 16'h8000;
defparam \cnt_ena[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \cnt_ena[0]~88 (
// Equation(s):
// \cnt_ena[0]~88_combout  = cnt_ena[0] $ (\cnt_ena[31]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_ena[0]),
	.datad(\cnt_ena[31]~31_combout ),
	.cin(gnd),
	.combout(\cnt_ena[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cnt_ena[0]~88 .lut_mask = 16'h0FF0;
defparam \cnt_ena[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N27
dffeas \cnt_ena[0] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[0]~88_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[0] .is_wysiwyg = "true";
defparam \cnt_ena[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \cnt_ena[2]~34 (
// Equation(s):
// \cnt_ena[2]~34_combout  = (cnt_ena[2] & (!\cnt_ena[1]~33 )) # (!cnt_ena[2] & ((\cnt_ena[1]~33 ) # (GND)))
// \cnt_ena[2]~35  = CARRY((!\cnt_ena[1]~33 ) # (!cnt_ena[2]))

	.dataa(gnd),
	.datab(cnt_ena[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[1]~33 ),
	.combout(\cnt_ena[2]~34_combout ),
	.cout(\cnt_ena[2]~35 ));
// synopsys translate_off
defparam \cnt_ena[2]~34 .lut_mask = 16'h3C3F;
defparam \cnt_ena[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \cnt_ena[2] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[2]~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[2] .is_wysiwyg = "true";
defparam \cnt_ena[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \cnt_ena[3]~36 (
// Equation(s):
// \cnt_ena[3]~36_combout  = (cnt_ena[3] & (\cnt_ena[2]~35  $ (GND))) # (!cnt_ena[3] & (!\cnt_ena[2]~35  & VCC))
// \cnt_ena[3]~37  = CARRY((cnt_ena[3] & !\cnt_ena[2]~35 ))

	.dataa(cnt_ena[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[2]~35 ),
	.combout(\cnt_ena[3]~36_combout ),
	.cout(\cnt_ena[3]~37 ));
// synopsys translate_off
defparam \cnt_ena[3]~36 .lut_mask = 16'hA50A;
defparam \cnt_ena[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \cnt_ena[3] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[3]~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[3] .is_wysiwyg = "true";
defparam \cnt_ena[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \cnt_ena[4]~38 (
// Equation(s):
// \cnt_ena[4]~38_combout  = (cnt_ena[4] & (!\cnt_ena[3]~37 )) # (!cnt_ena[4] & ((\cnt_ena[3]~37 ) # (GND)))
// \cnt_ena[4]~39  = CARRY((!\cnt_ena[3]~37 ) # (!cnt_ena[4]))

	.dataa(gnd),
	.datab(cnt_ena[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[3]~37 ),
	.combout(\cnt_ena[4]~38_combout ),
	.cout(\cnt_ena[4]~39 ));
// synopsys translate_off
defparam \cnt_ena[4]~38 .lut_mask = 16'h3C3F;
defparam \cnt_ena[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \cnt_ena[4] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[4]~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[4] .is_wysiwyg = "true";
defparam \cnt_ena[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \cnt_ena[5]~40 (
// Equation(s):
// \cnt_ena[5]~40_combout  = (cnt_ena[5] & (\cnt_ena[4]~39  $ (GND))) # (!cnt_ena[5] & (!\cnt_ena[4]~39  & VCC))
// \cnt_ena[5]~41  = CARRY((cnt_ena[5] & !\cnt_ena[4]~39 ))

	.dataa(cnt_ena[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[4]~39 ),
	.combout(\cnt_ena[5]~40_combout ),
	.cout(\cnt_ena[5]~41 ));
// synopsys translate_off
defparam \cnt_ena[5]~40 .lut_mask = 16'hA50A;
defparam \cnt_ena[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \cnt_ena[5] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[5]~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[5] .is_wysiwyg = "true";
defparam \cnt_ena[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \cnt_ena[6]~42 (
// Equation(s):
// \cnt_ena[6]~42_combout  = (cnt_ena[6] & (!\cnt_ena[5]~41 )) # (!cnt_ena[6] & ((\cnt_ena[5]~41 ) # (GND)))
// \cnt_ena[6]~43  = CARRY((!\cnt_ena[5]~41 ) # (!cnt_ena[6]))

	.dataa(cnt_ena[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[5]~41 ),
	.combout(\cnt_ena[6]~42_combout ),
	.cout(\cnt_ena[6]~43 ));
// synopsys translate_off
defparam \cnt_ena[6]~42 .lut_mask = 16'h5A5F;
defparam \cnt_ena[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \cnt_ena[6] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[6]~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[6] .is_wysiwyg = "true";
defparam \cnt_ena[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \cnt_ena[7]~44 (
// Equation(s):
// \cnt_ena[7]~44_combout  = (cnt_ena[7] & (\cnt_ena[6]~43  $ (GND))) # (!cnt_ena[7] & (!\cnt_ena[6]~43  & VCC))
// \cnt_ena[7]~45  = CARRY((cnt_ena[7] & !\cnt_ena[6]~43 ))

	.dataa(gnd),
	.datab(cnt_ena[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[6]~43 ),
	.combout(\cnt_ena[7]~44_combout ),
	.cout(\cnt_ena[7]~45 ));
// synopsys translate_off
defparam \cnt_ena[7]~44 .lut_mask = 16'hC30C;
defparam \cnt_ena[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \cnt_ena[7] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[7]~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[7] .is_wysiwyg = "true";
defparam \cnt_ena[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \cnt_ena[8]~46 (
// Equation(s):
// \cnt_ena[8]~46_combout  = (cnt_ena[8] & (!\cnt_ena[7]~45 )) # (!cnt_ena[8] & ((\cnt_ena[7]~45 ) # (GND)))
// \cnt_ena[8]~47  = CARRY((!\cnt_ena[7]~45 ) # (!cnt_ena[8]))

	.dataa(gnd),
	.datab(cnt_ena[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[7]~45 ),
	.combout(\cnt_ena[8]~46_combout ),
	.cout(\cnt_ena[8]~47 ));
// synopsys translate_off
defparam \cnt_ena[8]~46 .lut_mask = 16'h3C3F;
defparam \cnt_ena[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \cnt_ena[8] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[8]~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[8] .is_wysiwyg = "true";
defparam \cnt_ena[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \cnt_ena[9]~48 (
// Equation(s):
// \cnt_ena[9]~48_combout  = (cnt_ena[9] & (\cnt_ena[8]~47  $ (GND))) # (!cnt_ena[9] & (!\cnt_ena[8]~47  & VCC))
// \cnt_ena[9]~49  = CARRY((cnt_ena[9] & !\cnt_ena[8]~47 ))

	.dataa(gnd),
	.datab(cnt_ena[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[8]~47 ),
	.combout(\cnt_ena[9]~48_combout ),
	.cout(\cnt_ena[9]~49 ));
// synopsys translate_off
defparam \cnt_ena[9]~48 .lut_mask = 16'hC30C;
defparam \cnt_ena[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \cnt_ena[9] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[9]~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[9] .is_wysiwyg = "true";
defparam \cnt_ena[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \cnt_ena[10]~50 (
// Equation(s):
// \cnt_ena[10]~50_combout  = (cnt_ena[10] & (!\cnt_ena[9]~49 )) # (!cnt_ena[10] & ((\cnt_ena[9]~49 ) # (GND)))
// \cnt_ena[10]~51  = CARRY((!\cnt_ena[9]~49 ) # (!cnt_ena[10]))

	.dataa(gnd),
	.datab(cnt_ena[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[9]~49 ),
	.combout(\cnt_ena[10]~50_combout ),
	.cout(\cnt_ena[10]~51 ));
// synopsys translate_off
defparam \cnt_ena[10]~50 .lut_mask = 16'h3C3F;
defparam \cnt_ena[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \cnt_ena[10] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[10]~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[10]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[10] .is_wysiwyg = "true";
defparam \cnt_ena[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \cnt_ena[11]~52 (
// Equation(s):
// \cnt_ena[11]~52_combout  = (cnt_ena[11] & (\cnt_ena[10]~51  $ (GND))) # (!cnt_ena[11] & (!\cnt_ena[10]~51  & VCC))
// \cnt_ena[11]~53  = CARRY((cnt_ena[11] & !\cnt_ena[10]~51 ))

	.dataa(gnd),
	.datab(cnt_ena[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[10]~51 ),
	.combout(\cnt_ena[11]~52_combout ),
	.cout(\cnt_ena[11]~53 ));
// synopsys translate_off
defparam \cnt_ena[11]~52 .lut_mask = 16'hC30C;
defparam \cnt_ena[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \cnt_ena[11] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[11]~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[11]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[11] .is_wysiwyg = "true";
defparam \cnt_ena[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \cnt_ena[12]~54 (
// Equation(s):
// \cnt_ena[12]~54_combout  = (cnt_ena[12] & (!\cnt_ena[11]~53 )) # (!cnt_ena[12] & ((\cnt_ena[11]~53 ) # (GND)))
// \cnt_ena[12]~55  = CARRY((!\cnt_ena[11]~53 ) # (!cnt_ena[12]))

	.dataa(cnt_ena[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[11]~53 ),
	.combout(\cnt_ena[12]~54_combout ),
	.cout(\cnt_ena[12]~55 ));
// synopsys translate_off
defparam \cnt_ena[12]~54 .lut_mask = 16'h5A5F;
defparam \cnt_ena[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \cnt_ena[12] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[12]~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[12]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[12] .is_wysiwyg = "true";
defparam \cnt_ena[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \cnt_ena[13]~56 (
// Equation(s):
// \cnt_ena[13]~56_combout  = (cnt_ena[13] & (\cnt_ena[12]~55  $ (GND))) # (!cnt_ena[13] & (!\cnt_ena[12]~55  & VCC))
// \cnt_ena[13]~57  = CARRY((cnt_ena[13] & !\cnt_ena[12]~55 ))

	.dataa(gnd),
	.datab(cnt_ena[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[12]~55 ),
	.combout(\cnt_ena[13]~56_combout ),
	.cout(\cnt_ena[13]~57 ));
// synopsys translate_off
defparam \cnt_ena[13]~56 .lut_mask = 16'hC30C;
defparam \cnt_ena[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \cnt_ena[13] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[13]~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[13]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[13] .is_wysiwyg = "true";
defparam \cnt_ena[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \cnt_ena[14]~58 (
// Equation(s):
// \cnt_ena[14]~58_combout  = (cnt_ena[14] & (!\cnt_ena[13]~57 )) # (!cnt_ena[14] & ((\cnt_ena[13]~57 ) # (GND)))
// \cnt_ena[14]~59  = CARRY((!\cnt_ena[13]~57 ) # (!cnt_ena[14]))

	.dataa(gnd),
	.datab(cnt_ena[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[13]~57 ),
	.combout(\cnt_ena[14]~58_combout ),
	.cout(\cnt_ena[14]~59 ));
// synopsys translate_off
defparam \cnt_ena[14]~58 .lut_mask = 16'h3C3F;
defparam \cnt_ena[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N29
dffeas \cnt_ena[14] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[14]~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[14]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[14] .is_wysiwyg = "true";
defparam \cnt_ena[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \cnt_ena[15]~60 (
// Equation(s):
// \cnt_ena[15]~60_combout  = (cnt_ena[15] & (\cnt_ena[14]~59  $ (GND))) # (!cnt_ena[15] & (!\cnt_ena[14]~59  & VCC))
// \cnt_ena[15]~61  = CARRY((cnt_ena[15] & !\cnt_ena[14]~59 ))

	.dataa(cnt_ena[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt_ena[14]~59 ),
	.combout(\cnt_ena[15]~60_combout ),
	.cout(\cnt_ena[15]~61 ));
// synopsys translate_off
defparam \cnt_ena[15]~60 .lut_mask = 16'hA50A;
defparam \cnt_ena[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \cnt_ena[15] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[15]~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[15]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[15] .is_wysiwyg = "true";
defparam \cnt_ena[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N1
dffeas \cnt_ena[16] (
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt_ena[16]~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_ena[31]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt_ena[16]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_ena[16] .is_wysiwyg = "true";
defparam \cnt_ena[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \always1~22 (
// Equation(s):
// \always1~22_combout  = (\always1~0_combout  & (\always1~18_combout  & (\always1~8_combout  & \always1~19_combout )))

	.dataa(\always1~0_combout ),
	.datab(\always1~18_combout ),
	.datac(\always1~8_combout ),
	.datad(\always1~19_combout ),
	.cin(gnd),
	.combout(\always1~22_combout ),
	.cout());
// synopsys translate_off
defparam \always1~22 .lut_mask = 16'h8000;
defparam \always1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (!cnt_ena[8] & (((!cnt_ena[5] & !cnt_ena[6])) # (!cnt_ena[7])))

	.dataa(cnt_ena[5]),
	.datab(cnt_ena[8]),
	.datac(cnt_ena[6]),
	.datad(cnt_ena[7]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h0133;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (\always1~4_combout  & (((\LessThan2~0_combout ) # (!cnt_ena[9])) # (!cnt_ena[10])))

	.dataa(cnt_ena[10]),
	.datab(\always1~4_combout ),
	.datac(cnt_ena[9]),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hCC4C;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\always1~22_combout  & (((\LessThan2~1_combout ) # (!cnt_ena[15])) # (!cnt_ena[16])))

	.dataa(cnt_ena[16]),
	.datab(\always1~22_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(cnt_ena[15]),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hC4CC;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \leds_ena~0 (
// Equation(s):
// \leds_ena~0_combout  = (\leds_ena~q ) # ((!\LessThan2~2_combout  & \comb~0_combout ))

	.dataa(\LessThan2~2_combout ),
	.datab(\comb~0_combout ),
	.datac(\leds_ena~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_ena~0 .lut_mask = 16'hF4F4;
defparam \leds_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N9
dffeas leds_ena(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\leds_ena~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_ena.is_wysiwyg = "true";
defparam leds_ena.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \leds_received~0 (
// Equation(s):
// \leds_received~0_combout  = (\comb~0_combout  & ((\cnt_received[0]~31_combout ) # (\leds_received~q )))

	.dataa(\cnt_received[0]~31_combout ),
	.datab(\comb~0_combout ),
	.datac(\leds_received~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_received~0 .lut_mask = 16'hC8C8;
defparam \leds_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas leds_received(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\leds_received~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_received~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_received.is_wysiwyg = "true";
defparam leds_received.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \uart_cnt_send[0]~1 (
// Equation(s):
// \uart_cnt_send[0]~1_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(uart_cnt_send[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~1 .lut_mask = 16'h0F0F;
defparam \uart_cnt_send[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (uart_cnt_send[0] & (uart_cnt_send[1] $ (VCC))) # (!uart_cnt_send[0] & (uart_cnt_send[1] & VCC))
// \Add0~1  = CARRY((uart_cnt_send[0] & uart_cnt_send[1]))

	.dataa(uart_cnt_send[0]),
	.datab(uart_cnt_send[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \uart_cnt_send[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[1] .is_wysiwyg = "true";
defparam \uart_cnt_send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (uart_cnt_send[2] & (!\Add0~1 )) # (!uart_cnt_send[2] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!uart_cnt_send[2]))

	.dataa(gnd),
	.datab(uart_cnt_send[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \uart_cnt_send[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[2] .is_wysiwyg = "true";
defparam \uart_cnt_send[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (uart_cnt_send[3] & (\Add0~3  $ (GND))) # (!uart_cnt_send[3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((uart_cnt_send[3] & !\Add0~3 ))

	.dataa(uart_cnt_send[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \uart_cnt_send[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[3] .is_wysiwyg = "true";
defparam \uart_cnt_send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (uart_cnt_send[4] & (!\Add0~5 )) # (!uart_cnt_send[4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!uart_cnt_send[4]))

	.dataa(gnd),
	.datab(uart_cnt_send[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \uart_cnt_send[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[4] .is_wysiwyg = "true";
defparam \uart_cnt_send[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (uart_cnt_send[5] & (\Add0~7  $ (GND))) # (!uart_cnt_send[5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((uart_cnt_send[5] & !\Add0~7 ))

	.dataa(uart_cnt_send[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \uart_cnt_send[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[5] .is_wysiwyg = "true";
defparam \uart_cnt_send[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (uart_cnt_send[6] & (!\Add0~9 )) # (!uart_cnt_send[6] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!uart_cnt_send[6]))

	.dataa(uart_cnt_send[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \uart_cnt_send[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[6] .is_wysiwyg = "true";
defparam \uart_cnt_send[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (uart_cnt_send[7] & (\Add0~11  $ (GND))) # (!uart_cnt_send[7] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((uart_cnt_send[7] & !\Add0~11 ))

	.dataa(gnd),
	.datab(uart_cnt_send[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \uart_cnt_send[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[7] .is_wysiwyg = "true";
defparam \uart_cnt_send[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (uart_cnt_send[8] & (!\Add0~13 )) # (!uart_cnt_send[8] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!uart_cnt_send[8]))

	.dataa(gnd),
	.datab(uart_cnt_send[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \uart_cnt_send[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[8] .is_wysiwyg = "true";
defparam \uart_cnt_send[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (uart_cnt_send[9] & (\Add0~15  $ (GND))) # (!uart_cnt_send[9] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((uart_cnt_send[9] & !\Add0~15 ))

	.dataa(gnd),
	.datab(uart_cnt_send[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \uart_cnt_send[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[9] .is_wysiwyg = "true";
defparam \uart_cnt_send[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (uart_cnt_send[10] & (!\Add0~17 )) # (!uart_cnt_send[10] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!uart_cnt_send[10]))

	.dataa(gnd),
	.datab(uart_cnt_send[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \uart_cnt_send[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[10] .is_wysiwyg = "true";
defparam \uart_cnt_send[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (uart_cnt_send[11] & (\Add0~19  $ (GND))) # (!uart_cnt_send[11] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((uart_cnt_send[11] & !\Add0~19 ))

	.dataa(uart_cnt_send[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \uart_cnt_send[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[11] .is_wysiwyg = "true";
defparam \uart_cnt_send[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (uart_cnt_send[12] & (!\Add0~21 )) # (!uart_cnt_send[12] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!uart_cnt_send[12]))

	.dataa(gnd),
	.datab(uart_cnt_send[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h3C3F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \uart_cnt_send[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[12] .is_wysiwyg = "true";
defparam \uart_cnt_send[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (uart_cnt_send[13] & (\Add0~23  $ (GND))) # (!uart_cnt_send[13] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((uart_cnt_send[13] & !\Add0~23 ))

	.dataa(uart_cnt_send[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hA50A;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \uart_cnt_send[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[13] .is_wysiwyg = "true";
defparam \uart_cnt_send[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (uart_cnt_send[14] & (!\Add0~25 )) # (!uart_cnt_send[14] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!uart_cnt_send[14]))

	.dataa(gnd),
	.datab(uart_cnt_send[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h3C3F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \uart_cnt_send[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[14] .is_wysiwyg = "true";
defparam \uart_cnt_send[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (uart_cnt_send[15] & (\Add0~27  $ (GND))) # (!uart_cnt_send[15] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((uart_cnt_send[15] & !\Add0~27 ))

	.dataa(uart_cnt_send[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \uart_cnt_send[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[15] .is_wysiwyg = "true";
defparam \uart_cnt_send[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (uart_cnt_send[16] & (!\Add0~29 )) # (!uart_cnt_send[16] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!uart_cnt_send[16]))

	.dataa(gnd),
	.datab(uart_cnt_send[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h3C3F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \uart_cnt_send[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[16] .is_wysiwyg = "true";
defparam \uart_cnt_send[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (uart_cnt_send[17] & (\Add0~31  $ (GND))) # (!uart_cnt_send[17] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((uart_cnt_send[17] & !\Add0~31 ))

	.dataa(uart_cnt_send[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hA50A;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \uart_cnt_send[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~32_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[17] .is_wysiwyg = "true";
defparam \uart_cnt_send[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (uart_cnt_send[18] & (!\Add0~33 )) # (!uart_cnt_send[18] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!uart_cnt_send[18]))

	.dataa(gnd),
	.datab(uart_cnt_send[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \uart_cnt_send[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~34_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[18] .is_wysiwyg = "true";
defparam \uart_cnt_send[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (uart_cnt_send[19] & (\Add0~35  $ (GND))) # (!uart_cnt_send[19] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((uart_cnt_send[19] & !\Add0~35 ))

	.dataa(uart_cnt_send[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \uart_cnt_send[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[19] .is_wysiwyg = "true";
defparam \uart_cnt_send[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (uart_cnt_send[20] & (!\Add0~37 )) # (!uart_cnt_send[20] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!uart_cnt_send[20]))

	.dataa(gnd),
	.datab(uart_cnt_send[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \uart_cnt_send[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[20] .is_wysiwyg = "true";
defparam \uart_cnt_send[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (uart_cnt_send[21] & (\Add0~39  $ (GND))) # (!uart_cnt_send[21] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((uart_cnt_send[21] & !\Add0~39 ))

	.dataa(uart_cnt_send[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hA50A;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \uart_cnt_send[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[21] .is_wysiwyg = "true";
defparam \uart_cnt_send[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (uart_cnt_send[22] & (!\Add0~41 )) # (!uart_cnt_send[22] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!uart_cnt_send[22]))

	.dataa(uart_cnt_send[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \uart_cnt_send[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[22] .is_wysiwyg = "true";
defparam \uart_cnt_send[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (uart_cnt_send[23] & (\Add0~43  $ (GND))) # (!uart_cnt_send[23] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((uart_cnt_send[23] & !\Add0~43 ))

	.dataa(gnd),
	.datab(uart_cnt_send[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hC30C;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \uart_cnt_send[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[23] .is_wysiwyg = "true";
defparam \uart_cnt_send[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!uart_cnt_send[23] & (!uart_cnt_send[21] & (!uart_cnt_send[20] & !uart_cnt_send[22])))

	.dataa(uart_cnt_send[23]),
	.datab(uart_cnt_send[21]),
	.datac(uart_cnt_send[20]),
	.datad(uart_cnt_send[22]),
	.cin(gnd),
	.combout(\Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~3 .lut_mask = 16'h0001;
defparam \Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (uart_cnt_send[24] & (!\Add0~45 )) # (!uart_cnt_send[24] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!uart_cnt_send[24]))

	.dataa(gnd),
	.datab(uart_cnt_send[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \uart_cnt_send[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[24] .is_wysiwyg = "true";
defparam \uart_cnt_send[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (uart_cnt_send[25] & (\Add0~47  $ (GND))) # (!uart_cnt_send[25] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((uart_cnt_send[25] & !\Add0~47 ))

	.dataa(gnd),
	.datab(uart_cnt_send[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \uart_cnt_send[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[25] .is_wysiwyg = "true";
defparam \uart_cnt_send[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (uart_cnt_send[26] & (!\Add0~49 )) # (!uart_cnt_send[26] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!uart_cnt_send[26]))

	.dataa(gnd),
	.datab(uart_cnt_send[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \uart_cnt_send[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[26] .is_wysiwyg = "true";
defparam \uart_cnt_send[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (uart_cnt_send[27] & (\Add0~51  $ (GND))) # (!uart_cnt_send[27] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((uart_cnt_send[27] & !\Add0~51 ))

	.dataa(uart_cnt_send[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hA50A;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \uart_cnt_send[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[27] .is_wysiwyg = "true";
defparam \uart_cnt_send[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (uart_cnt_send[28] & (!\Add0~53 )) # (!uart_cnt_send[28] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!uart_cnt_send[28]))

	.dataa(gnd),
	.datab(uart_cnt_send[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \uart_cnt_send[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[28] .is_wysiwyg = "true";
defparam \uart_cnt_send[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (uart_cnt_send[29] & (\Add0~55  $ (GND))) # (!uart_cnt_send[29] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((uart_cnt_send[29] & !\Add0~55 ))

	.dataa(uart_cnt_send[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \uart_cnt_send[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[29] .is_wysiwyg = "true";
defparam \uart_cnt_send[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (uart_cnt_send[30] & (!\Add0~57 )) # (!uart_cnt_send[30] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!uart_cnt_send[30]))

	.dataa(gnd),
	.datab(uart_cnt_send[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h3C3F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \uart_cnt_send[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[30] .is_wysiwyg = "true";
defparam \uart_cnt_send[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = uart_cnt_send[31] $ (!\Add0~59 )

	.dataa(uart_cnt_send[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hA5A5;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \uart_cnt_send[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[31] .is_wysiwyg = "true";
defparam \uart_cnt_send[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (!uart_cnt_send[28] & (!uart_cnt_send[31] & (!uart_cnt_send[30] & !uart_cnt_send[29])))

	.dataa(uart_cnt_send[28]),
	.datab(uart_cnt_send[31]),
	.datac(uart_cnt_send[30]),
	.datad(uart_cnt_send[29]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h0001;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!uart_cnt_send[27] & (!uart_cnt_send[26] & (!uart_cnt_send[25] & !uart_cnt_send[24])))

	.dataa(uart_cnt_send[27]),
	.datab(uart_cnt_send[26]),
	.datac(uart_cnt_send[25]),
	.datad(uart_cnt_send[24]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h0001;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \Equal3~4 (
// Equation(s):
// \Equal3~4_combout  = (\Equal3~3_combout  & (\Equal3~1_combout  & (!uart_cnt_send[19] & \Equal3~2_combout )))

	.dataa(\Equal3~3_combout ),
	.datab(\Equal3~1_combout ),
	.datac(uart_cnt_send[19]),
	.datad(\Equal3~2_combout ),
	.cin(gnd),
	.combout(\Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~4 .lut_mask = 16'h0800;
defparam \Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \cs.SEND (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.SEND~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.SEND .is_wysiwyg = "true";
defparam \cs.SEND .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \ns.SEND~0 (
// Equation(s):
// \ns.SEND~0_combout  = (\cs.SEND~q  & ((!\Equal3~9_combout ) # (!\Equal3~4_combout )))

	.dataa(\Equal3~4_combout ),
	.datab(\cs.SEND~q ),
	.datac(\Equal3~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ns.SEND~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SEND~0 .lut_mask = 16'h4C4C;
defparam \ns.SEND~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \ns.SEND~1 (
// Equation(s):
// \ns.SEND~1_combout  = (\nrst~input_o  & ((\ns.SEND~0_combout ) # ((\cs.SAMPLE~q  & \always1~21_combout ))))

	.dataa(\cs.SAMPLE~q ),
	.datab(\always1~21_combout ),
	.datac(\ns.SEND~0_combout ),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.SEND~1_combout ),
	.cout());
// synopsys translate_off
defparam \ns.SEND~1 .lut_mask = 16'hF800;
defparam \ns.SEND~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!uart_cnt_send[16] & (!uart_cnt_send[14] & (!uart_cnt_send[15] & !uart_cnt_send[13])))

	.dataa(uart_cnt_send[16]),
	.datab(uart_cnt_send[14]),
	.datac(uart_cnt_send[15]),
	.datad(uart_cnt_send[13]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0001;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!uart_cnt_send[10] & (((!uart_cnt_send[8] & !uart_cnt_send[7])) # (!uart_cnt_send[9])))

	.dataa(uart_cnt_send[10]),
	.datab(uart_cnt_send[8]),
	.datac(uart_cnt_send[7]),
	.datad(uart_cnt_send[9]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0155;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Equal3~0_combout  & (((\LessThan0~0_combout ) # (!uart_cnt_send[11])) # (!uart_cnt_send[12])))

	.dataa(uart_cnt_send[12]),
	.datab(uart_cnt_send[11]),
	.datac(\Equal3~0_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hF070;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!\LessThan0~1_combout  & (uart_cnt_send[18] & uart_cnt_send[17]))) # (!\Equal3~4_combout )

	.dataa(\Equal3~4_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(uart_cnt_send[18]),
	.datad(uart_cnt_send[17]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h7555;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = uart_cnt_clk[0] $ (VCC)
// \Add1~1  = CARRY(uart_cnt_clk[0])

	.dataa(uart_cnt_clk[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \uart_cnt_clk~2 (
// Equation(s):
// \uart_cnt_clk~2_combout  = (\Add1~0_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~0_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~2 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \uart_cnt_clk[31]~0 (
// Equation(s):
// \uart_cnt_clk[31]~0_combout  = (!\LessThan0~2_combout  & \ns.SEND~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~2_combout ),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk[31]~0 .lut_mask = 16'h0F00;
defparam \uart_cnt_clk[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \uart_cnt_clk[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[0] .is_wysiwyg = "true";
defparam \uart_cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (uart_cnt_clk[1] & (!\Add1~1 )) # (!uart_cnt_clk[1] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!uart_cnt_clk[1]))

	.dataa(gnd),
	.datab(uart_cnt_clk[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \uart_cnt_clk[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[1] .is_wysiwyg = "true";
defparam \uart_cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (uart_cnt_clk[2] & (\Add1~3  $ (GND))) # (!uart_cnt_clk[2] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((uart_cnt_clk[2] & !\Add1~3 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \uart_cnt_clk[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[2] .is_wysiwyg = "true";
defparam \uart_cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (uart_cnt_clk[3] & (!\Add1~5 )) # (!uart_cnt_clk[3] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!uart_cnt_clk[3]))

	.dataa(uart_cnt_clk[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \uart_cnt_clk~6 (
// Equation(s):
// \uart_cnt_clk~6_combout  = (!\Equal5~10_combout  & \Add1~6_combout )

	.dataa(\Equal5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~6 .lut_mask = 16'h5500;
defparam \uart_cnt_clk~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \uart_cnt_clk[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~6_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[3] .is_wysiwyg = "true";
defparam \uart_cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (uart_cnt_clk[4] & (\Add1~7  $ (GND))) # (!uart_cnt_clk[4] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((uart_cnt_clk[4] & !\Add1~7 ))

	.dataa(uart_cnt_clk[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \uart_cnt_clk~5 (
// Equation(s):
// \uart_cnt_clk~5_combout  = (\Add1~8_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~8_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~5 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N17
dffeas \uart_cnt_clk[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[4] .is_wysiwyg = "true";
defparam \uart_cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (uart_cnt_clk[5] & (!\Add1~9 )) # (!uart_cnt_clk[5] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!uart_cnt_clk[5]))

	.dataa(uart_cnt_clk[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h5A5F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \uart_cnt_clk[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~10_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[5] .is_wysiwyg = "true";
defparam \uart_cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (uart_cnt_clk[6] & (\Add1~11  $ (GND))) # (!uart_cnt_clk[6] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((uart_cnt_clk[6] & !\Add1~11 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \uart_cnt_clk~4 (
// Equation(s):
// \uart_cnt_clk~4_combout  = (\Add1~12_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~12_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~4 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N21
dffeas \uart_cnt_clk[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[6] .is_wysiwyg = "true";
defparam \uart_cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (uart_cnt_clk[7] & (!\Add1~13 )) # (!uart_cnt_clk[7] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!uart_cnt_clk[7]))

	.dataa(gnd),
	.datab(uart_cnt_clk[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N15
dffeas \uart_cnt_clk[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[7] .is_wysiwyg = "true";
defparam \uart_cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (uart_cnt_clk[8] & (\Add1~15  $ (GND))) # (!uart_cnt_clk[8] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((uart_cnt_clk[8] & !\Add1~15 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \uart_cnt_clk[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[8] .is_wysiwyg = "true";
defparam \uart_cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (uart_cnt_clk[9] & (!\Add1~17 )) # (!uart_cnt_clk[9] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!uart_cnt_clk[9]))

	.dataa(gnd),
	.datab(uart_cnt_clk[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N19
dffeas \uart_cnt_clk[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[9] .is_wysiwyg = "true";
defparam \uart_cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (uart_cnt_clk[10] & (\Add1~19  $ (GND))) # (!uart_cnt_clk[10] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((uart_cnt_clk[10] & !\Add1~19 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hC30C;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \uart_cnt_clk~3 (
// Equation(s):
// \uart_cnt_clk~3_combout  = (\Add1~20_combout  & !\Equal5~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add1~20_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~3 .lut_mask = 16'h00F0;
defparam \uart_cnt_clk~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \uart_cnt_clk[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[10] .is_wysiwyg = "true";
defparam \uart_cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \Equal5~8 (
// Equation(s):
// \Equal5~8_combout  = (uart_cnt_clk[10] & (uart_cnt_clk[6] & (!uart_cnt_clk[7] & !uart_cnt_clk[9])))

	.dataa(uart_cnt_clk[10]),
	.datab(uart_cnt_clk[6]),
	.datac(uart_cnt_clk[7]),
	.datad(uart_cnt_clk[9]),
	.cin(gnd),
	.combout(\Equal5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~8 .lut_mask = 16'h0008;
defparam \Equal5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \Equal5~9 (
// Equation(s):
// \Equal5~9_combout  = (!uart_cnt_clk[2] & (uart_cnt_clk[3] & (!uart_cnt_clk[5] & uart_cnt_clk[4])))

	.dataa(uart_cnt_clk[2]),
	.datab(uart_cnt_clk[3]),
	.datac(uart_cnt_clk[5]),
	.datad(uart_cnt_clk[4]),
	.cin(gnd),
	.combout(\Equal5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~9 .lut_mask = 16'h0400;
defparam \Equal5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (uart_cnt_clk[11] & (!\Add1~21 )) # (!uart_cnt_clk[11] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!uart_cnt_clk[11]))

	.dataa(uart_cnt_clk[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h5A5F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \uart_cnt_clk[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[11] .is_wysiwyg = "true";
defparam \uart_cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (uart_cnt_clk[12] & (\Add1~23  $ (GND))) # (!uart_cnt_clk[12] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((uart_cnt_clk[12] & !\Add1~23 ))

	.dataa(uart_cnt_clk[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hA50A;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \uart_cnt_clk~1 (
// Equation(s):
// \uart_cnt_clk~1_combout  = (!\Equal5~10_combout  & \Add1~24_combout )

	.dataa(\Equal5~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\uart_cnt_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_clk~1 .lut_mask = 16'h5500;
defparam \uart_cnt_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N9
dffeas \uart_cnt_clk[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_clk~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[12] .is_wysiwyg = "true";
defparam \uart_cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (uart_cnt_clk[13] & (!\Add1~25 )) # (!uart_cnt_clk[13] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!uart_cnt_clk[13]))

	.dataa(uart_cnt_clk[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A5F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \uart_cnt_clk[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[13] .is_wysiwyg = "true";
defparam \uart_cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (uart_cnt_clk[14] & (\Add1~27  $ (GND))) # (!uart_cnt_clk[14] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((uart_cnt_clk[14] & !\Add1~27 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hC30C;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \uart_cnt_clk[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[14] .is_wysiwyg = "true";
defparam \uart_cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (uart_cnt_clk[15] & (!\Add1~29 )) # (!uart_cnt_clk[15] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!uart_cnt_clk[15]))

	.dataa(uart_cnt_clk[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5A5F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \uart_cnt_clk[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[15] .is_wysiwyg = "true";
defparam \uart_cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = (!uart_cnt_clk[14] & (uart_cnt_clk[12] & (!uart_cnt_clk[15] & !uart_cnt_clk[13])))

	.dataa(uart_cnt_clk[14]),
	.datab(uart_cnt_clk[12]),
	.datac(uart_cnt_clk[15]),
	.datad(uart_cnt_clk[13]),
	.cin(gnd),
	.combout(\Equal5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~5 .lut_mask = 16'h0004;
defparam \Equal5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = (!uart_cnt_clk[0] & (!uart_cnt_clk[11] & !uart_cnt_clk[8]))

	.dataa(uart_cnt_clk[0]),
	.datab(uart_cnt_clk[11]),
	.datac(gnd),
	.datad(uart_cnt_clk[8]),
	.cin(gnd),
	.combout(\Equal5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~6 .lut_mask = 16'h0011;
defparam \Equal5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (uart_cnt_clk[16] & (\Add1~31  $ (GND))) # (!uart_cnt_clk[16] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((uart_cnt_clk[16] & !\Add1~31 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \uart_cnt_clk[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[16] .is_wysiwyg = "true";
defparam \uart_cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (uart_cnt_clk[17] & (!\Add1~33 )) # (!uart_cnt_clk[17] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!uart_cnt_clk[17]))

	.dataa(gnd),
	.datab(uart_cnt_clk[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \uart_cnt_clk[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[17] .is_wysiwyg = "true";
defparam \uart_cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (uart_cnt_clk[18] & (\Add1~35  $ (GND))) # (!uart_cnt_clk[18] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((uart_cnt_clk[18] & !\Add1~35 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hC30C;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \uart_cnt_clk[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[18] .is_wysiwyg = "true";
defparam \uart_cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (uart_cnt_clk[19] & (!\Add1~37 )) # (!uart_cnt_clk[19] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!uart_cnt_clk[19]))

	.dataa(uart_cnt_clk[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h5A5F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N7
dffeas \uart_cnt_clk[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[19] .is_wysiwyg = "true";
defparam \uart_cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (uart_cnt_clk[20] & (\Add1~39  $ (GND))) # (!uart_cnt_clk[20] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((uart_cnt_clk[20] & !\Add1~39 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hC30C;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \uart_cnt_clk[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[20] .is_wysiwyg = "true";
defparam \uart_cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (uart_cnt_clk[21] & (!\Add1~41 )) # (!uart_cnt_clk[21] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!uart_cnt_clk[21]))

	.dataa(uart_cnt_clk[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N11
dffeas \uart_cnt_clk[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[21] .is_wysiwyg = "true";
defparam \uart_cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (uart_cnt_clk[22] & (\Add1~43  $ (GND))) # (!uart_cnt_clk[22] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((uart_cnt_clk[22] & !\Add1~43 ))

	.dataa(uart_cnt_clk[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hA50A;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N13
dffeas \uart_cnt_clk[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[22] .is_wysiwyg = "true";
defparam \uart_cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (uart_cnt_clk[23] & (!\Add1~45 )) # (!uart_cnt_clk[23] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!uart_cnt_clk[23]))

	.dataa(gnd),
	.datab(uart_cnt_clk[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N15
dffeas \uart_cnt_clk[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[23] .is_wysiwyg = "true";
defparam \uart_cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = (!uart_cnt_clk[23] & (!uart_cnt_clk[22] & (!uart_cnt_clk[21] & !uart_cnt_clk[20])))

	.dataa(uart_cnt_clk[23]),
	.datab(uart_cnt_clk[22]),
	.datac(uart_cnt_clk[21]),
	.datad(uart_cnt_clk[20]),
	.cin(gnd),
	.combout(\Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~2 .lut_mask = 16'h0001;
defparam \Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = (!uart_cnt_clk[17] & (!uart_cnt_clk[19] & (!uart_cnt_clk[18] & !uart_cnt_clk[16])))

	.dataa(uart_cnt_clk[17]),
	.datab(uart_cnt_clk[19]),
	.datac(uart_cnt_clk[18]),
	.datad(uart_cnt_clk[16]),
	.cin(gnd),
	.combout(\Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~3 .lut_mask = 16'h0001;
defparam \Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (uart_cnt_clk[24] & (\Add1~47  $ (GND))) # (!uart_cnt_clk[24] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((uart_cnt_clk[24] & !\Add1~47 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \uart_cnt_clk[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[24] .is_wysiwyg = "true";
defparam \uart_cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (uart_cnt_clk[25] & (!\Add1~49 )) # (!uart_cnt_clk[25] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!uart_cnt_clk[25]))

	.dataa(gnd),
	.datab(uart_cnt_clk[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \uart_cnt_clk[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[25] .is_wysiwyg = "true";
defparam \uart_cnt_clk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (uart_cnt_clk[26] & (\Add1~51  $ (GND))) # (!uart_cnt_clk[26] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((uart_cnt_clk[26] & !\Add1~51 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hC30C;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \uart_cnt_clk[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[26] .is_wysiwyg = "true";
defparam \uart_cnt_clk[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (uart_cnt_clk[27] & (!\Add1~53 )) # (!uart_cnt_clk[27] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!uart_cnt_clk[27]))

	.dataa(uart_cnt_clk[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5A5F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N23
dffeas \uart_cnt_clk[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[27] .is_wysiwyg = "true";
defparam \uart_cnt_clk[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = (!uart_cnt_clk[25] & (!uart_cnt_clk[26] & (!uart_cnt_clk[27] & !uart_cnt_clk[24])))

	.dataa(uart_cnt_clk[25]),
	.datab(uart_cnt_clk[26]),
	.datac(uart_cnt_clk[27]),
	.datad(uart_cnt_clk[24]),
	.cin(gnd),
	.combout(\Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~1 .lut_mask = 16'h0001;
defparam \Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (uart_cnt_clk[28] & (\Add1~55  $ (GND))) # (!uart_cnt_clk[28] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((uart_cnt_clk[28] & !\Add1~55 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hC30C;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \uart_cnt_clk[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[28] .is_wysiwyg = "true";
defparam \uart_cnt_clk[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (uart_cnt_clk[29] & (!\Add1~57 )) # (!uart_cnt_clk[29] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!uart_cnt_clk[29]))

	.dataa(uart_cnt_clk[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h5A5F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N27
dffeas \uart_cnt_clk[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[29] .is_wysiwyg = "true";
defparam \uart_cnt_clk[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (uart_cnt_clk[30] & (\Add1~59  $ (GND))) # (!uart_cnt_clk[30] & (!\Add1~59  & VCC))
// \Add1~61  = CARRY((uart_cnt_clk[30] & !\Add1~59 ))

	.dataa(gnd),
	.datab(uart_cnt_clk[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hC30C;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N29
dffeas \uart_cnt_clk[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[30] .is_wysiwyg = "true";
defparam \uart_cnt_clk[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = uart_cnt_clk[31] $ (\Add1~61 )

	.dataa(uart_cnt_clk[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~61 ),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h5A5A;
defparam \Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \uart_cnt_clk[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_clk[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_clk[31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_clk[31] .is_wysiwyg = "true";
defparam \uart_cnt_clk[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!uart_cnt_clk[30] & (!uart_cnt_clk[29] & (!uart_cnt_clk[31] & !uart_cnt_clk[28])))

	.dataa(uart_cnt_clk[30]),
	.datab(uart_cnt_clk[29]),
	.datac(uart_cnt_clk[31]),
	.datad(uart_cnt_clk[28]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0001;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = (\Equal5~2_combout  & (\Equal5~3_combout  & (\Equal5~1_combout  & \Equal5~0_combout )))

	.dataa(\Equal5~2_combout ),
	.datab(\Equal5~3_combout ),
	.datac(\Equal5~1_combout ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Equal5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~4 .lut_mask = 16'h8000;
defparam \Equal5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = (\Equal5~5_combout  & (\Equal5~6_combout  & \Equal5~4_combout ))

	.dataa(\Equal5~5_combout ),
	.datab(gnd),
	.datac(\Equal5~6_combout ),
	.datad(\Equal5~4_combout ),
	.cin(gnd),
	.combout(\Equal5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~7 .lut_mask = 16'hA000;
defparam \Equal5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \Equal5~10 (
// Equation(s):
// \Equal5~10_combout  = (\Equal5~8_combout  & (\Equal5~9_combout  & (!uart_cnt_clk[1] & \Equal5~7_combout )))

	.dataa(\Equal5~8_combout ),
	.datab(\Equal5~9_combout ),
	.datac(uart_cnt_clk[1]),
	.datad(\Equal5~7_combout ),
	.cin(gnd),
	.combout(\Equal5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~10 .lut_mask = 16'h0800;
defparam \Equal5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \uart_cnt_send[0]~0 (
// Equation(s):
// \uart_cnt_send[0]~0_combout  = (\ns.SEND~1_combout  & (!\LessThan0~2_combout  & \Equal5~10_combout ))

	.dataa(\ns.SEND~1_combout ),
	.datab(gnd),
	.datac(\LessThan0~2_combout ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~0 .lut_mask = 16'h0A00;
defparam \uart_cnt_send[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \uart_cnt_send[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_cnt_send[0]~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_cnt_send[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_cnt_send[0] .is_wysiwyg = "true";
defparam \uart_cnt_send[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \Equal3~6 (
// Equation(s):
// \Equal3~6_combout  = (!uart_cnt_send[10] & (!uart_cnt_send[8] & (uart_cnt_send[7] & uart_cnt_send[9])))

	.dataa(uart_cnt_send[10]),
	.datab(uart_cnt_send[8]),
	.datac(uart_cnt_send[7]),
	.datad(uart_cnt_send[9]),
	.cin(gnd),
	.combout(\Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~6 .lut_mask = 16'h1000;
defparam \Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \Equal3~7 (
// Equation(s):
// \Equal3~7_combout  = (!uart_cnt_send[5] & (!uart_cnt_send[4] & (!uart_cnt_send[6] & !uart_cnt_send[3])))

	.dataa(uart_cnt_send[5]),
	.datab(uart_cnt_send[4]),
	.datac(uart_cnt_send[6]),
	.datad(uart_cnt_send[3]),
	.cin(gnd),
	.combout(\Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~7 .lut_mask = 16'h0001;
defparam \Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \Equal3~5 (
// Equation(s):
// \Equal3~5_combout  = (uart_cnt_send[12] & (uart_cnt_send[11] & (uart_cnt_send[17] & uart_cnt_send[18])))

	.dataa(uart_cnt_send[12]),
	.datab(uart_cnt_send[11]),
	.datac(uart_cnt_send[17]),
	.datad(uart_cnt_send[18]),
	.cin(gnd),
	.combout(\Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~5 .lut_mask = 16'h8000;
defparam \Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \Equal3~8 (
// Equation(s):
// \Equal3~8_combout  = (\Equal3~6_combout  & (\Equal3~7_combout  & (\Equal3~0_combout  & \Equal3~5_combout )))

	.dataa(\Equal3~6_combout ),
	.datab(\Equal3~7_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal3~5_combout ),
	.cin(gnd),
	.combout(\Equal3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~8 .lut_mask = 16'h8000;
defparam \Equal3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \Equal3~9 (
// Equation(s):
// \Equal3~9_combout  = (!uart_cnt_send[0] & (!uart_cnt_send[2] & (!uart_cnt_send[1] & \Equal3~8_combout )))

	.dataa(uart_cnt_send[0]),
	.datab(uart_cnt_send[2]),
	.datac(uart_cnt_send[1]),
	.datad(\Equal3~8_combout ),
	.cin(gnd),
	.combout(\Equal3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~9 .lut_mask = 16'h0100;
defparam \Equal3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \ns.HOLD~1 (
// Equation(s):
// \ns.HOLD~1_combout  = (\ns.HOLD~0_combout  & \nrst~input_o )

	.dataa(\ns.HOLD~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\nrst~input_o ),
	.cin(gnd),
	.combout(\ns.HOLD~1_combout ),
	.cout());
// synopsys translate_off
defparam \ns.HOLD~1 .lut_mask = 16'hAA00;
defparam \ns.HOLD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \cs.HOLD (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\ns.HOLD~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cs.HOLD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cs.HOLD .is_wysiwyg = "true";
defparam \cs.HOLD .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \ns.HOLD~0 (
// Equation(s):
// \ns.HOLD~0_combout  = (\cs.HOLD~q ) # ((\Equal3~9_combout  & (\cs.SEND~q  & \Equal3~4_combout )))

	.dataa(\Equal3~9_combout ),
	.datab(\cs.SEND~q ),
	.datac(\Equal3~4_combout ),
	.datad(\cs.HOLD~q ),
	.cin(gnd),
	.combout(\ns.HOLD~0_combout ),
	.cout());
// synopsys translate_off
defparam \ns.HOLD~0 .lut_mask = 16'hFF80;
defparam \ns.HOLD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \leds_uart~0 (
// Equation(s):
// \leds_uart~0_combout  = (\ns.SEND~1_combout  & (((\LessThan0~2_combout )))) # (!\ns.SEND~1_combout  & (\ns.HOLD~0_combout  & (\nrst~input_o )))

	.dataa(\ns.HOLD~0_combout ),
	.datab(\nrst~input_o ),
	.datac(\LessThan0~2_combout ),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\leds_uart~0_combout ),
	.cout());
// synopsys translate_off
defparam \leds_uart~0 .lut_mask = 16'hF088;
defparam \leds_uart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \leds_uart~1 (
// Equation(s):
// \leds_uart~1_combout  = (\leds_uart~0_combout ) # (\leds_uart~q )

	.dataa(gnd),
	.datab(\leds_uart~0_combout ),
	.datac(\leds_uart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\leds_uart~1_combout ),
	.cout());
// synopsys translate_off
defparam \leds_uart~1 .lut_mask = 16'hFCFC;
defparam \leds_uart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas leds_uart(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\leds_uart~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_uart~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_uart.is_wysiwyg = "true";
defparam leds_uart.power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N25
dffeas leds_reset(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\leds_reset~1_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\leds_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam leds_reset.is_wysiwyg = "true";
defparam leds_reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \LED_state~0 (
// Equation(s):
// \LED_state~0_combout  = (\cs.SAMPLE~q ) # (\cs.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cs.SAMPLE~q ),
	.datad(\cs.HOLD~q ),
	.cin(gnd),
	.combout(\LED_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \LED_state~0 .lut_mask = 16'hFFF0;
defparam \LED_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \LED_state~1 (
// Equation(s):
// \LED_state~1_combout  = (\cs.SEND~q ) # (\cs.HOLD~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cs.SEND~q ),
	.datad(\cs.HOLD~q ),
	.cin(gnd),
	.combout(\LED_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \LED_state~1 .lut_mask = 16'hFFF0;
defparam \LED_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneive_lcell_comb \u_uart_tx|cnt_clk[0]~32 (
// Equation(s):
// \u_uart_tx|cnt_clk[0]~32_combout  = \u_uart_tx|cnt_clk [0] $ (VCC)
// \u_uart_tx|cnt_clk[0]~33  = CARRY(\u_uart_tx|cnt_clk [0])

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_clk[0]~32_combout ),
	.cout(\u_uart_tx|cnt_clk[0]~33 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[0]~32 .lut_mask = 16'h33CC;
defparam \u_uart_tx|cnt_clk[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \u_uart_tx|Selector7~0 (
// Equation(s):
// \u_uart_tx|Selector7~0_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & (\u_uart_tx|LessThan0~1_combout  $ (\u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [0]),
	.datad(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector7~0 .lut_mask = 16'h5A00;
defparam \u_uart_tx|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \u_uart_tx|cnt_bit[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[0] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \u_uart_tx|cnt_bit[1]~5 (
// Equation(s):
// \u_uart_tx|cnt_bit[1]~5_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & (\u_uart_tx|cnt_bit [1] $ (((\u_uart_tx|LessThan0~1_combout  & \u_uart_tx|cnt_bit [0])))))

	.dataa(\u_uart_tx|LessThan0~1_combout ),
	.datab(\u_uart_tx|cnt_bit[3]~2_combout ),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[1]~5 .lut_mask = 16'h48C0;
defparam \u_uart_tx|cnt_bit[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \u_uart_tx|cnt_bit[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[1]~5_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[1] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \u_uart_tx|Add1~2 (
// Equation(s):
// \u_uart_tx|Add1~2_combout  = \u_uart_tx|cnt_bit [3] $ (((\u_uart_tx|cnt_bit [1] & (\u_uart_tx|cnt_bit [2] & \u_uart_tx|cnt_bit [0]))))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~2 .lut_mask = 16'h78F0;
defparam \u_uart_tx|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \u_uart_tx|cnt_bit[3]~4 (
// Equation(s):
// \u_uart_tx|cnt_bit[3]~4_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & ((\u_uart_tx|LessThan0~1_combout  & (\u_uart_tx|Add1~2_combout )) # (!\u_uart_tx|LessThan0~1_combout  & ((\u_uart_tx|cnt_bit [3])))))

	.dataa(\u_uart_tx|LessThan0~1_combout ),
	.datab(\u_uart_tx|Add1~2_combout ),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3]~4 .lut_mask = 16'hD800;
defparam \u_uart_tx|cnt_bit[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N15
dffeas \u_uart_tx|cnt_bit[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[3]~4_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \u_uart_tx|Selector0~0 (
// Equation(s):
// \u_uart_tx|Selector0~0_combout  = (\u_uart_tx|cnt_bit [1] & (!\u_uart_tx|cnt_bit [2] & (\u_uart_tx|cnt_bit [3] & !\u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector0~0 .lut_mask = 16'h0020;
defparam \u_uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \u_uart_tx|Selector3~2 (
// Equation(s):
// \u_uart_tx|Selector3~2_combout  = (\u_uart_tx|Selector3~1_combout ) # ((\u_uart_tx|cs.STOP~q  & !\u_uart_tx|Selector0~0_combout ))

	.dataa(gnd),
	.datab(\u_uart_tx|Selector3~1_combout ),
	.datac(\u_uart_tx|cs.STOP~q ),
	.datad(\u_uart_tx|Selector0~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~2 .lut_mask = 16'hCCFC;
defparam \u_uart_tx|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N11
dffeas \u_uart_tx|cs.STOP (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.STOP .is_wysiwyg = "true";
defparam \u_uart_tx|cs.STOP .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \u_uart_tx|cs.IDLE (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[3]~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.IDLE .is_wysiwyg = "true";
defparam \u_uart_tx|cs.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \uart_wreq_reg~0 (
// Equation(s):
// \uart_wreq_reg~0_combout  = (!\leds_uart~0_combout  & ((\ns.SEND~1_combout  & ((\Equal5~10_combout ))) # (!\ns.SEND~1_combout  & (\uart_wreq_reg~q ))))

	.dataa(\ns.SEND~1_combout ),
	.datab(\leds_uart~0_combout ),
	.datac(\uart_wreq_reg~q ),
	.datad(\Equal5~10_combout ),
	.cin(gnd),
	.combout(\uart_wreq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wreq_reg~0 .lut_mask = 16'h3210;
defparam \uart_wreq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas uart_wreq_reg(
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wreq_reg~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_wreq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_wreq_reg.is_wysiwyg = "true";
defparam uart_wreq_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneive_lcell_comb \u_uart_tx|cnt_bit[3]~2 (
// Equation(s):
// \u_uart_tx|cnt_bit[3]~2_combout  = (\u_uart_tx|cs.STOP~q  & (!\u_uart_tx|Selector0~0_combout  & ((\u_uart_tx|cs.IDLE~q ) # (\uart_wreq_reg~q )))) # (!\u_uart_tx|cs.STOP~q  & (((\u_uart_tx|cs.IDLE~q ) # (\uart_wreq_reg~q ))))

	.dataa(\u_uart_tx|cs.STOP~q ),
	.datab(\u_uart_tx|Selector0~0_combout ),
	.datac(\u_uart_tx|cs.IDLE~q ),
	.datad(\uart_wreq_reg~q ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[3]~2 .lut_mask = 16'h7770;
defparam \u_uart_tx|cnt_bit[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y28_N1
dffeas \u_uart_tx|cnt_clk[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[0]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[0] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \u_uart_tx|cnt_clk[1]~34 (
// Equation(s):
// \u_uart_tx|cnt_clk[1]~34_combout  = (\u_uart_tx|cnt_clk [1] & (!\u_uart_tx|cnt_clk[0]~33 )) # (!\u_uart_tx|cnt_clk [1] & ((\u_uart_tx|cnt_clk[0]~33 ) # (GND)))
// \u_uart_tx|cnt_clk[1]~35  = CARRY((!\u_uart_tx|cnt_clk[0]~33 ) # (!\u_uart_tx|cnt_clk [1]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[0]~33 ),
	.combout(\u_uart_tx|cnt_clk[1]~34_combout ),
	.cout(\u_uart_tx|cnt_clk[1]~35 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[1]~34 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N3
dffeas \u_uart_tx|cnt_clk[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[1]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[1] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneive_lcell_comb \u_uart_tx|cnt_clk[2]~36 (
// Equation(s):
// \u_uart_tx|cnt_clk[2]~36_combout  = (\u_uart_tx|cnt_clk [2] & (\u_uart_tx|cnt_clk[1]~35  $ (GND))) # (!\u_uart_tx|cnt_clk [2] & (!\u_uart_tx|cnt_clk[1]~35  & VCC))
// \u_uart_tx|cnt_clk[2]~37  = CARRY((\u_uart_tx|cnt_clk [2] & !\u_uart_tx|cnt_clk[1]~35 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[1]~35 ),
	.combout(\u_uart_tx|cnt_clk[2]~36_combout ),
	.cout(\u_uart_tx|cnt_clk[2]~37 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[2]~36 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N5
dffeas \u_uart_tx|cnt_clk[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[2]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[2] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneive_lcell_comb \u_uart_tx|cnt_clk[3]~38 (
// Equation(s):
// \u_uart_tx|cnt_clk[3]~38_combout  = (\u_uart_tx|cnt_clk [3] & (!\u_uart_tx|cnt_clk[2]~37 )) # (!\u_uart_tx|cnt_clk [3] & ((\u_uart_tx|cnt_clk[2]~37 ) # (GND)))
// \u_uart_tx|cnt_clk[3]~39  = CARRY((!\u_uart_tx|cnt_clk[2]~37 ) # (!\u_uart_tx|cnt_clk [3]))

	.dataa(\u_uart_tx|cnt_clk [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[2]~37 ),
	.combout(\u_uart_tx|cnt_clk[3]~38_combout ),
	.cout(\u_uart_tx|cnt_clk[3]~39 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[3]~38 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N7
dffeas \u_uart_tx|cnt_clk[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[3]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[3] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneive_lcell_comb \u_uart_tx|cnt_clk[4]~40 (
// Equation(s):
// \u_uart_tx|cnt_clk[4]~40_combout  = (\u_uart_tx|cnt_clk [4] & (\u_uart_tx|cnt_clk[3]~39  $ (GND))) # (!\u_uart_tx|cnt_clk [4] & (!\u_uart_tx|cnt_clk[3]~39  & VCC))
// \u_uart_tx|cnt_clk[4]~41  = CARRY((\u_uart_tx|cnt_clk [4] & !\u_uart_tx|cnt_clk[3]~39 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[3]~39 ),
	.combout(\u_uart_tx|cnt_clk[4]~40_combout ),
	.cout(\u_uart_tx|cnt_clk[4]~41 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[4]~40 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N9
dffeas \u_uart_tx|cnt_clk[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[4]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[4] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneive_lcell_comb \u_uart_tx|cnt_clk[5]~42 (
// Equation(s):
// \u_uart_tx|cnt_clk[5]~42_combout  = (\u_uart_tx|cnt_clk [5] & (!\u_uart_tx|cnt_clk[4]~41 )) # (!\u_uart_tx|cnt_clk [5] & ((\u_uart_tx|cnt_clk[4]~41 ) # (GND)))
// \u_uart_tx|cnt_clk[5]~43  = CARRY((!\u_uart_tx|cnt_clk[4]~41 ) # (!\u_uart_tx|cnt_clk [5]))

	.dataa(\u_uart_tx|cnt_clk [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[4]~41 ),
	.combout(\u_uart_tx|cnt_clk[5]~42_combout ),
	.cout(\u_uart_tx|cnt_clk[5]~43 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[5]~42 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N11
dffeas \u_uart_tx|cnt_clk[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[5]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[5] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneive_lcell_comb \u_uart_tx|cnt_clk[6]~44 (
// Equation(s):
// \u_uart_tx|cnt_clk[6]~44_combout  = (\u_uart_tx|cnt_clk [6] & (\u_uart_tx|cnt_clk[5]~43  $ (GND))) # (!\u_uart_tx|cnt_clk [6] & (!\u_uart_tx|cnt_clk[5]~43  & VCC))
// \u_uart_tx|cnt_clk[6]~45  = CARRY((\u_uart_tx|cnt_clk [6] & !\u_uart_tx|cnt_clk[5]~43 ))

	.dataa(\u_uart_tx|cnt_clk [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[5]~43 ),
	.combout(\u_uart_tx|cnt_clk[6]~44_combout ),
	.cout(\u_uart_tx|cnt_clk[6]~45 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[6]~44 .lut_mask = 16'hA50A;
defparam \u_uart_tx|cnt_clk[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N13
dffeas \u_uart_tx|cnt_clk[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[6]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[6] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneive_lcell_comb \u_uart_tx|cnt_clk[7]~46 (
// Equation(s):
// \u_uart_tx|cnt_clk[7]~46_combout  = (\u_uart_tx|cnt_clk [7] & (!\u_uart_tx|cnt_clk[6]~45 )) # (!\u_uart_tx|cnt_clk [7] & ((\u_uart_tx|cnt_clk[6]~45 ) # (GND)))
// \u_uart_tx|cnt_clk[7]~47  = CARRY((!\u_uart_tx|cnt_clk[6]~45 ) # (!\u_uart_tx|cnt_clk [7]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[6]~45 ),
	.combout(\u_uart_tx|cnt_clk[7]~46_combout ),
	.cout(\u_uart_tx|cnt_clk[7]~47 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[7]~46 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N15
dffeas \u_uart_tx|cnt_clk[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[7]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[7] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \u_uart_tx|cnt_clk[8]~48 (
// Equation(s):
// \u_uart_tx|cnt_clk[8]~48_combout  = (\u_uart_tx|cnt_clk [8] & (\u_uart_tx|cnt_clk[7]~47  $ (GND))) # (!\u_uart_tx|cnt_clk [8] & (!\u_uart_tx|cnt_clk[7]~47  & VCC))
// \u_uart_tx|cnt_clk[8]~49  = CARRY((\u_uart_tx|cnt_clk [8] & !\u_uart_tx|cnt_clk[7]~47 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[7]~47 ),
	.combout(\u_uart_tx|cnt_clk[8]~48_combout ),
	.cout(\u_uart_tx|cnt_clk[8]~49 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[8]~48 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N17
dffeas \u_uart_tx|cnt_clk[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[8]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[8] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneive_lcell_comb \u_uart_tx|cnt_clk[9]~50 (
// Equation(s):
// \u_uart_tx|cnt_clk[9]~50_combout  = (\u_uart_tx|cnt_clk [9] & (!\u_uart_tx|cnt_clk[8]~49 )) # (!\u_uart_tx|cnt_clk [9] & ((\u_uart_tx|cnt_clk[8]~49 ) # (GND)))
// \u_uart_tx|cnt_clk[9]~51  = CARRY((!\u_uart_tx|cnt_clk[8]~49 ) # (!\u_uart_tx|cnt_clk [9]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[8]~49 ),
	.combout(\u_uart_tx|cnt_clk[9]~50_combout ),
	.cout(\u_uart_tx|cnt_clk[9]~51 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[9]~50 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N19
dffeas \u_uart_tx|cnt_clk[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[9]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[9] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneive_lcell_comb \u_uart_tx|cnt_clk[10]~52 (
// Equation(s):
// \u_uart_tx|cnt_clk[10]~52_combout  = (\u_uart_tx|cnt_clk [10] & (\u_uart_tx|cnt_clk[9]~51  $ (GND))) # (!\u_uart_tx|cnt_clk [10] & (!\u_uart_tx|cnt_clk[9]~51  & VCC))
// \u_uart_tx|cnt_clk[10]~53  = CARRY((\u_uart_tx|cnt_clk [10] & !\u_uart_tx|cnt_clk[9]~51 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[9]~51 ),
	.combout(\u_uart_tx|cnt_clk[10]~52_combout ),
	.cout(\u_uart_tx|cnt_clk[10]~53 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[10]~52 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N21
dffeas \u_uart_tx|cnt_clk[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[10]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[10] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneive_lcell_comb \u_uart_tx|cnt_clk[11]~54 (
// Equation(s):
// \u_uart_tx|cnt_clk[11]~54_combout  = (\u_uart_tx|cnt_clk [11] & (!\u_uart_tx|cnt_clk[10]~53 )) # (!\u_uart_tx|cnt_clk [11] & ((\u_uart_tx|cnt_clk[10]~53 ) # (GND)))
// \u_uart_tx|cnt_clk[11]~55  = CARRY((!\u_uart_tx|cnt_clk[10]~53 ) # (!\u_uart_tx|cnt_clk [11]))

	.dataa(\u_uart_tx|cnt_clk [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[10]~53 ),
	.combout(\u_uart_tx|cnt_clk[11]~54_combout ),
	.cout(\u_uart_tx|cnt_clk[11]~55 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[11]~54 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N23
dffeas \u_uart_tx|cnt_clk[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[11]~54_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[11] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneive_lcell_comb \u_uart_tx|cnt_clk[12]~56 (
// Equation(s):
// \u_uart_tx|cnt_clk[12]~56_combout  = (\u_uart_tx|cnt_clk [12] & (\u_uart_tx|cnt_clk[11]~55  $ (GND))) # (!\u_uart_tx|cnt_clk [12] & (!\u_uart_tx|cnt_clk[11]~55  & VCC))
// \u_uart_tx|cnt_clk[12]~57  = CARRY((\u_uart_tx|cnt_clk [12] & !\u_uart_tx|cnt_clk[11]~55 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[11]~55 ),
	.combout(\u_uart_tx|cnt_clk[12]~56_combout ),
	.cout(\u_uart_tx|cnt_clk[12]~57 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[12]~56 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N25
dffeas \u_uart_tx|cnt_clk[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[12]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[12] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneive_lcell_comb \u_uart_tx|cnt_clk[13]~58 (
// Equation(s):
// \u_uart_tx|cnt_clk[13]~58_combout  = (\u_uart_tx|cnt_clk [13] & (!\u_uart_tx|cnt_clk[12]~57 )) # (!\u_uart_tx|cnt_clk [13] & ((\u_uart_tx|cnt_clk[12]~57 ) # (GND)))
// \u_uart_tx|cnt_clk[13]~59  = CARRY((!\u_uart_tx|cnt_clk[12]~57 ) # (!\u_uart_tx|cnt_clk [13]))

	.dataa(\u_uart_tx|cnt_clk [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[12]~57 ),
	.combout(\u_uart_tx|cnt_clk[13]~58_combout ),
	.cout(\u_uart_tx|cnt_clk[13]~59 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[13]~58 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N27
dffeas \u_uart_tx|cnt_clk[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[13]~58_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[13] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneive_lcell_comb \u_uart_tx|cnt_clk[14]~60 (
// Equation(s):
// \u_uart_tx|cnt_clk[14]~60_combout  = (\u_uart_tx|cnt_clk [14] & (\u_uart_tx|cnt_clk[13]~59  $ (GND))) # (!\u_uart_tx|cnt_clk [14] & (!\u_uart_tx|cnt_clk[13]~59  & VCC))
// \u_uart_tx|cnt_clk[14]~61  = CARRY((\u_uart_tx|cnt_clk [14] & !\u_uart_tx|cnt_clk[13]~59 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[13]~59 ),
	.combout(\u_uart_tx|cnt_clk[14]~60_combout ),
	.cout(\u_uart_tx|cnt_clk[14]~61 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[14]~60 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N29
dffeas \u_uart_tx|cnt_clk[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[14]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[14] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneive_lcell_comb \u_uart_tx|cnt_clk[15]~62 (
// Equation(s):
// \u_uart_tx|cnt_clk[15]~62_combout  = (\u_uart_tx|cnt_clk [15] & (!\u_uart_tx|cnt_clk[14]~61 )) # (!\u_uart_tx|cnt_clk [15] & ((\u_uart_tx|cnt_clk[14]~61 ) # (GND)))
// \u_uart_tx|cnt_clk[15]~63  = CARRY((!\u_uart_tx|cnt_clk[14]~61 ) # (!\u_uart_tx|cnt_clk [15]))

	.dataa(\u_uart_tx|cnt_clk [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[14]~61 ),
	.combout(\u_uart_tx|cnt_clk[15]~62_combout ),
	.cout(\u_uart_tx|cnt_clk[15]~63 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[15]~62 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y28_N31
dffeas \u_uart_tx|cnt_clk[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[15]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[15] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneive_lcell_comb \u_uart_tx|cnt_clk[16]~64 (
// Equation(s):
// \u_uart_tx|cnt_clk[16]~64_combout  = (\u_uart_tx|cnt_clk [16] & (\u_uart_tx|cnt_clk[15]~63  $ (GND))) # (!\u_uart_tx|cnt_clk [16] & (!\u_uart_tx|cnt_clk[15]~63  & VCC))
// \u_uart_tx|cnt_clk[16]~65  = CARRY((\u_uart_tx|cnt_clk [16] & !\u_uart_tx|cnt_clk[15]~63 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[15]~63 ),
	.combout(\u_uart_tx|cnt_clk[16]~64_combout ),
	.cout(\u_uart_tx|cnt_clk[16]~65 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[16]~64 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N1
dffeas \u_uart_tx|cnt_clk[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[16]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[16] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneive_lcell_comb \u_uart_tx|cnt_clk[17]~66 (
// Equation(s):
// \u_uart_tx|cnt_clk[17]~66_combout  = (\u_uart_tx|cnt_clk [17] & (!\u_uart_tx|cnt_clk[16]~65 )) # (!\u_uart_tx|cnt_clk [17] & ((\u_uart_tx|cnt_clk[16]~65 ) # (GND)))
// \u_uart_tx|cnt_clk[17]~67  = CARRY((!\u_uart_tx|cnt_clk[16]~65 ) # (!\u_uart_tx|cnt_clk [17]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[16]~65 ),
	.combout(\u_uart_tx|cnt_clk[17]~66_combout ),
	.cout(\u_uart_tx|cnt_clk[17]~67 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[17]~66 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N3
dffeas \u_uart_tx|cnt_clk[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[17]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[17] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneive_lcell_comb \u_uart_tx|cnt_clk[18]~68 (
// Equation(s):
// \u_uart_tx|cnt_clk[18]~68_combout  = (\u_uart_tx|cnt_clk [18] & (\u_uart_tx|cnt_clk[17]~67  $ (GND))) # (!\u_uart_tx|cnt_clk [18] & (!\u_uart_tx|cnt_clk[17]~67  & VCC))
// \u_uart_tx|cnt_clk[18]~69  = CARRY((\u_uart_tx|cnt_clk [18] & !\u_uart_tx|cnt_clk[17]~67 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[17]~67 ),
	.combout(\u_uart_tx|cnt_clk[18]~68_combout ),
	.cout(\u_uart_tx|cnt_clk[18]~69 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[18]~68 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N5
dffeas \u_uart_tx|cnt_clk[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[18]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[18] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneive_lcell_comb \u_uart_tx|cnt_clk[19]~70 (
// Equation(s):
// \u_uart_tx|cnt_clk[19]~70_combout  = (\u_uart_tx|cnt_clk [19] & (!\u_uart_tx|cnt_clk[18]~69 )) # (!\u_uart_tx|cnt_clk [19] & ((\u_uart_tx|cnt_clk[18]~69 ) # (GND)))
// \u_uart_tx|cnt_clk[19]~71  = CARRY((!\u_uart_tx|cnt_clk[18]~69 ) # (!\u_uart_tx|cnt_clk [19]))

	.dataa(\u_uart_tx|cnt_clk [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[18]~69 ),
	.combout(\u_uart_tx|cnt_clk[19]~70_combout ),
	.cout(\u_uart_tx|cnt_clk[19]~71 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[19]~70 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N7
dffeas \u_uart_tx|cnt_clk[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[19]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[19] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneive_lcell_comb \u_uart_tx|cnt_clk[20]~72 (
// Equation(s):
// \u_uart_tx|cnt_clk[20]~72_combout  = (\u_uart_tx|cnt_clk [20] & (\u_uart_tx|cnt_clk[19]~71  $ (GND))) # (!\u_uart_tx|cnt_clk [20] & (!\u_uart_tx|cnt_clk[19]~71  & VCC))
// \u_uart_tx|cnt_clk[20]~73  = CARRY((\u_uart_tx|cnt_clk [20] & !\u_uart_tx|cnt_clk[19]~71 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[19]~71 ),
	.combout(\u_uart_tx|cnt_clk[20]~72_combout ),
	.cout(\u_uart_tx|cnt_clk[20]~73 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[20]~72 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N9
dffeas \u_uart_tx|cnt_clk[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[20]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[20] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneive_lcell_comb \u_uart_tx|cnt_clk[21]~74 (
// Equation(s):
// \u_uart_tx|cnt_clk[21]~74_combout  = (\u_uart_tx|cnt_clk [21] & (!\u_uart_tx|cnt_clk[20]~73 )) # (!\u_uart_tx|cnt_clk [21] & ((\u_uart_tx|cnt_clk[20]~73 ) # (GND)))
// \u_uart_tx|cnt_clk[21]~75  = CARRY((!\u_uart_tx|cnt_clk[20]~73 ) # (!\u_uart_tx|cnt_clk [21]))

	.dataa(\u_uart_tx|cnt_clk [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[20]~73 ),
	.combout(\u_uart_tx|cnt_clk[21]~74_combout ),
	.cout(\u_uart_tx|cnt_clk[21]~75 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[21]~74 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N11
dffeas \u_uart_tx|cnt_clk[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[21]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[21] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N12
cycloneive_lcell_comb \u_uart_tx|cnt_clk[22]~76 (
// Equation(s):
// \u_uart_tx|cnt_clk[22]~76_combout  = (\u_uart_tx|cnt_clk [22] & (\u_uart_tx|cnt_clk[21]~75  $ (GND))) # (!\u_uart_tx|cnt_clk [22] & (!\u_uart_tx|cnt_clk[21]~75  & VCC))
// \u_uart_tx|cnt_clk[22]~77  = CARRY((\u_uart_tx|cnt_clk [22] & !\u_uart_tx|cnt_clk[21]~75 ))

	.dataa(\u_uart_tx|cnt_clk [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[21]~75 ),
	.combout(\u_uart_tx|cnt_clk[22]~76_combout ),
	.cout(\u_uart_tx|cnt_clk[22]~77 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[22]~76 .lut_mask = 16'hA50A;
defparam \u_uart_tx|cnt_clk[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N13
dffeas \u_uart_tx|cnt_clk[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[22]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[22] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneive_lcell_comb \u_uart_tx|cnt_clk[23]~78 (
// Equation(s):
// \u_uart_tx|cnt_clk[23]~78_combout  = (\u_uart_tx|cnt_clk [23] & (!\u_uart_tx|cnt_clk[22]~77 )) # (!\u_uart_tx|cnt_clk [23] & ((\u_uart_tx|cnt_clk[22]~77 ) # (GND)))
// \u_uart_tx|cnt_clk[23]~79  = CARRY((!\u_uart_tx|cnt_clk[22]~77 ) # (!\u_uart_tx|cnt_clk [23]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[22]~77 ),
	.combout(\u_uart_tx|cnt_clk[23]~78_combout ),
	.cout(\u_uart_tx|cnt_clk[23]~79 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[23]~78 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N15
dffeas \u_uart_tx|cnt_clk[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[23]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[23] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneive_lcell_comb \u_uart_tx|cnt_clk[24]~80 (
// Equation(s):
// \u_uart_tx|cnt_clk[24]~80_combout  = (\u_uart_tx|cnt_clk [24] & (\u_uart_tx|cnt_clk[23]~79  $ (GND))) # (!\u_uart_tx|cnt_clk [24] & (!\u_uart_tx|cnt_clk[23]~79  & VCC))
// \u_uart_tx|cnt_clk[24]~81  = CARRY((\u_uart_tx|cnt_clk [24] & !\u_uart_tx|cnt_clk[23]~79 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[23]~79 ),
	.combout(\u_uart_tx|cnt_clk[24]~80_combout ),
	.cout(\u_uart_tx|cnt_clk[24]~81 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[24]~80 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N17
dffeas \u_uart_tx|cnt_clk[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[24]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[24] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneive_lcell_comb \u_uart_tx|cnt_clk[25]~82 (
// Equation(s):
// \u_uart_tx|cnt_clk[25]~82_combout  = (\u_uart_tx|cnt_clk [25] & (!\u_uart_tx|cnt_clk[24]~81 )) # (!\u_uart_tx|cnt_clk [25] & ((\u_uart_tx|cnt_clk[24]~81 ) # (GND)))
// \u_uart_tx|cnt_clk[25]~83  = CARRY((!\u_uart_tx|cnt_clk[24]~81 ) # (!\u_uart_tx|cnt_clk [25]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[24]~81 ),
	.combout(\u_uart_tx|cnt_clk[25]~82_combout ),
	.cout(\u_uart_tx|cnt_clk[25]~83 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[25]~82 .lut_mask = 16'h3C3F;
defparam \u_uart_tx|cnt_clk[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N19
dffeas \u_uart_tx|cnt_clk[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[25]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[25] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneive_lcell_comb \u_uart_tx|cnt_clk[26]~84 (
// Equation(s):
// \u_uart_tx|cnt_clk[26]~84_combout  = (\u_uart_tx|cnt_clk [26] & (\u_uart_tx|cnt_clk[25]~83  $ (GND))) # (!\u_uart_tx|cnt_clk [26] & (!\u_uart_tx|cnt_clk[25]~83  & VCC))
// \u_uart_tx|cnt_clk[26]~85  = CARRY((\u_uart_tx|cnt_clk [26] & !\u_uart_tx|cnt_clk[25]~83 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[25]~83 ),
	.combout(\u_uart_tx|cnt_clk[26]~84_combout ),
	.cout(\u_uart_tx|cnt_clk[26]~85 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[26]~84 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N21
dffeas \u_uart_tx|cnt_clk[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[26]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[26] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneive_lcell_comb \u_uart_tx|cnt_clk[27]~86 (
// Equation(s):
// \u_uart_tx|cnt_clk[27]~86_combout  = (\u_uart_tx|cnt_clk [27] & (!\u_uart_tx|cnt_clk[26]~85 )) # (!\u_uart_tx|cnt_clk [27] & ((\u_uart_tx|cnt_clk[26]~85 ) # (GND)))
// \u_uart_tx|cnt_clk[27]~87  = CARRY((!\u_uart_tx|cnt_clk[26]~85 ) # (!\u_uart_tx|cnt_clk [27]))

	.dataa(\u_uart_tx|cnt_clk [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[26]~85 ),
	.combout(\u_uart_tx|cnt_clk[27]~86_combout ),
	.cout(\u_uart_tx|cnt_clk[27]~87 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[27]~86 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N23
dffeas \u_uart_tx|cnt_clk[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[27]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[27] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneive_lcell_comb \u_uart_tx|cnt_clk[28]~88 (
// Equation(s):
// \u_uart_tx|cnt_clk[28]~88_combout  = (\u_uart_tx|cnt_clk [28] & (\u_uart_tx|cnt_clk[27]~87  $ (GND))) # (!\u_uart_tx|cnt_clk [28] & (!\u_uart_tx|cnt_clk[27]~87  & VCC))
// \u_uart_tx|cnt_clk[28]~89  = CARRY((\u_uart_tx|cnt_clk [28] & !\u_uart_tx|cnt_clk[27]~87 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[27]~87 ),
	.combout(\u_uart_tx|cnt_clk[28]~88_combout ),
	.cout(\u_uart_tx|cnt_clk[28]~89 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[28]~88 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N25
dffeas \u_uart_tx|cnt_clk[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[28]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[28] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneive_lcell_comb \u_uart_tx|always3~5 (
// Equation(s):
// \u_uart_tx|always3~5_combout  = (!\u_uart_tx|cnt_clk [27] & (!\u_uart_tx|cnt_clk [28] & (!\u_uart_tx|cnt_clk [26] & !\u_uart_tx|cnt_clk [25])))

	.dataa(\u_uart_tx|cnt_clk [27]),
	.datab(\u_uart_tx|cnt_clk [28]),
	.datac(\u_uart_tx|cnt_clk [26]),
	.datad(\u_uart_tx|cnt_clk [25]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~5 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneive_lcell_comb \u_uart_tx|cnt_clk[29]~90 (
// Equation(s):
// \u_uart_tx|cnt_clk[29]~90_combout  = (\u_uart_tx|cnt_clk [29] & (!\u_uart_tx|cnt_clk[28]~89 )) # (!\u_uart_tx|cnt_clk [29] & ((\u_uart_tx|cnt_clk[28]~89 ) # (GND)))
// \u_uart_tx|cnt_clk[29]~91  = CARRY((!\u_uart_tx|cnt_clk[28]~89 ) # (!\u_uart_tx|cnt_clk [29]))

	.dataa(\u_uart_tx|cnt_clk [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[28]~89 ),
	.combout(\u_uart_tx|cnt_clk[29]~90_combout ),
	.cout(\u_uart_tx|cnt_clk[29]~91 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[29]~90 .lut_mask = 16'h5A5F;
defparam \u_uart_tx|cnt_clk[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N27
dffeas \u_uart_tx|cnt_clk[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[29]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[29] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneive_lcell_comb \u_uart_tx|cnt_clk[30]~92 (
// Equation(s):
// \u_uart_tx|cnt_clk[30]~92_combout  = (\u_uart_tx|cnt_clk [30] & (\u_uart_tx|cnt_clk[29]~91  $ (GND))) # (!\u_uart_tx|cnt_clk [30] & (!\u_uart_tx|cnt_clk[29]~91  & VCC))
// \u_uart_tx|cnt_clk[30]~93  = CARRY((\u_uart_tx|cnt_clk [30] & !\u_uart_tx|cnt_clk[29]~91 ))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_uart_tx|cnt_clk[29]~91 ),
	.combout(\u_uart_tx|cnt_clk[30]~92_combout ),
	.cout(\u_uart_tx|cnt_clk[30]~93 ));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[30]~92 .lut_mask = 16'hC30C;
defparam \u_uart_tx|cnt_clk[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N29
dffeas \u_uart_tx|cnt_clk[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[30]~92_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[30] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneive_lcell_comb \u_uart_tx|cnt_clk[31]~94 (
// Equation(s):
// \u_uart_tx|cnt_clk[31]~94_combout  = \u_uart_tx|cnt_clk [31] $ (\u_uart_tx|cnt_clk[30]~93 )

	.dataa(\u_uart_tx|cnt_clk [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_uart_tx|cnt_clk[30]~93 ),
	.combout(\u_uart_tx|cnt_clk[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[31]~94 .lut_mask = 16'h5A5A;
defparam \u_uart_tx|cnt_clk[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y27_N31
dffeas \u_uart_tx|cnt_clk[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_clk[31]~94_combout ),
	.asdata(\~GND~combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(!\u_uart_tx|cnt_bit[3]~2_combout ),
	.sload(\u_uart_tx|LessThan0~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_clk [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_clk[31] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_clk[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneive_lcell_comb \u_uart_tx|always3~6 (
// Equation(s):
// \u_uart_tx|always3~6_combout  = (!\u_uart_tx|cnt_clk [30] & (!\u_uart_tx|cnt_clk [31] & !\u_uart_tx|cnt_clk [29]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_clk [30]),
	.datac(\u_uart_tx|cnt_clk [31]),
	.datad(\u_uart_tx|cnt_clk [29]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~6 .lut_mask = 16'h0003;
defparam \u_uart_tx|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneive_lcell_comb \u_uart_tx|always3~3 (
// Equation(s):
// \u_uart_tx|always3~3_combout  = (!\u_uart_tx|cnt_clk [23] & (!\u_uart_tx|cnt_clk [22] & (!\u_uart_tx|cnt_clk [21] & !\u_uart_tx|cnt_clk [24])))

	.dataa(\u_uart_tx|cnt_clk [23]),
	.datab(\u_uart_tx|cnt_clk [22]),
	.datac(\u_uart_tx|cnt_clk [21]),
	.datad(\u_uart_tx|cnt_clk [24]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~3 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneive_lcell_comb \u_uart_tx|always3~0 (
// Equation(s):
// \u_uart_tx|always3~0_combout  = (!\u_uart_tx|cnt_clk [12] & (!\u_uart_tx|cnt_clk [9] & (!\u_uart_tx|cnt_clk [10] & !\u_uart_tx|cnt_clk [11])))

	.dataa(\u_uart_tx|cnt_clk [12]),
	.datab(\u_uart_tx|cnt_clk [9]),
	.datac(\u_uart_tx|cnt_clk [10]),
	.datad(\u_uart_tx|cnt_clk [11]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~0 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneive_lcell_comb \u_uart_tx|always3~2 (
// Equation(s):
// \u_uart_tx|always3~2_combout  = (!\u_uart_tx|cnt_clk [18] & (!\u_uart_tx|cnt_clk [19] & (!\u_uart_tx|cnt_clk [20] & !\u_uart_tx|cnt_clk [17])))

	.dataa(\u_uart_tx|cnt_clk [18]),
	.datab(\u_uart_tx|cnt_clk [19]),
	.datac(\u_uart_tx|cnt_clk [20]),
	.datad(\u_uart_tx|cnt_clk [17]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~2 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneive_lcell_comb \u_uart_tx|always3~1 (
// Equation(s):
// \u_uart_tx|always3~1_combout  = (!\u_uart_tx|cnt_clk [16] & (!\u_uart_tx|cnt_clk [14] & (!\u_uart_tx|cnt_clk [15] & !\u_uart_tx|cnt_clk [13])))

	.dataa(\u_uart_tx|cnt_clk [16]),
	.datab(\u_uart_tx|cnt_clk [14]),
	.datac(\u_uart_tx|cnt_clk [15]),
	.datad(\u_uart_tx|cnt_clk [13]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~1 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneive_lcell_comb \u_uart_tx|always3~4 (
// Equation(s):
// \u_uart_tx|always3~4_combout  = (\u_uart_tx|always3~3_combout  & (\u_uart_tx|always3~0_combout  & (\u_uart_tx|always3~2_combout  & \u_uart_tx|always3~1_combout )))

	.dataa(\u_uart_tx|always3~3_combout ),
	.datab(\u_uart_tx|always3~0_combout ),
	.datac(\u_uart_tx|always3~2_combout ),
	.datad(\u_uart_tx|always3~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~4 .lut_mask = 16'h8000;
defparam \u_uart_tx|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneive_lcell_comb \u_uart_tx|always3~7 (
// Equation(s):
// \u_uart_tx|always3~7_combout  = (\u_uart_tx|always3~5_combout  & (\u_uart_tx|always3~6_combout  & \u_uart_tx|always3~4_combout ))

	.dataa(gnd),
	.datab(\u_uart_tx|always3~5_combout ),
	.datac(\u_uart_tx|always3~6_combout ),
	.datad(\u_uart_tx|always3~4_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~7 .lut_mask = 16'hC000;
defparam \u_uart_tx|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneive_lcell_comb \u_uart_tx|always3~8 (
// Equation(s):
// \u_uart_tx|always3~8_combout  = (!\u_uart_tx|cnt_clk [2] & (!\u_uart_tx|cnt_clk [1] & (!\u_uart_tx|cnt_clk [0] & !\u_uart_tx|cnt_clk [3])))

	.dataa(\u_uart_tx|cnt_clk [2]),
	.datab(\u_uart_tx|cnt_clk [1]),
	.datac(\u_uart_tx|cnt_clk [0]),
	.datad(\u_uart_tx|cnt_clk [3]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~8 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneive_lcell_comb \u_uart_tx|LessThan0~0 (
// Equation(s):
// \u_uart_tx|LessThan0~0_combout  = (!\u_uart_tx|cnt_clk [6] & ((\u_uart_tx|always3~8_combout ) # ((!\u_uart_tx|cnt_clk [5]) # (!\u_uart_tx|cnt_clk [4]))))

	.dataa(\u_uart_tx|always3~8_combout ),
	.datab(\u_uart_tx|cnt_clk [4]),
	.datac(\u_uart_tx|cnt_clk [6]),
	.datad(\u_uart_tx|cnt_clk [5]),
	.cin(gnd),
	.combout(\u_uart_tx|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|LessThan0~0 .lut_mask = 16'h0B0F;
defparam \u_uart_tx|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneive_lcell_comb \u_uart_tx|LessThan0~1 (
// Equation(s):
// \u_uart_tx|LessThan0~1_combout  = ((!\u_uart_tx|LessThan0~0_combout  & (\u_uart_tx|cnt_clk [7] & \u_uart_tx|cnt_clk [8]))) # (!\u_uart_tx|always3~7_combout )

	.dataa(\u_uart_tx|always3~7_combout ),
	.datab(\u_uart_tx|LessThan0~0_combout ),
	.datac(\u_uart_tx|cnt_clk [7]),
	.datad(\u_uart_tx|cnt_clk [8]),
	.cin(gnd),
	.combout(\u_uart_tx|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|LessThan0~1 .lut_mask = 16'h7555;
defparam \u_uart_tx|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \u_uart_tx|Add1~1 (
// Equation(s):
// \u_uart_tx|Add1~1_combout  = \u_uart_tx|cnt_bit [2] $ (((\u_uart_tx|cnt_bit [1] & \u_uart_tx|cnt_bit [0])))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~1 .lut_mask = 16'h3CCC;
defparam \u_uart_tx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \u_uart_tx|cnt_bit[2]~3 (
// Equation(s):
// \u_uart_tx|cnt_bit[2]~3_combout  = (\u_uart_tx|cnt_bit[3]~2_combout  & ((\u_uart_tx|LessThan0~1_combout  & (\u_uart_tx|Add1~1_combout )) # (!\u_uart_tx|LessThan0~1_combout  & ((\u_uart_tx|cnt_bit [2])))))

	.dataa(\u_uart_tx|LessThan0~1_combout ),
	.datab(\u_uart_tx|Add1~1_combout ),
	.datac(\u_uart_tx|cnt_bit [2]),
	.datad(\u_uart_tx|cnt_bit[3]~2_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|cnt_bit[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[2]~3 .lut_mask = 16'hD800;
defparam \u_uart_tx|cnt_bit[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N25
dffeas \u_uart_tx|cnt_bit[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|cnt_bit[2]~3_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cnt_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cnt_bit[2] .is_wysiwyg = "true";
defparam \u_uart_tx|cnt_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \u_uart_tx|Selector3~0 (
// Equation(s):
// \u_uart_tx|Selector3~0_combout  = (!\u_uart_tx|cnt_bit [2] & (!\u_uart_tx|cnt_bit [1] & \u_uart_tx|cnt_bit [0]))

	.dataa(gnd),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~0 .lut_mask = 16'h0300;
defparam \u_uart_tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \u_uart_tx|Selector1~0 (
// Equation(s):
// \u_uart_tx|Selector1~0_combout  = (!\u_uart_tx|cs.IDLE~q  & \uart_wreq_reg~q )

	.dataa(gnd),
	.datab(\u_uart_tx|cs.IDLE~q ),
	.datac(\uart_wreq_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_uart_tx|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector1~0 .lut_mask = 16'h3030;
defparam \u_uart_tx|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \u_uart_tx|Selector1~1 (
// Equation(s):
// \u_uart_tx|Selector1~1_combout  = (\u_uart_tx|Selector1~0_combout ) # ((\u_uart_tx|cs.START~q  & ((\u_uart_tx|cnt_bit [3]) # (!\u_uart_tx|Selector3~0_combout ))))

	.dataa(\u_uart_tx|Selector3~0_combout ),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cs.START~q ),
	.datad(\u_uart_tx|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector1~1 .lut_mask = 16'hFFD0;
defparam \u_uart_tx|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N21
dffeas \u_uart_tx|cs.START (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.START .is_wysiwyg = "true";
defparam \u_uart_tx|cs.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneive_lcell_comb \u_uart_tx|Selector2~0 (
// Equation(s):
// \u_uart_tx|Selector2~0_combout  = (\u_uart_tx|Selector3~0_combout  & (!\u_uart_tx|cnt_bit [3] & ((\u_uart_tx|cs.DATA~q ) # (\u_uart_tx|cs.START~q )))) # (!\u_uart_tx|Selector3~0_combout  & (((\u_uart_tx|cs.DATA~q ))))

	.dataa(\u_uart_tx|Selector3~0_combout ),
	.datab(\u_uart_tx|cnt_bit [3]),
	.datac(\u_uart_tx|cs.DATA~q ),
	.datad(\u_uart_tx|cs.START~q ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector2~0 .lut_mask = 16'h7270;
defparam \u_uart_tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N19
dffeas \u_uart_tx|cs.DATA (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|cs.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|cs.DATA .is_wysiwyg = "true";
defparam \u_uart_tx|cs.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneive_lcell_comb \u_uart_tx|Selector3~1 (
// Equation(s):
// \u_uart_tx|Selector3~1_combout  = (\u_uart_tx|cs.DATA~q  & (\u_uart_tx|cnt_bit [3] & \u_uart_tx|Selector3~0_combout ))

	.dataa(gnd),
	.datab(\u_uart_tx|cs.DATA~q ),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector3~1 .lut_mask = 16'hC000;
defparam \u_uart_tx|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \u_uart_tx|Selector40~1 (
// Equation(s):
// \u_uart_tx|Selector40~1_combout  = (\u_uart_tx|cs.STOP~q ) # ((!\u_uart_tx|cs.IDLE~q  & !\uart_wreq_reg~q ))

	.dataa(\u_uart_tx|cs.STOP~q ),
	.datab(\u_uart_tx|cs.IDLE~q ),
	.datac(gnd),
	.datad(\uart_wreq_reg~q ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~1 .lut_mask = 16'hAABB;
defparam \u_uart_tx|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \u_uart_tx|Add2~0 (
// Equation(s):
// \u_uart_tx|Add2~0_combout  = \u_uart_tx|cnt_bit [2] $ (((\u_uart_tx|cnt_bit [1]) # (\u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [2]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add2~0 .lut_mask = 16'h0F5A;
defparam \u_uart_tx|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneive_lcell_comb \u_uart_tx|always3~10 (
// Equation(s):
// \u_uart_tx|always3~10_combout  = (!\u_uart_tx|cnt_clk [6] & (!\u_uart_tx|cnt_clk [4] & (!\u_uart_tx|cnt_clk [7] & !\u_uart_tx|cnt_clk [5])))

	.dataa(\u_uart_tx|cnt_clk [6]),
	.datab(\u_uart_tx|cnt_clk [4]),
	.datac(\u_uart_tx|cnt_clk [7]),
	.datad(\u_uart_tx|cnt_clk [5]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~10 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \u_uart_tx|always3~9 (
// Equation(s):
// \u_uart_tx|always3~9_combout  = (!\u_uart_tx|cnt_bit [1] & (!\u_uart_tx|cnt_bit [2] & (!\u_uart_tx|cnt_bit [3] & !\u_uart_tx|cnt_bit [0])))

	.dataa(\u_uart_tx|cnt_bit [1]),
	.datab(\u_uart_tx|cnt_bit [2]),
	.datac(\u_uart_tx|cnt_bit [3]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~9 .lut_mask = 16'h0001;
defparam \u_uart_tx|always3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneive_lcell_comb \u_uart_tx|always3~11 (
// Equation(s):
// \u_uart_tx|always3~11_combout  = (\u_uart_tx|always3~8_combout  & (\u_uart_tx|always3~10_combout  & (\u_uart_tx|always3~9_combout  & !\u_uart_tx|cnt_clk [8])))

	.dataa(\u_uart_tx|always3~8_combout ),
	.datab(\u_uart_tx|always3~10_combout ),
	.datac(\u_uart_tx|always3~9_combout ),
	.datad(\u_uart_tx|cnt_clk [8]),
	.cin(gnd),
	.combout(\u_uart_tx|always3~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~11 .lut_mask = 16'h0080;
defparam \u_uart_tx|always3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneive_lcell_comb \u_uart_tx|always3~12 (
// Equation(s):
// \u_uart_tx|always3~12_combout  = (\u_uart_tx|always3~11_combout  & (\u_uart_tx|always3~4_combout  & (\u_uart_tx|always3~6_combout  & \u_uart_tx|always3~5_combout )))

	.dataa(\u_uart_tx|always3~11_combout ),
	.datab(\u_uart_tx|always3~4_combout ),
	.datac(\u_uart_tx|always3~6_combout ),
	.datad(\u_uart_tx|always3~5_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|always3~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|always3~12 .lut_mask = 16'h8000;
defparam \u_uart_tx|always3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \u_uart_tx|Selector43~0 (
// Equation(s):
// \u_uart_tx|Selector43~0_combout  = (\u_uart_tx|always3~12_combout  & \u_uart_tx|Selector1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_tx|always3~12_combout ),
	.datad(\u_uart_tx|Selector1~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector43~0 .lut_mask = 16'hF000;
defparam \u_uart_tx|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \u_uart_tx|Selector45~0 (
// Equation(s):
// \u_uart_tx|Selector45~0_combout  = (\u_uart_tx|Selector3~2_combout ) # ((\u_uart_tx|Selector2~0_combout ) # ((\u_uart_tx|Selector1~1_combout  & !\u_uart_tx|always3~12_combout )))

	.dataa(\u_uart_tx|Selector3~2_combout ),
	.datab(\u_uart_tx|Selector1~1_combout ),
	.datac(\u_uart_tx|always3~12_combout ),
	.datad(\u_uart_tx|Selector2~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector45~0 .lut_mask = 16'hFFAE;
defparam \u_uart_tx|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \dout_adc[4]~input (
	.i(dout_adc[4]),
	.ibar(gnd),
	.o(\dout_adc[4]~input_o ));
// synopsys translate_off
defparam \dout_adc[4]~input .bus_hold = "false";
defparam \dout_adc[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \my_memory~5feeder (
// Equation(s):
// \my_memory~5feeder_combout  = \dout_adc[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[4]~input_o ),
	.cin(gnd),
	.combout(\my_memory~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~5feeder .lut_mask = 16'hFF00;
defparam \my_memory~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \my_memory~24 (
// Equation(s):
// \my_memory~24_combout  = (!cnt_received[11] & (!cnt_received[12] & (!cnt_received[7] & !cnt_received[9])))

	.dataa(cnt_received[11]),
	.datab(cnt_received[12]),
	.datac(cnt_received[7]),
	.datad(cnt_received[9]),
	.cin(gnd),
	.combout(\my_memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~24 .lut_mask = 16'h0001;
defparam \my_memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \my_memory~25 (
// Equation(s):
// \my_memory~25_combout  = (!cnt_received[14] & (!cnt_received[15] & (!cnt_received[16] & \my_memory~24_combout )))

	.dataa(cnt_received[14]),
	.datab(cnt_received[15]),
	.datac(cnt_received[16]),
	.datad(\my_memory~24_combout ),
	.cin(gnd),
	.combout(\my_memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~25 .lut_mask = 16'h0100;
defparam \my_memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \my_memory~22 (
// Equation(s):
// \my_memory~22_combout  = (!cnt_received[13] & (\nrst~input_o  & (!cnt_received[17] & \cnt_received[0]~31_combout )))

	.dataa(cnt_received[13]),
	.datab(\nrst~input_o ),
	.datac(cnt_received[17]),
	.datad(\cnt_received[0]~31_combout ),
	.cin(gnd),
	.combout(\my_memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~22 .lut_mask = 16'h0400;
defparam \my_memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \my_memory~23 (
// Equation(s):
// \my_memory~23_combout  = (\my_memory~22_combout  & ((\ns.SAMPLE~1_combout ) # ((!\always1~21_combout  & \cs.SAMPLE~q ))))

	.dataa(\ns.SAMPLE~1_combout ),
	.datab(\always1~21_combout ),
	.datac(\my_memory~22_combout ),
	.datad(\cs.SAMPLE~q ),
	.cin(gnd),
	.combout(\my_memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~23 .lut_mask = 16'hB0A0;
defparam \my_memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \my_memory~26 (
// Equation(s):
// \my_memory~26_combout  = (\my_memory~25_combout  & (\always1~3_combout  & (!cnt_received[18] & \my_memory~23_combout )))

	.dataa(\my_memory~25_combout ),
	.datab(\always1~3_combout ),
	.datac(cnt_received[18]),
	.datad(\my_memory~23_combout ),
	.cin(gnd),
	.combout(\my_memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~26 .lut_mask = 16'h0800;
defparam \my_memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \my_memory~5 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~5 .is_wysiwyg = "true";
defparam \my_memory~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[4] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[4]~4 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[4]~4_combout  = (\uart_cnt_send[0]~0_combout  & ((\Add0~32_combout ))) # (!\uart_cnt_send[0]~0_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [4]))

	.dataa(gnd),
	.datab(\my_memory_rtl_0|auto_generated|addr_store_b [4]),
	.datac(\Add0~32_combout ),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[4]~4 .lut_mask = 16'hF0CC;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N17
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout  = \Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout  = (\uart_cnt_send[0]~0_combout  & ((\Add0~28_combout ))) # (!\uart_cnt_send[0]~0_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [2]))

	.dataa(gnd),
	.datab(\my_memory_rtl_0|auto_generated|addr_store_b [2]),
	.datac(\Add0~28_combout ),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 .lut_mask = 16'hF0CC;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout  = (!cnt_received[18] & \my_memory~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_received[18]),
	.datad(\my_memory~23_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0 .lut_mask = 16'h0F00;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout  = (!cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout  & (!cnt_received[16] & cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \uart_cnt_send[0]~_wirecell (
// Equation(s):
// \uart_cnt_send[0]~_wirecell_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_cnt_send[0]),
	.cin(gnd),
	.combout(\uart_cnt_send[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \uart_cnt_send[0]~_wirecell .lut_mask = 16'h00FF;
defparam \uart_cnt_send[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout  = (cnt_received[13] & (!cnt_received[18] & (\cnt_received[0]~35_combout  & !cnt_received[17])))

	.dataa(cnt_received[13]),
	.datab(cnt_received[18]),
	.datac(\cnt_received[0]~35_combout ),
	.datad(cnt_received[17]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0 .lut_mask = 16'h0020;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout  = (cnt_received[15] & (!cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1 .lut_mask = 16'h0200;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout  = \Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[0]~3 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[0]~3_combout  = (\uart_cnt_send[0]~0_combout  & ((\Add0~24_combout ))) # (!\uart_cnt_send[0]~0_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [0]))

	.dataa(\my_memory_rtl_0|auto_generated|addr_store_b [0]),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0]~3 .lut_mask = 16'hF0AA;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout  = \Add0~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[1]~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[1]~2_combout  = (\uart_cnt_send[0]~0_combout  & ((\Add0~26_combout ))) # (!\uart_cnt_send[0]~0_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [1]))

	.dataa(\my_memory_rtl_0|auto_generated|addr_store_b [1]),
	.datab(\Add0~26_combout ),
	.datac(gnd),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1]~2 .lut_mask = 16'hCCAA;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~297 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~297_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~297_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~297 .lut_mask = 16'h00CA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder (
// Equation(s):
// \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout  = \Add0~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|addr_store_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout  = (\uart_cnt_send[0]~0_combout  & (\Add0~30_combout )) # (!\uart_cnt_send[0]~0_combout  & ((\my_memory_rtl_0|auto_generated|addr_store_b [3])))

	.dataa(gnd),
	.datab(\Add0~30_combout ),
	.datac(\my_memory_rtl_0|auto_generated|addr_store_b [3]),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 .lut_mask = 16'hCCF0;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout  = (cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout  = (cnt_received[14] & \my_memory~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\my_memory~23_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0 .lut_mask = 16'hF000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout  = (!cnt_received[16] & (!cnt_received[18] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout  & cnt_received[15])))

	.dataa(cnt_received[16]),
	.datab(cnt_received[18]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~298 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~298_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~298_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~298 .lut_mask = 16'hAC00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~320 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~320_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [2] & (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~297_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~298_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~297_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~298_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~320_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~320 .lut_mask = 16'h0A08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \my_memory_rtl_0|auto_generated|addr_store_b[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|addr_store_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|addr_store_b[5] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|addr_store_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|address_reg_b[5]~5 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|address_reg_b[5]~5_combout  = (\uart_cnt_send[0]~0_combout  & ((\Add0~34_combout ))) # (!\uart_cnt_send[0]~0_combout  & (\my_memory_rtl_0|auto_generated|addr_store_b [5]))

	.dataa(\my_memory_rtl_0|auto_generated|addr_store_b [5]),
	.datab(gnd),
	.datac(\Add0~34_combout ),
	.datad(\uart_cnt_send[0]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|address_reg_b[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[5]~5 .lut_mask = 16'hF0AA;
defparam \my_memory_rtl_0|auto_generated|address_reg_b[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \my_memory_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0|auto_generated|address_reg_b[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \my_memory_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout  = (cnt_received[16] & (!cnt_received[18] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout  & cnt_received[15])))

	.dataa(cnt_received[16]),
	.datab(cnt_received[18]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout  = (!cnt_received[14] & \my_memory~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_received[14]),
	.datad(\my_memory~23_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0 .lut_mask = 16'h0F00;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout  = (cnt_received[15] & (cnt_received[16] & (!cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[18]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~295 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~295_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~295_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~295 .lut_mask = 16'h2320;
defparam \my_memory_rtl_0|auto_generated|mux3|_~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout  = (cnt_received[14] & (cnt_received[16] & (cnt_received[15] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[14]),
	.datab(cnt_received[16]),
	.datac(cnt_received[15]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y3_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~294 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~294_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~294_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~294 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout  = (!cnt_received[14] & (!cnt_received[16] & (!cnt_received[15] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[14]),
	.datab(cnt_received[16]),
	.datac(cnt_received[15]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0 .lut_mask = 16'h0100;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~291 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~291_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~291_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~291 .lut_mask = 16'hC808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & !\my_memory_rtl_0|auto_generated|address_reg_b [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 .lut_mask = 16'h000F;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (!cnt_received[13] & !cnt_received[17])))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[13]),
	.datad(cnt_received[17]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0 .lut_mask = 16'h0001;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout  = (\cnt_received[0]~31_combout  & (!cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0_combout  & \comb~0_combout )))

	.dataa(\cnt_received[0]~31_combout ),
	.datab(cnt_received[14]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~0_combout ),
	.datad(\comb~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \my_memory~27 (
// Equation(s):
// \my_memory~27_combout  = (!cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout )

	.dataa(cnt_received[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout ),
	.cin(gnd),
	.combout(\my_memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~27 .lut_mask = 16'h5500;
defparam \my_memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout  = (!cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout  & (!cnt_received[16] & cnt_received[14])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~292 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~292_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~292_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~292 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|_~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout  = (cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout  & (cnt_received[16] & !cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0 .lut_mask = 16'h0080;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (!cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[18]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~289 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~289_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~289_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~289 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~288 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~288_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~288_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~288 .lut_mask = 16'hA0C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~290 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~290_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~289_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~288_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~289_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~288_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~290_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~290 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~293 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~293_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~290_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~291_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~292_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~291_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~292_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~290_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~293_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~293 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~296 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~296_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~293_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~295_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~294_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~295_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~294_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~293_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~296_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~296 .lut_mask = 16'hE0F0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~299 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~299_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~320_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~296_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~320_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~296_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~299_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~299 .lut_mask = 16'h0504;
defparam \my_memory_rtl_0|auto_generated|mux3|_~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout  = (!cnt_received[16] & (cnt_received[18] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout  & cnt_received[15])))

	.dataa(cnt_received[16]),
	.datab(cnt_received[18]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a308 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a308 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  = (!cnt_received[17] & (cnt_received[18] & (\cnt_received[0]~35_combout  & cnt_received[13])))

	.dataa(cnt_received[17]),
	.datab(cnt_received[18]),
	.datac(\cnt_received[0]~35_combout ),
	.datad(cnt_received[13]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout  = (cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (!cnt_received[16] & cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a316 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a316 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~310 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~310_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a316~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a308~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a308~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a316~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~310_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~310 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout  = (cnt_received[18] & \my_memory~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(cnt_received[18]),
	.datad(\my_memory~23_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0 .lut_mask = 16'hF000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout  = (!cnt_received[14] & (!cnt_received[16] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout  & cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(cnt_received[16]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a292 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (!cnt_received[16] & !cnt_received[14])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1 .lut_mask = 16'h0008;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a300 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~309 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~309_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a300~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a292~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a292~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a300~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~309_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~309 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~25 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~25_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & \my_memory_rtl_0|auto_generated|address_reg_b [2])

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(gnd),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~25 .lut_mask = 16'h5050;
defparam \my_memory_rtl_0|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~311 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~311_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~310_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~309_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~310_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~309_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~311_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~311 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout  = (!cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (cnt_received[16] & cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a364 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a364_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a364 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout  = (cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (cnt_received[16] & cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a380 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a380_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a380 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~306 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~306_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a380~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a364~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a364~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a380~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~306_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~306 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout  = (cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout )

	.dataa(cnt_received[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~1_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2 .lut_mask = 16'hAA00;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout  = (cnt_received[14] & (!cnt_received[16] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout  & !cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(cnt_received[16]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0 .lut_mask = 16'h0020;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a276 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~304 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~304_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a276~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a260~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a260~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a276~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~304_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~304 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout  = (!cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (!cnt_received[16] & cnt_received[14])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a284 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout  = (!cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (!cnt_received[16] & !cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0 .lut_mask = 16'h0004;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a268 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~303 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~303_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a284~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a268~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a284~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a268~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~303_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~303 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[18]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a324 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a324 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout  = (cnt_received[14] & (!cnt_received[15] & (cnt_received[16] & \my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout )))

	.dataa(cnt_received[14]),
	.datab(cnt_received[15]),
	.datac(cnt_received[16]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a340 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a340_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a340 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~301 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~301_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a340~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a324~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a324~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a340~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~301_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~301 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout  = (!cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (cnt_received[16] & cnt_received[14])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y2_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a348 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a348_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a348 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout  = (!cnt_received[14] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout  & (cnt_received[16] & !cnt_received[15])))

	.dataa(cnt_received[14]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~0_combout ),
	.datac(cnt_received[16]),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0 .lut_mask = 16'h0040;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a332 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a332 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~300 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~300_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a348~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a332~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a348~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a332~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~300_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~300 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~302 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~302_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~301_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~300_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~301_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~300_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~302_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~302 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~305 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~305_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~302_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~304_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~303_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~304_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~303_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~302_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~305_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~305 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & (cnt_received[18] & \my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[18]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a356 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a356_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a356 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout  = (cnt_received[16] & (cnt_received[18] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout  & cnt_received[15])))

	.dataa(cnt_received[16]),
	.datab(cnt_received[18]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~0_combout ),
	.datad(cnt_received[15]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a372 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a372_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a372 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~307 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~307_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a372~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a356~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a356~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a372~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~307_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~307 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|_~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~308 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~308_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~305_combout  & (((\my_memory_rtl_0|auto_generated|mux3|_~306_combout ) # (\my_memory_rtl_0|auto_generated|mux3|_~307_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~306_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~305_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~307_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~308_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~308 .lut_mask = 16'hF0D0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~312 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~312_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~299_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~311_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~308_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~299_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~311_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~308_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~312_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~312 .lut_mask = 16'hFAEA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0_combout  = (!cnt_received[15] & (cnt_received[18] & (!cnt_received[14] & !cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(cnt_received[18]),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0 .lut_mask = 16'h0004;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout  = (cnt_received[17] & (!cnt_received[13] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0_combout  & \cnt_received[0]~35_combout )))

	.dataa(cnt_received[17]),
	.datab(cnt_received[13]),
	.datac(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~0_combout ),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a388 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a388_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a388 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~15 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~15_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & 
// \my_memory_rtl_0|auto_generated|ram_block1a388~portbdataout )))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a388~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~15 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout  = (cnt_received[13] & (cnt_received[17] & (!cnt_received[18] & \cnt_received[0]~35_combout )))

	.dataa(cnt_received[13]),
	.datab(cnt_received[17]),
	.datac(cnt_received[18]),
	.datad(\cnt_received[0]~35_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~282 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~282_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a252~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a236~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~282_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~282 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout  = (!cnt_received[13] & (!cnt_received[18] & (\cnt_received[0]~35_combout  & cnt_received[17])))

	.dataa(cnt_received[13]),
	.datab(cnt_received[18]),
	.datac(\cnt_received[0]~35_combout ),
	.datad(cnt_received[17]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout  & (!cnt_received[14] & cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0 .lut_mask = 16'h0800;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout  = (cnt_received[15] & (cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0 .lut_mask = 16'h8000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~283 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~283_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a244~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a228~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~283_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~283 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|_~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0 .lut_mask = 16'h0100;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~279 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~279_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a156~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a140~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~279_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~279 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0 .lut_mask = 16'h0100;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout  = (!cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~280 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~280_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a148~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a132~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~280_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~280 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout  = (!cnt_received[15] & (cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~276 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~276_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a220~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a204~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~276_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~276 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout  = (!cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout  & (cnt_received[14] & cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0 .lut_mask = 16'h4000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout  = (!cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout  & (!cnt_received[14] & cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~277 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~277_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a212~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a196~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~277_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~277 .lut_mask = 16'h3120;
defparam \my_memory_rtl_0|auto_generated|mux3|_~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~278 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~278_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~276_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~277_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~276_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~277_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~278_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~278 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~281 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~281_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~278_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~279_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~280_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~279_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~280_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~278_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~281_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~281 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~284 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~284_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~281_combout  & (((\my_memory_rtl_0|auto_generated|mux3|_~282_combout ) # (\my_memory_rtl_0|auto_generated|mux3|_~283_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~282_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~283_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~281_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~284_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~284 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout  = (cnt_received[15] & (!cnt_received[16] & (!cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1 .lut_mask = 16'h0200;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout  = (cnt_received[15] & (\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout  & (!cnt_received[14] & !cnt_received[16])))

	.dataa(cnt_received[15]),
	.datab(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.datac(cnt_received[14]),
	.datad(cnt_received[16]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1 .lut_mask = 16'h0008;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~285 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~285_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a172~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a164~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~285_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~285 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout  = (cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout  = (cnt_received[15] & (!cnt_received[16] & (cnt_received[14] & \my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout )))

	.dataa(cnt_received[15]),
	.datab(cnt_received[16]),
	.datac(cnt_received[14]),
	.datad(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0 .lut_mask = 16'h2000;
defparam \my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[4]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~286 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~286_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a188~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a180~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~286_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~286 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~287 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~287_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~284_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~285_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~286_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~284_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~285_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~286_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~287_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~287 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[4]~16 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[4]~16_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~312_combout  & (\my_memory_rtl_0|auto_generated|mux3|result_node[4]~15_combout )) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~312_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~287_combout ))))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (\my_memory_rtl_0|auto_generated|mux3|_~312_combout ))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~312_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~15_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~287_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~16 .lut_mask = 16'hE6C4;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \my_memory~0feeder (
// Equation(s):
// \my_memory~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~0feeder .lut_mask = 16'hFFFF;
defparam \my_memory~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \my_memory~0 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~0feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~0 .is_wysiwyg = "true";
defparam \my_memory~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \uart_wdata_reg[4]~3 (
// Equation(s):
// \uart_wdata_reg[4]~3_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[4]~16_combout ))) # (!\my_memory~0_q  & (\my_memory~5_q ))

	.dataa(\my_memory~5_q ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[4]~16_combout ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[4]~3 .lut_mask = 16'hCCAA;
defparam \uart_wdata_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \my_memory_rtl_0_bypass[43]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[43]~feeder_combout  = \dout_adc[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[4]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \my_memory_rtl_0_bypass[43] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \my_memory_rtl_0_bypass[37]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[37]~feeder_combout  = cnt_received[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[18]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[37]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \my_memory_rtl_0_bypass[37] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \my_memory_rtl_0_bypass[38] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~34_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N25
dffeas \my_memory_rtl_0_bypass[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\cnt_received[0]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \my_memory~20 (
// Equation(s):
// \my_memory~20_combout  = (my_memory_rtl_0_bypass[0] & (my_memory_rtl_0_bypass[37] $ (!my_memory_rtl_0_bypass[38])))

	.dataa(gnd),
	.datab(my_memory_rtl_0_bypass[37]),
	.datac(my_memory_rtl_0_bypass[38]),
	.datad(my_memory_rtl_0_bypass[0]),
	.cin(gnd),
	.combout(\my_memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~20 .lut_mask = 16'hC300;
defparam \my_memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \my_memory_rtl_0_bypass[35] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \my_memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[36]~feeder_combout  = \Add0~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \my_memory_rtl_0_bypass[36] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \my_memory_rtl_0_bypass[34] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~30_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \my_memory_rtl_0_bypass[33] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \my_memory~19 (
// Equation(s):
// \my_memory~19_combout  = (my_memory_rtl_0_bypass[35] & (my_memory_rtl_0_bypass[36] & (my_memory_rtl_0_bypass[34] $ (!my_memory_rtl_0_bypass[33])))) # (!my_memory_rtl_0_bypass[35] & (!my_memory_rtl_0_bypass[36] & (my_memory_rtl_0_bypass[34] $ 
// (!my_memory_rtl_0_bypass[33]))))

	.dataa(my_memory_rtl_0_bypass[35]),
	.datab(my_memory_rtl_0_bypass[36]),
	.datac(my_memory_rtl_0_bypass[34]),
	.datad(my_memory_rtl_0_bypass[33]),
	.cin(gnd),
	.combout(\my_memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~19 .lut_mask = 16'h9009;
defparam \my_memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \my_memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[20]~feeder_combout  = \Add0~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \my_memory_rtl_0_bypass[20] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \my_memory_rtl_0_bypass[19]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[19]~feeder_combout  = cnt_received[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[9]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \my_memory_rtl_0_bypass[19] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \my_memory_rtl_0_bypass[18] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~14_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y15_N24
cycloneive_lcell_comb \my_memory_rtl_0_bypass[17]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[17]~feeder_combout  = cnt_received[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[8]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y15_N25
dffeas \my_memory_rtl_0_bypass[17] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \my_memory~14 (
// Equation(s):
// \my_memory~14_combout  = (my_memory_rtl_0_bypass[20] & (my_memory_rtl_0_bypass[19] & (my_memory_rtl_0_bypass[18] $ (!my_memory_rtl_0_bypass[17])))) # (!my_memory_rtl_0_bypass[20] & (!my_memory_rtl_0_bypass[19] & (my_memory_rtl_0_bypass[18] $ 
// (!my_memory_rtl_0_bypass[17]))))

	.dataa(my_memory_rtl_0_bypass[20]),
	.datab(my_memory_rtl_0_bypass[19]),
	.datac(my_memory_rtl_0_bypass[18]),
	.datad(my_memory_rtl_0_bypass[17]),
	.cin(gnd),
	.combout(\my_memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~14 .lut_mask = 16'h9009;
defparam \my_memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \my_memory_rtl_0_bypass[29]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[29]~feeder_combout  = cnt_received[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[14]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \my_memory_rtl_0_bypass[29] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \my_memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[32]~feeder_combout  = \Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \my_memory_rtl_0_bypass[32] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N29
dffeas \my_memory_rtl_0_bypass[30] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~26_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \my_memory_rtl_0_bypass[31] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \my_memory~17 (
// Equation(s):
// \my_memory~17_combout  = (my_memory_rtl_0_bypass[29] & (my_memory_rtl_0_bypass[30] & (my_memory_rtl_0_bypass[32] $ (!my_memory_rtl_0_bypass[31])))) # (!my_memory_rtl_0_bypass[29] & (!my_memory_rtl_0_bypass[30] & (my_memory_rtl_0_bypass[32] $ 
// (!my_memory_rtl_0_bypass[31]))))

	.dataa(my_memory_rtl_0_bypass[29]),
	.datab(my_memory_rtl_0_bypass[32]),
	.datac(my_memory_rtl_0_bypass[30]),
	.datad(my_memory_rtl_0_bypass[31]),
	.cin(gnd),
	.combout(\my_memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~17 .lut_mask = 16'h8421;
defparam \my_memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \my_memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[28]~feeder_combout  = \Add0~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \my_memory_rtl_0_bypass[28] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \my_memory_rtl_0_bypass[25] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \my_memory_rtl_0_bypass[26] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~22_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \my_memory_rtl_0_bypass[27]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[27]~feeder_combout  = cnt_received[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[13]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \my_memory_rtl_0_bypass[27] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \my_memory~16 (
// Equation(s):
// \my_memory~16_combout  = (my_memory_rtl_0_bypass[28] & (my_memory_rtl_0_bypass[27] & (my_memory_rtl_0_bypass[25] $ (!my_memory_rtl_0_bypass[26])))) # (!my_memory_rtl_0_bypass[28] & (!my_memory_rtl_0_bypass[27] & (my_memory_rtl_0_bypass[25] $ 
// (!my_memory_rtl_0_bypass[26]))))

	.dataa(my_memory_rtl_0_bypass[28]),
	.datab(my_memory_rtl_0_bypass[25]),
	.datac(my_memory_rtl_0_bypass[26]),
	.datad(my_memory_rtl_0_bypass[27]),
	.cin(gnd),
	.combout(\my_memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~16 .lut_mask = 16'h8241;
defparam \my_memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \my_memory_rtl_0_bypass[21]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[21]~feeder_combout  = cnt_received[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[10]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \my_memory_rtl_0_bypass[21] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \my_memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[24]~feeder_combout  = \Add0~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~20_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \my_memory_rtl_0_bypass[24] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \my_memory_rtl_0_bypass[22] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~18_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \my_memory_rtl_0_bypass[23]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[23]~feeder_combout  = cnt_received[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[11]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \my_memory_rtl_0_bypass[23] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \my_memory~15 (
// Equation(s):
// \my_memory~15_combout  = (my_memory_rtl_0_bypass[21] & (my_memory_rtl_0_bypass[22] & (my_memory_rtl_0_bypass[24] $ (!my_memory_rtl_0_bypass[23])))) # (!my_memory_rtl_0_bypass[21] & (!my_memory_rtl_0_bypass[22] & (my_memory_rtl_0_bypass[24] $ 
// (!my_memory_rtl_0_bypass[23]))))

	.dataa(my_memory_rtl_0_bypass[21]),
	.datab(my_memory_rtl_0_bypass[24]),
	.datac(my_memory_rtl_0_bypass[22]),
	.datad(my_memory_rtl_0_bypass[23]),
	.cin(gnd),
	.combout(\my_memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~15 .lut_mask = 16'h8421;
defparam \my_memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \my_memory~18 (
// Equation(s):
// \my_memory~18_combout  = (\my_memory~14_combout  & (\my_memory~17_combout  & (\my_memory~16_combout  & \my_memory~15_combout )))

	.dataa(\my_memory~14_combout ),
	.datab(\my_memory~17_combout ),
	.datac(\my_memory~16_combout ),
	.datad(\my_memory~15_combout ),
	.cin(gnd),
	.combout(\my_memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~18 .lut_mask = 16'h8000;
defparam \my_memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \my_memory_rtl_0_bypass[12]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[12]~feeder_combout  = \Add0~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \my_memory_rtl_0_bypass[12] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \my_memory_rtl_0_bypass[11] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \my_memory_rtl_0_bypass[10] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~6_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \my_memory_rtl_0_bypass[9]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[9]~feeder_combout  = cnt_received[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[4]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \my_memory_rtl_0_bypass[9] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \my_memory~11 (
// Equation(s):
// \my_memory~11_combout  = (my_memory_rtl_0_bypass[12] & (my_memory_rtl_0_bypass[11] & (my_memory_rtl_0_bypass[10] $ (!my_memory_rtl_0_bypass[9])))) # (!my_memory_rtl_0_bypass[12] & (!my_memory_rtl_0_bypass[11] & (my_memory_rtl_0_bypass[10] $ 
// (!my_memory_rtl_0_bypass[9]))))

	.dataa(my_memory_rtl_0_bypass[12]),
	.datab(my_memory_rtl_0_bypass[11]),
	.datac(my_memory_rtl_0_bypass[10]),
	.datad(my_memory_rtl_0_bypass[9]),
	.cin(gnd),
	.combout(\my_memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~11 .lut_mask = 16'h9009;
defparam \my_memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0_bypass[2]~0 (
// Equation(s):
// \my_memory_rtl_0_bypass[2]~0_combout  = !uart_cnt_send[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(uart_cnt_send[0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[2]~0 .lut_mask = 16'h00FF;
defparam \my_memory_rtl_0_bypass[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \my_memory_rtl_0_bypass[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[2]~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \my_memory_rtl_0_bypass[3]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[3]~feeder_combout  = cnt_received[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \my_memory_rtl_0_bypass[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \my_memory_rtl_0_bypass[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~0_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0_bypass[1]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[1]~feeder_combout  = cnt_received[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \my_memory_rtl_0_bypass[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \my_memory~9 (
// Equation(s):
// \my_memory~9_combout  = (my_memory_rtl_0_bypass[2] & (my_memory_rtl_0_bypass[1] & (my_memory_rtl_0_bypass[3] $ (!my_memory_rtl_0_bypass[4])))) # (!my_memory_rtl_0_bypass[2] & (!my_memory_rtl_0_bypass[1] & (my_memory_rtl_0_bypass[3] $ 
// (!my_memory_rtl_0_bypass[4]))))

	.dataa(my_memory_rtl_0_bypass[2]),
	.datab(my_memory_rtl_0_bypass[3]),
	.datac(my_memory_rtl_0_bypass[4]),
	.datad(my_memory_rtl_0_bypass[1]),
	.cin(gnd),
	.combout(\my_memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~9 .lut_mask = 16'h8241;
defparam \my_memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \my_memory_rtl_0_bypass[15] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \my_memory_rtl_0_bypass[16]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[16]~feeder_combout  = \Add0~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \my_memory_rtl_0_bypass[16] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \my_memory_rtl_0_bypass[14] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~10_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \my_memory_rtl_0_bypass[13] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(cnt_received[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \my_memory~12 (
// Equation(s):
// \my_memory~12_combout  = (my_memory_rtl_0_bypass[15] & (my_memory_rtl_0_bypass[16] & (my_memory_rtl_0_bypass[14] $ (!my_memory_rtl_0_bypass[13])))) # (!my_memory_rtl_0_bypass[15] & (!my_memory_rtl_0_bypass[16] & (my_memory_rtl_0_bypass[14] $ 
// (!my_memory_rtl_0_bypass[13]))))

	.dataa(my_memory_rtl_0_bypass[15]),
	.datab(my_memory_rtl_0_bypass[16]),
	.datac(my_memory_rtl_0_bypass[14]),
	.datad(my_memory_rtl_0_bypass[13]),
	.cin(gnd),
	.combout(\my_memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~12 .lut_mask = 16'h9009;
defparam \my_memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \my_memory_rtl_0_bypass[8]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[8]~feeder_combout  = \Add0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~4_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \my_memory_rtl_0_bypass[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \my_memory_rtl_0_bypass[5]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[5]~feeder_combout  = cnt_received[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \my_memory_rtl_0_bypass[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \my_memory_rtl_0_bypass[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_cnt_send[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \my_memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[7]~feeder_combout  = cnt_received[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cnt_received[3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \my_memory_rtl_0_bypass[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \my_memory~10 (
// Equation(s):
// \my_memory~10_combout  = (my_memory_rtl_0_bypass[8] & (my_memory_rtl_0_bypass[7] & (my_memory_rtl_0_bypass[5] $ (!my_memory_rtl_0_bypass[6])))) # (!my_memory_rtl_0_bypass[8] & (!my_memory_rtl_0_bypass[7] & (my_memory_rtl_0_bypass[5] $ 
// (!my_memory_rtl_0_bypass[6]))))

	.dataa(my_memory_rtl_0_bypass[8]),
	.datab(my_memory_rtl_0_bypass[5]),
	.datac(my_memory_rtl_0_bypass[6]),
	.datad(my_memory_rtl_0_bypass[7]),
	.cin(gnd),
	.combout(\my_memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~10 .lut_mask = 16'h8241;
defparam \my_memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \my_memory~13 (
// Equation(s):
// \my_memory~13_combout  = (\my_memory~11_combout  & (\my_memory~9_combout  & (\my_memory~12_combout  & \my_memory~10_combout )))

	.dataa(\my_memory~11_combout ),
	.datab(\my_memory~9_combout ),
	.datac(\my_memory~12_combout ),
	.datad(\my_memory~10_combout ),
	.cin(gnd),
	.combout(\my_memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~13 .lut_mask = 16'h8000;
defparam \my_memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \my_memory~21 (
// Equation(s):
// \my_memory~21_combout  = (\my_memory~20_combout  & (\my_memory~19_combout  & (\my_memory~18_combout  & \my_memory~13_combout )))

	.dataa(\my_memory~20_combout ),
	.datab(\my_memory~19_combout ),
	.datac(\my_memory~18_combout ),
	.datad(\my_memory~13_combout ),
	.cin(gnd),
	.combout(\my_memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~21 .lut_mask = 16'h8000;
defparam \my_memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \uart_wdata_reg[7]~9 (
// Equation(s):
// \uart_wdata_reg[7]~9_combout  = (uart_cnt_clk[2] & (!uart_cnt_clk[3] & (uart_cnt_clk[5] & !uart_cnt_clk[4])))

	.dataa(uart_cnt_clk[2]),
	.datab(uart_cnt_clk[3]),
	.datac(uart_cnt_clk[5]),
	.datad(uart_cnt_clk[4]),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~9 .lut_mask = 16'h0020;
defparam \uart_wdata_reg[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \uart_wdata_reg[7]~8 (
// Equation(s):
// \uart_wdata_reg[7]~8_combout  = (!uart_cnt_clk[10] & (!uart_cnt_clk[6] & (uart_cnt_clk[7] & uart_cnt_clk[9])))

	.dataa(uart_cnt_clk[10]),
	.datab(uart_cnt_clk[6]),
	.datac(uart_cnt_clk[7]),
	.datad(uart_cnt_clk[9]),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~8 .lut_mask = 16'h1000;
defparam \uart_wdata_reg[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \uart_wdata_reg[7]~10 (
// Equation(s):
// \uart_wdata_reg[7]~10_combout  = (\uart_wdata_reg[7]~9_combout  & (\uart_wdata_reg[7]~8_combout  & uart_cnt_clk[1]))

	.dataa(\uart_wdata_reg[7]~9_combout ),
	.datab(\uart_wdata_reg[7]~8_combout ),
	.datac(uart_cnt_clk[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~10 .lut_mask = 16'h8080;
defparam \uart_wdata_reg[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \uart_wdata_reg[7]~11 (
// Equation(s):
// \uart_wdata_reg[7]~11_combout  = (\uart_wdata_reg[7]~10_combout  & (!\LessThan0~2_combout  & (\Equal5~7_combout  & \ns.SEND~1_combout )))

	.dataa(\uart_wdata_reg[7]~10_combout ),
	.datab(\LessThan0~2_combout ),
	.datac(\Equal5~7_combout ),
	.datad(\ns.SEND~1_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~11 .lut_mask = 16'h2000;
defparam \uart_wdata_reg[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N21
dffeas \uart_wdata_reg[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[4]~3_combout ),
	.asdata(my_memory_rtl_0_bypass[43]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[4] .is_wysiwyg = "true";
defparam \uart_wdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \u_uart_tx|Selector44~0 (
// Equation(s):
// \u_uart_tx|Selector44~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[4]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [4])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [4])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [4]),
	.datad(uart_wdata_reg[4]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector44~0 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N7
dffeas \u_uart_tx|wdata_reg[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[4] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \my_memory~8 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_ack~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~8 .is_wysiwyg = "true";
defparam \my_memory~8 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~208 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~208_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a255~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a239~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~208_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~208 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~209 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~209_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a247~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a231~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~209_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~209 .lut_mask = 16'h0D08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y2_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~206 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~206_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a151~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a135~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~206_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~206 .lut_mask = 16'h3120;
defparam \my_memory_rtl_0|auto_generated|mux3|_~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~203 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~203_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a215~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a199~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~203_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~203 .lut_mask = 16'h00D8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y70_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~202 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~202_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a223~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a207~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~202_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~202 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~204 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~204_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~203_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~202_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~203_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~202_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~204_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~204 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~205 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~205_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a159~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a143~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~205_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~205 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~207 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~207_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~204_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~206_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~205_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~206_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~204_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~205_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~207_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~207 .lut_mask = 16'hFCF8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~210 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~210_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~207_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~208_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~209_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~208_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~209_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~207_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~210_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~210 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~211 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~211_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a175~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a167~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~211_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~211 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~212 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~212_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a191~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a183~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~212_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~212 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~213 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~213_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~210_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~211_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~212_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~210_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~211_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~212_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~213_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~213 .lut_mask = 16'hFAEA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a295 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a303 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a303 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~235 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~235_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a303~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a295~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a295~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a303~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~235_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~235 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a311 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a311 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a319 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a319 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~236 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~236_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a319~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a311~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a311~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a319~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~236_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~236 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|_~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~237 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~237_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~235_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~236_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~235_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~236_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~237_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~237 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a383 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a383_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a383 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a367 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a367_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a367 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~232 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~232_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a383~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a367~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a383~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a367~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~232_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~232 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a375 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a375_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a375 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a359 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a359_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a359 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~233 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~233_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a375~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a359~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a375~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a359~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~233_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~233 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a287 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a271 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~229 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~229_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a287~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a271~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a287~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a271~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~229_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~229 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a351 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a351_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a351 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a335 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a335 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~226 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~226_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a351~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a335~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a351~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a335~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~226_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~226 .lut_mask = 16'hD080;
defparam \my_memory_rtl_0|auto_generated|mux3|_~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a327 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a327 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a343 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a343_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a343 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~227 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~227_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a343~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a327~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a327~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a343~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~227_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~227 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~228 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~228_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~226_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~227_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~226_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~227_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~228_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~228 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a263 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a279 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~230 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~230_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a279~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a263~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a263~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a279~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~230_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~230 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~231 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~231_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~228_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~229_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~230_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~229_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~228_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~230_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~231_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~231 .lut_mask = 16'hFAF8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~234 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~234_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~231_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~232_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~233_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~232_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~233_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~231_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~234_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~234 .lut_mask = 16'hE0F0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~217 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~217_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~217_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~217 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~214 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~214_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~214_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~214 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~215 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~215_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~215_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~215 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~216 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~216_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~214_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~215_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~214_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~215_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~216_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~216 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y59_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~218 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~218_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~218_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~218 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~219 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~219_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~216_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~217_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~218_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~217_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~216_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~218_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~219_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~219 .lut_mask = 16'hFECC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~221 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~221_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~221_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~221 .lut_mask = 16'h0A0C;
defparam \my_memory_rtl_0|auto_generated|mux3|_~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~220 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~220_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~220_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~220 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~222 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~222_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~219_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~221_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~220_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~219_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~221_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~220_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~222_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~222 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~223 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~223_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~223_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~223 .lut_mask = 16'h0D08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~224 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~224_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~224_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~224 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~318 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~318_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~223_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~224_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~223_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~224_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~318_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~318 .lut_mask = 16'h4440;
defparam \my_memory_rtl_0|auto_generated|mux3|_~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~225 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~225_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~222_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~318_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~222_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~318_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~225_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~225 .lut_mask = 16'h0032;
defparam \my_memory_rtl_0|auto_generated|mux3|_~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~238 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~238_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~225_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~237_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~234_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~237_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~234_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~225_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~238_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~238 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a391 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a391_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_first_bit_number = 7;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a391 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~11 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~11_combout  = (\my_memory_rtl_0|auto_generated|ram_block1a391~portbdataout  & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & 
// !\my_memory_rtl_0|auto_generated|address_reg_b [0])))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a391~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~11 .lut_mask = 16'h0008;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[7]~12 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[7]~12_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~238_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~11_combout ))) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~238_combout  & (\my_memory_rtl_0|auto_generated|mux3|_~213_combout )))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (((\my_memory_rtl_0|auto_generated|mux3|_~238_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~213_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~238_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~11_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~12 .lut_mask = 16'hF838;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \uart_wdata_reg[7]~2 (
// Equation(s):
// \uart_wdata_reg[7]~2_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[7]~12_combout ))) # (!\my_memory~0_q  & (\my_memory~8_q ))

	.dataa(\my_memory~8_q ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[7]~12_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[7]~2 .lut_mask = 16'hEE22;
defparam \uart_wdata_reg[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \my_memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[46]~feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \my_memory_rtl_0_bypass[46] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \uart_wdata_reg[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[7]~2_combout ),
	.asdata(my_memory_rtl_0_bypass[46]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[7] .is_wysiwyg = "true";
defparam \uart_wdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \u_uart_tx|Selector41~0 (
// Equation(s):
// \u_uart_tx|Selector41~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[7]) # ((\u_uart_tx|wdata_reg [7] & \u_uart_tx|Selector45~0_combout )))) # (!\u_uart_tx|Selector43~0_combout  & (((\u_uart_tx|wdata_reg [7] & 
// \u_uart_tx|Selector45~0_combout ))))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(uart_wdata_reg[7]),
	.datac(\u_uart_tx|wdata_reg [7]),
	.datad(\u_uart_tx|Selector45~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector41~0 .lut_mask = 16'hF888;
defparam \u_uart_tx|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N17
dffeas \u_uart_tx|wdata_reg[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[7] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N23
dffeas \my_memory~7 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\adc_ack~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~7 .is_wysiwyg = "true";
defparam \my_memory~7 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~248 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~248_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a174~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a166~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~248_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~248 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~246 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~246_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a246~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a230~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~246_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~246 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~245 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~245_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a254~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a238~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~245_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~245 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~240 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~240_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a214~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a198~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~240_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~240 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~239 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~239_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a222~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a206~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~239_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~239 .lut_mask = 16'hD800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~241 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~241_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~240_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~239_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~240_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~239_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~241_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~241 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y70_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~242 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~242_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a158~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a142~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~242_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~242 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~243 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~243_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a150~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a134~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~243_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~243 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~244 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~244_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~241_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~242_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~243_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~241_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~242_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~243_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~244_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~244 .lut_mask = 16'hEEEA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~247 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~247_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~244_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~246_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~245_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~246_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~245_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~244_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~247_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~247 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~249 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~249_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a190~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a182~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~249_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~249 .lut_mask = 16'hE040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~250 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~250_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~247_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~248_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~249_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~248_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~247_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~249_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~250_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~250 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y6_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a390 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a390_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a390 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~13 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~13_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & 
// \my_memory_rtl_0|auto_generated|ram_block1a390~portbdataout )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a390~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~13 .lut_mask = 16'h0200;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a358 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a358_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a358 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y63_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a374 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a374_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a374 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~270 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~270_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a374~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a358~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a358~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a374~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~270_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~270 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a350 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a350_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a350 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a334 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a334_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a334 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~263 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~263_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a350~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a334~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a350~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a334~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~263_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~263 .lut_mask = 16'hA0C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a342 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a342_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a342 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a326 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a326 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~264 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~264_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a342~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a326~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a342~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a326~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~264_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~264 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~265 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~265_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~263_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~264_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~263_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~264_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~265_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~265 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a278 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a262 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~267 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~267_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a278~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a262~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a278~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a262~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~267_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~267 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a286 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a270 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~266 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~266_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a286~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a270~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a286~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a270~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~266_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~266 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~268 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~268_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~265_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~267_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~266_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~265_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~267_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~266_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~268_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~268 .lut_mask = 16'hEEEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a382 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a382_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a382 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a366 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a366_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a366 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~269 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~269_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a382~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a366~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a382~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a366~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~269_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~269 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~271 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~271_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~268_combout  & (((\my_memory_rtl_0|auto_generated|mux3|_~270_combout ) # (\my_memory_rtl_0|auto_generated|mux3|_~269_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~270_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~268_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~269_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~271_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~271 .lut_mask = 16'hF0D0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~261 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~261_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~261_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~261 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~260 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~260_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~260_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~260 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~319 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~319_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~261_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~260_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~261_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~260_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~319_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~319 .lut_mask = 16'h5040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~258 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~258_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~258_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~258 .lut_mask = 16'h0D08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y4_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~257 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~257_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~257_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~257 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~251 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~251_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~251_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~251 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y3_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~252 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~252_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~252_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~252 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~253 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~253_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~251_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~252_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~251_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~252_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~253_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~253 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~254 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~254_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~254_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~254 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~255 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~255_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~255_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~255 .lut_mask = 16'h00E4;
defparam \my_memory_rtl_0|auto_generated|mux3|_~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~256 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~256_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~253_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~254_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~255_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~253_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~254_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~255_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~256_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~256 .lut_mask = 16'hFAEA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~259 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~259_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~256_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~258_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~257_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~258_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~257_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~256_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~259_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~259 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~262 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~262_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~319_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~259_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~319_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~259_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~262_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~262 .lut_mask = 16'h0302;
defparam \my_memory_rtl_0|auto_generated|mux3|_~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y71_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a310 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a310 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a318 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a318 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~273 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~273_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a318~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a310~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a310~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a318~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~273_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~273 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a302 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a294 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\adc_ack~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~272 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~272_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a302~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a294~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a302~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a294~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~272_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~272 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~274 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~274_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~273_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~272_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~273_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~272_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~274_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~274 .lut_mask = 16'hFEF0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~275 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~275_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~262_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~271_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~274_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~271_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~262_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~274_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~275_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~275 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[6]~14 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[6]~14_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~275_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[6]~13_combout ))) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~275_combout  & (\my_memory_rtl_0|auto_generated|mux3|_~250_combout )))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (((\my_memory_rtl_0|auto_generated|mux3|_~275_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~250_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~13_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~275_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~14 .lut_mask = 16'hCFA0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \uart_wdata_reg[6]~1 (
// Equation(s):
// \uart_wdata_reg[6]~1_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[6]~14_combout ))) # (!\my_memory~0_q  & (\my_memory~7_q ))

	.dataa(\my_memory~7_q ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[6]~14_combout ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[6]~1 .lut_mask = 16'hCCAA;
defparam \uart_wdata_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \my_memory_rtl_0_bypass[45]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[45]~feeder_combout  = \adc_ack~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\adc_ack~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[45]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \my_memory_rtl_0_bypass[45] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N3
dffeas \uart_wdata_reg[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[6]~1_combout ),
	.asdata(my_memory_rtl_0_bypass[45]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[6] .is_wysiwyg = "true";
defparam \uart_wdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \u_uart_tx|Selector42~0 (
// Equation(s):
// \u_uart_tx|Selector42~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[6]) # ((\u_uart_tx|wdata_reg [6] & \u_uart_tx|Selector45~0_combout )))) # (!\u_uart_tx|Selector43~0_combout  & (((\u_uart_tx|wdata_reg [6] & 
// \u_uart_tx|Selector45~0_combout ))))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(uart_wdata_reg[6]),
	.datac(\u_uart_tx|wdata_reg [6]),
	.datad(\u_uart_tx|Selector45~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector42~0 .lut_mask = 16'hF888;
defparam \u_uart_tx|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \u_uart_tx|wdata_reg[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[6] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \u_uart_tx|Mux0~2 (
// Equation(s):
// \u_uart_tx|Mux0~2_combout  = (\u_uart_tx|cnt_bit [0] & (((\u_uart_tx|wdata_reg [6]) # (!\u_uart_tx|cnt_bit [1])))) # (!\u_uart_tx|cnt_bit [0] & (\u_uart_tx|wdata_reg [7] & (!\u_uart_tx|cnt_bit [1])))

	.dataa(\u_uart_tx|cnt_bit [0]),
	.datab(\u_uart_tx|wdata_reg [7]),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|wdata_reg [6]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~2 .lut_mask = 16'hAE0E;
defparam \u_uart_tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \dout_adc[5]~input (
	.i(dout_adc[5]),
	.ibar(gnd),
	.o(\dout_adc[5]~input_o ));
// synopsys translate_off
defparam \dout_adc[5]~input .bus_hold = "false";
defparam \dout_adc[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \my_memory~6feeder (
// Equation(s):
// \my_memory~6feeder_combout  = \dout_adc[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[5]~input_o ),
	.cin(gnd),
	.combout(\my_memory~6feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~6feeder .lut_mask = 16'hFF00;
defparam \my_memory~6feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \my_memory~6 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~6 .is_wysiwyg = "true";
defparam \my_memory~6 .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~174 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~174_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a173~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a165~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~174 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~171 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~171_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a253~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a237~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~171 .lut_mask = 16'hC808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~172 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~172_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a245~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a229~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~172 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y70_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~168 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~168_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a157~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a141~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~168 .lut_mask = 16'hE040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~166 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~166_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a213~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a197~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~166 .lut_mask = 16'h5044;
defparam \my_memory_rtl_0|auto_generated|mux3|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~165 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~165_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a221~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a205~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~165 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~167 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~167_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~166_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~165_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~166_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~165_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~167 .lut_mask = 16'hCCC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~169 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~169_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a149~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a133~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~169 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~170 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~170_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~167_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~168_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~169_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~168_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~167_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~169_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~170 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~173 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~173_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~170_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~171_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~172_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~171_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~172_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~170_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~173 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y69_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~175 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~175_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a189~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a181~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~175 .lut_mask = 16'hB080;
defparam \my_memory_rtl_0|auto_generated|mux3|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~176 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~176_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~173_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~174_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~175_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~174_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~173_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~175_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~176 .lut_mask = 16'hFECC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a389 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a389_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a389 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~9 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~9_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & 
// \my_memory_rtl_0|auto_generated|ram_block1a389~portbdataout )))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a389~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~9 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~180 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~180_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~180 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~177 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~177_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~177 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~178 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~178_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~178 .lut_mask = 16'h0C0A;
defparam \my_memory_rtl_0|auto_generated|mux3|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~179 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~179_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~177_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~178_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~177_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~178_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~179 .lut_mask = 16'hCCC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~181 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~181_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~181 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~182 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~182_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~179_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~180_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~181_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~180_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~179_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~181_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~182 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~183 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~183_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~183 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~184 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~184_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~184 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~185 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~185_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~182_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~183_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~184_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~182_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~183_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~184_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~185 .lut_mask = 16'hAA8A;
defparam \my_memory_rtl_0|auto_generated|mux3|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~187 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~187_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~187 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~186 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~186_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~186 .lut_mask = 16'h00E4;
defparam \my_memory_rtl_0|auto_generated|mux3|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~317 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~317_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [2] & (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~187_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~186_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~187_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~186_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~317_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~317 .lut_mask = 16'h00A8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~188 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~188_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~185_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~317_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~185_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~317_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~188 .lut_mask = 16'h0032;
defparam \my_memory_rtl_0|auto_generated|mux3|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a293 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a301 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a301 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~198 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~198_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a301~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a293~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a293~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a301~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~198_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~198 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y60_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a309 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a309 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a317 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a317 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~199 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~199_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a317~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a309~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a309~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a317~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~199_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~199 .lut_mask = 16'hC808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~200 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~200_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~198_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~199_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~198_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~199_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~200_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~200 .lut_mask = 16'hFECC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a357 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a357_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a357 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a373 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a373_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a373 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~196 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~196_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a373~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a357~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a357~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a373~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~196_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~196 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a381 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a381_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a381 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a365 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a365_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a365 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~195 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~195_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a381~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a365~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a381~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a365~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~195_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~195 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a269 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a285 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~192 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~192_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a285~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a269~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a269~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a285~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~192_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~192 .lut_mask = 16'hA088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a277 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a261 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~193 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~193_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a277~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a261~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a277~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a261~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~193_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~193 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a325 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a325 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a341 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a341_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a341 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~190 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~190_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a341~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a325~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a325~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a341~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~190 .lut_mask = 16'h5044;
defparam \my_memory_rtl_0|auto_generated|mux3|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y3_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a333 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a333 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a349 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[5]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a349_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_first_bit_number = 5;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a349 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~189 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~189_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a349~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a333~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a333~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a349~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~189 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~191 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~191_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~190_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~189_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~190_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~189_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~191 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~194 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~194_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~191_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~192_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~193_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~192_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~193_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~191_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~194_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~194 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~197 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~197_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~194_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~196_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~195_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~196_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~195_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~194_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~197_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~197 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~201 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~201_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~188_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~200_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~197_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~188_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~200_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~197_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~201_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~201 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[5]~10 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[5]~10_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~201_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[5]~9_combout ) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4])))) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~201_combout  & (\my_memory_rtl_0|auto_generated|mux3|_~176_combout  & ((\my_memory_rtl_0|auto_generated|address_reg_b [4]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~176_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~9_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~201_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~10 .lut_mask = 16'hCAF0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \uart_wdata_reg[5]~0 (
// Equation(s):
// \uart_wdata_reg[5]~0_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[5]~10_combout ))) # (!\my_memory~0_q  & (\my_memory~6_q ))

	.dataa(\my_memory~6_q ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[5]~0 .lut_mask = 16'hEE22;
defparam \uart_wdata_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \my_memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[44]~feeder_combout  = \dout_adc[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[5]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \my_memory_rtl_0_bypass[44] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \uart_wdata_reg[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[5]~0_combout ),
	.asdata(my_memory_rtl_0_bypass[44]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[5] .is_wysiwyg = "true";
defparam \uart_wdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \u_uart_tx|Selector43~1 (
// Equation(s):
// \u_uart_tx|Selector43~1_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[5]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [5])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [5])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [5]),
	.datad(uart_wdata_reg[5]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector43~1 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \u_uart_tx|wdata_reg[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[5] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \u_uart_tx|Add1~0 (
// Equation(s):
// \u_uart_tx|Add1~0_combout  = \u_uart_tx|cnt_bit [1] $ (\u_uart_tx|cnt_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|cnt_bit [0]),
	.cin(gnd),
	.combout(\u_uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Add1~0 .lut_mask = 16'h0FF0;
defparam \u_uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \u_uart_tx|Mux0~3 (
// Equation(s):
// \u_uart_tx|Mux0~3_combout  = (\u_uart_tx|Mux0~2_combout  & ((\u_uart_tx|wdata_reg [4]) # ((!\u_uart_tx|Add1~0_combout )))) # (!\u_uart_tx|Mux0~2_combout  & (((\u_uart_tx|wdata_reg [5] & \u_uart_tx|Add1~0_combout ))))

	.dataa(\u_uart_tx|wdata_reg [4]),
	.datab(\u_uart_tx|Mux0~2_combout ),
	.datac(\u_uart_tx|wdata_reg [5]),
	.datad(\u_uart_tx|Add1~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~3 .lut_mask = 16'hB8CC;
defparam \u_uart_tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \dout_adc[2]~input (
	.i(dout_adc[2]),
	.ibar(gnd),
	.o(\dout_adc[2]~input_o ));
// synopsys translate_off
defparam \dout_adc[2]~input .bus_hold = "false";
defparam \dout_adc[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \my_memory~3 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dout_adc[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~3 .is_wysiwyg = "true";
defparam \my_memory~3 .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a290 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a298 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~124 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~124_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a298~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a290~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a290~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a298~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~124 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y7_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a314 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a314 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a306 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a306 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~125 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~125_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a314~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a306~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a314~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a306~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~125 .lut_mask = 16'hB800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~126 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~126_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~124_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~125_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~124_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~125_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~126 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a282 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a266 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~118 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~118_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a282~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a266~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a282~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a266~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~118 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a322 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a322 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a338 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a338_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a338 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~116 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~116_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a338~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a322~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a322~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a338~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~116 .lut_mask = 16'h3202;
defparam \my_memory_rtl_0|auto_generated|mux3|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a346 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a346_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a346 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a330 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a330 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~115 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~115_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a346~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a330~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a346~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a330~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~115 .lut_mask = 16'hD080;
defparam \my_memory_rtl_0|auto_generated|mux3|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~117 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~117_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~116_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~115_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~116_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~115_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~117 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a258 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y8_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a274 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~119 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~119_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a274~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a258~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a258~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a274~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~119 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~120 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~120_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~117_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~118_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~119_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~118_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~117_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~119_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~120 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a354 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a354_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a354 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a370 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a370_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a370 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~122 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~122_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a370~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a354~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a354~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a370~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~122 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a362 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a362_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a362 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a378 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a378_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a378 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~121 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~121_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a378~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a362~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a362~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a378~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~121 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~123 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~123_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~120_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~122_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~121_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~120_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~122_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~121_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~123 .lut_mask = 16'hAA8A;
defparam \my_memory_rtl_0|auto_generated|mux3|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y1_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~109 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~109_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~109 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y72_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~110 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~110_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~110 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~106 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~106_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~106 .lut_mask = 16'hE020;
defparam \my_memory_rtl_0|auto_generated|mux3|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y64_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~107 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~107_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~107 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~103 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~103_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~103 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y1_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~104 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~104_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~104 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~105 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~105_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~103_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~104_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~103_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~104_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~105 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~108 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~108_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~105_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~106_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~107_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~106_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~107_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~105_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~108 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~111 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~111_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~108_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~109_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~110_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~109_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~110_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~108_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~111 .lut_mask = 16'hE0F0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~112 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~112_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~112 .lut_mask = 16'h00D8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~113 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~113_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~113 .lut_mask = 16'h88C0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~315 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~315_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~112_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~113_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~112_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~113_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~315_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~315 .lut_mask = 16'h5040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~114 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~114_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~111_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~315_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~111_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~315_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~114 .lut_mask = 16'h0302;
defparam \my_memory_rtl_0|auto_generated|mux3|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~127 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~127_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~114_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~126_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~123_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~126_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~123_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~114_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~127 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a386 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a386_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a386 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~5 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~5_combout  = (\my_memory_rtl_0|auto_generated|ram_block1a386~portbdataout  & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & 
// !\my_memory_rtl_0|auto_generated|address_reg_b [1])))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a386~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~5 .lut_mask = 16'h0008;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~100 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~100_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a170~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a162~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~100 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~101 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~101_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a186~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a178~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~101 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~97 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~97_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a250~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a234~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~97 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~98 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~98_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a242~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a226~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~98 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y72_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~94 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~94_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a154~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a138~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~94 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~95 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~95_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a146~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a130~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~95 .lut_mask = 16'h00E2;
defparam \my_memory_rtl_0|auto_generated|mux3|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y4_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~91 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~91_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a218~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a202~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~91 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[2]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~92 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~92_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a210~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a194~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~92 .lut_mask = 16'h5140;
defparam \my_memory_rtl_0|auto_generated|mux3|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~93 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~93_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~91_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~92_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~91_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~92_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~93 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~96 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~96_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~93_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~94_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~95_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~94_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~95_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~93_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~96 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~99 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~99_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~96_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~97_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~98_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~97_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~98_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~96_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~99 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~102 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~102_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~99_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~100_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~101_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~100_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~101_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~99_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~102 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[2]~6 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[2]~6_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~127_combout  & (\my_memory_rtl_0|auto_generated|mux3|result_node[2]~5_combout )) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~127_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~102_combout ))))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (\my_memory_rtl_0|auto_generated|mux3|_~127_combout ))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~127_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~5_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~102_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~6 .lut_mask = 16'hE6C4;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \uart_wdata_reg[2]~5 (
// Equation(s):
// \uart_wdata_reg[2]~5_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[2]~6_combout ))) # (!\my_memory~0_q  & (\my_memory~3_q ))

	.dataa(\my_memory~3_q ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[2]~6_combout ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[2]~5 .lut_mask = 16'hCCAA;
defparam \uart_wdata_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \my_memory_rtl_0_bypass[41]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[41]~feeder_combout  = \dout_adc[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[2]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \my_memory_rtl_0_bypass[41] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N29
dffeas \uart_wdata_reg[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[2]~5_combout ),
	.asdata(my_memory_rtl_0_bypass[41]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[2] .is_wysiwyg = "true";
defparam \uart_wdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \u_uart_tx|Selector46~0 (
// Equation(s):
// \u_uart_tx|Selector46~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[2]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [2])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [2])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [2]),
	.datad(uart_wdata_reg[2]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector46~0 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N15
dffeas \u_uart_tx|wdata_reg[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[2] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \dout_adc[3]~input (
	.i(dout_adc[3]),
	.ibar(gnd),
	.o(\dout_adc[3]~input_o ));
// synopsys translate_off
defparam \dout_adc[3]~input .bus_hold = "false";
defparam \dout_adc[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \my_memory~4feeder (
// Equation(s):
// \my_memory~4feeder_combout  = \dout_adc[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[3]~input_o ),
	.cin(gnd),
	.combout(\my_memory~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~4feeder .lut_mask = 16'hFF00;
defparam \my_memory~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \my_memory~4 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~4 .is_wysiwyg = "true";
defparam \my_memory~4 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a267 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a283 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~81 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~81_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a283~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a267~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a267~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a283~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~81 .lut_mask = 16'hC0A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a339 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a339 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a323 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a323 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~79 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~79_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a339~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a323~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a339~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a323~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~79 .lut_mask = 16'h4450;
defparam \my_memory_rtl_0|auto_generated|mux3|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a331 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a331 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a347 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a347_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a347 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~78 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~78_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a347~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a331~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a331~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a347~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~78 .lut_mask = 16'hA820;
defparam \my_memory_rtl_0|auto_generated|mux3|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~80 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~80_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~79_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~78_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~79_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~78_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~80 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a275 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a259 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~82 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~82_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a275~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a259~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a275~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a259~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~82 .lut_mask = 16'h0B08;
defparam \my_memory_rtl_0|auto_generated|mux3|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~83 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~83_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~80_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~81_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~82_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~81_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~80_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~82_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~83 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a363 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a363_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a363 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a379 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a379_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a379 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~84 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~84_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a379~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a363~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a363~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a379~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~84 .lut_mask = 16'hC0A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a371 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a371_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a371 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y65_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a355 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a355_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a355 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~85 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~85_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a371~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a355~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a371~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a355~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~85 .lut_mask = 16'h4450;
defparam \my_memory_rtl_0|auto_generated|mux3|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~86 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~86_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~83_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~84_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~85_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~83_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~84_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~85_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~86 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a291 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a299 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a299 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~87 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~87_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a299~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a291~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a291~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a299~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~87 .lut_mask = 16'h0E04;
defparam \my_memory_rtl_0|auto_generated|mux3|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a307 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a307 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a315 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a315 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~88 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~88_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a315~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a307~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a307~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a315~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~88 .lut_mask = 16'hC0A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~89 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~89_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~87_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~88_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~87_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~88_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~89 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~70 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~70_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~70 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~69 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~69_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~69 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y1_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~67 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~67_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~67 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y2_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~66 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~66_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~66 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~68 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~68_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~67_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~66_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~67_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~66_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~68 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~71 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~71_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~68_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~70_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~69_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~70_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~69_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~68_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~71 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~72 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~72_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~72 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~73 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~73_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~73 .lut_mask = 16'h00CA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~74 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~74_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~71_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~72_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~73_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~71_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~72_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~73_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~74 .lut_mask = 16'hAA8A;
defparam \my_memory_rtl_0|auto_generated|mux3|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y2_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~75 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~75_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~75 .lut_mask = 16'h2320;
defparam \my_memory_rtl_0|auto_generated|mux3|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~76 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~76_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~76 .lut_mask = 16'h8C80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~314 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~314_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~75_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~76_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~75_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~76_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~314_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~314 .lut_mask = 16'h3200;
defparam \my_memory_rtl_0|auto_generated|mux3|_~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~77 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~77_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~74_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~314_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~74_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~314_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~77 .lut_mask = 16'h0504;
defparam \my_memory_rtl_0|auto_generated|mux3|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~90 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~90_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~77_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~86_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~89_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~86_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~89_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~77_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~90 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~63 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~63_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a171~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a163~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~63 .lut_mask = 16'h00B8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~58 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~58_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a147~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a131~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~58 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~57 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~57_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a139~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~57 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~54 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~54_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a219~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a203~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~54 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~55 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~55_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a211~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a195~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~55 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~56 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~56_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~54_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~55_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~54_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~55_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~56 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~59 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~59_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~56_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~58_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~57_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~58_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~57_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~56_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~59 .lut_mask = 16'hFEF0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~60 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~60_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a251~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a235~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~60 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y63_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~61 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~61_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a243~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a227~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~61 .lut_mask = 16'h0A0C;
defparam \my_memory_rtl_0|auto_generated|mux3|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~62 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~62_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~59_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~60_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~61_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~59_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~60_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~61_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~62 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~64 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~64_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a187~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a179~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~64 .lut_mask = 16'hE040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~65 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~65_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~62_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~63_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~64_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~63_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~62_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~64_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~65 .lut_mask = 16'hFECC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a387 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[3]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a387_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_first_bit_number = 3;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a387 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~3 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~3_combout  = (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (\my_memory_rtl_0|auto_generated|ram_block1a387~portbdataout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & 
// !\my_memory_rtl_0|auto_generated|address_reg_b [1])))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a387~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~3 .lut_mask = 16'h0008;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[3]~4 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[3]~4_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~90_combout  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[3]~3_combout ))) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~90_combout  & (\my_memory_rtl_0|auto_generated|mux3|_~65_combout )))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (\my_memory_rtl_0|auto_generated|mux3|_~90_combout ))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~90_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~65_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~3_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~4 .lut_mask = 16'hEC64;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \uart_wdata_reg[3]~6 (
// Equation(s):
// \uart_wdata_reg[3]~6_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[3]~4_combout ))) # (!\my_memory~0_q  & (\my_memory~4_q ))

	.dataa(\my_memory~4_q ),
	.datab(\my_memory~0_q ),
	.datac(gnd),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[3]~4_combout ),
	.cin(gnd),
	.combout(\uart_wdata_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[3]~6 .lut_mask = 16'hEE22;
defparam \uart_wdata_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \my_memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[42]~feeder_combout  = \dout_adc[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[3]~input_o ),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFF00;
defparam \my_memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \my_memory_rtl_0_bypass[42] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \uart_wdata_reg[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[3]~6_combout ),
	.asdata(my_memory_rtl_0_bypass[42]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[3] .is_wysiwyg = "true";
defparam \uart_wdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \u_uart_tx|Selector45~1 (
// Equation(s):
// \u_uart_tx|Selector45~1_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[3]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [3])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [3])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [3]),
	.datad(uart_wdata_reg[3]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector45~1 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \u_uart_tx|wdata_reg[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector45~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[3] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \u_uart_tx|Mux0~0 (
// Equation(s):
// \u_uart_tx|Mux0~0_combout  = (\u_uart_tx|cnt_bit [0] & ((\u_uart_tx|wdata_reg [2]) # ((!\u_uart_tx|cnt_bit [1])))) # (!\u_uart_tx|cnt_bit [0] & (((!\u_uart_tx|cnt_bit [1] & \u_uart_tx|wdata_reg [3]))))

	.dataa(\u_uart_tx|cnt_bit [0]),
	.datab(\u_uart_tx|wdata_reg [2]),
	.datac(\u_uart_tx|cnt_bit [1]),
	.datad(\u_uart_tx|wdata_reg [3]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~0 .lut_mask = 16'h8F8A;
defparam \u_uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \dout_adc[0]~input (
	.i(dout_adc[0]),
	.ibar(gnd),
	.o(\dout_adc[0]~input_o ));
// synopsys translate_off
defparam \dout_adc[0]~input .bus_hold = "false";
defparam \dout_adc[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \my_memory~1feeder (
// Equation(s):
// \my_memory~1feeder_combout  = \dout_adc[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[0]~input_o ),
	.cin(gnd),
	.combout(\my_memory~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~1feeder .lut_mask = 16'hFF00;
defparam \my_memory~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N7
dffeas \my_memory~1 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~1 .is_wysiwyg = "true";
defparam \my_memory~1 .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~134 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~134_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a248~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a232~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~134 .lut_mask = 16'hC088;
defparam \my_memory_rtl_0|auto_generated|mux3|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~135 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~135_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a240~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a224~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~135 .lut_mask = 16'h5044;
defparam \my_memory_rtl_0|auto_generated|mux3|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~129 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~129_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a208~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a192~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~129 .lut_mask = 16'h0C0A;
defparam \my_memory_rtl_0|auto_generated|mux3|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~128 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~128_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a216~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a200~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~128 .lut_mask = 16'hE020;
defparam \my_memory_rtl_0|auto_generated|mux3|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~130 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~130_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~129_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~128_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~129_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~128_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~130 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~131 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~131_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a152~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a136~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~131 .lut_mask = 16'hE020;
defparam \my_memory_rtl_0|auto_generated|mux3|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y69_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~132 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~132_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a144~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a128~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~132 .lut_mask = 16'h0E02;
defparam \my_memory_rtl_0|auto_generated|mux3|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~133 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~133_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~130_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~131_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~132_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~130_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~131_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~132_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~133 .lut_mask = 16'hEEEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~136 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~136_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~133_combout  & (((\my_memory_rtl_0|auto_generated|mux3|_~134_combout ) # (\my_memory_rtl_0|auto_generated|mux3|_~135_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~134_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~135_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~133_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~136 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y68_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~138 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~138_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a184~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a176~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~138 .lut_mask = 16'hD800;
defparam \my_memory_rtl_0|auto_generated|mux3|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~137 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~137_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a168~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a160~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~137 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~139 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~139_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~136_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~138_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~137_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~136_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~138_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~137_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~139 .lut_mask = 16'hEEEA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a272 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~156 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~156_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a272~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a256~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a272~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a256~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~156 .lut_mask = 16'h2320;
defparam \my_memory_rtl_0|auto_generated|mux3|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a280 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a264 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~155 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~155_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a280~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a264~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a280~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a264~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~155 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a344 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a344_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a344 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a328 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a328 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~152 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~152_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a344~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a328~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a344~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a328~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~152 .lut_mask = 16'hC480;
defparam \my_memory_rtl_0|auto_generated|mux3|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a320 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a320 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y6_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a336 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a336 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~153 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~153_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a336~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a320~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a320~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a336~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~153 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~154 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~154_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~152_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~153_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~152_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~153_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~154 .lut_mask = 16'hFE00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~157 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~157_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~154_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~156_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~155_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~156_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~155_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~154_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~157 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a360 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a360_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a360 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y17_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a376 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a376_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a376 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~158 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~158_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a376~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a360~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a360~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a376~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~158 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a352 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a352_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a352 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a368 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a368_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a368 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~159 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~159_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a368~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a352~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a352~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a368~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~159 .lut_mask = 16'h3210;
defparam \my_memory_rtl_0|auto_generated|mux3|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~160 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~160_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~157_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~158_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~159_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~157_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~158_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~159_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~160 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a304 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a304 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a312 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a312 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~162 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~162_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a312~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a304~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a304~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a312~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~162 .lut_mask = 16'hE400;
defparam \my_memory_rtl_0|auto_generated|mux3|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a296 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a288 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~161 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~161_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a296~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a288~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a296~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a288~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~161 .lut_mask = 16'h00D8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~163 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~163_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~162_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~161_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~162_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~161_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~163 .lut_mask = 16'hFCEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~150 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~150_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~150 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~149 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~149_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~149 .lut_mask = 16'h00CA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~316 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~316_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~150_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~149_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~150_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~149_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~316_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~316 .lut_mask = 16'h0E00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~140 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~140_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~140 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y2_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~141 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~141_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~141 .lut_mask = 16'h4450;
defparam \my_memory_rtl_0|auto_generated|mux3|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~142 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~142_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~140_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~141_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~140_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~141_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~142 .lut_mask = 16'hCCC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~143 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~143_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~143 .lut_mask = 16'hE040;
defparam \my_memory_rtl_0|auto_generated|mux3|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~144 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~144_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~144 .lut_mask = 16'h4450;
defparam \my_memory_rtl_0|auto_generated|mux3|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~145 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~145_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~142_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~143_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~144_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~142_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~143_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~144_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~145 .lut_mask = 16'hEEEC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~146 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~146_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~146 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~147 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~147_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~147 .lut_mask = 16'h4450;
defparam \my_memory_rtl_0|auto_generated|mux3|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~148 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~148_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~145_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~146_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~147_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~145_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~146_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~147_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~148 .lut_mask = 16'hA8AA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~151 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~151_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~316_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~148_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~316_combout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~148_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~151 .lut_mask = 16'h0302;
defparam \my_memory_rtl_0|auto_generated|mux3|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~164 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~164_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~151_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~160_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~163_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~160_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~163_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~151_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~164 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a384 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[0]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a384_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_first_bit_number = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a384 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~7 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~7_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a384~portbdataout  & 
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout )))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a384~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~7 .lut_mask = 16'h1000;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[0]~8 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[0]~8_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~164_combout  & (((\my_memory_rtl_0|auto_generated|mux3|result_node[0]~7_combout ) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4])))) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~164_combout  & (\my_memory_rtl_0|auto_generated|mux3|_~139_combout  & (\my_memory_rtl_0|auto_generated|address_reg_b [4])))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~139_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~164_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~8 .lut_mask = 16'hEC2C;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \uart_wdata_reg[0]~7 (
// Equation(s):
// \uart_wdata_reg[0]~7_combout  = (\my_memory~0_q  & ((\my_memory_rtl_0|auto_generated|mux3|result_node[0]~8_combout ))) # (!\my_memory~0_q  & (\my_memory~1_q ))

	.dataa(\my_memory~1_q ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[0]~8_combout ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[0]~7 .lut_mask = 16'hCCAA;
defparam \uart_wdata_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \my_memory_rtl_0_bypass[39]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[39]~feeder_combout  = \dout_adc[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dout_adc[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[39]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N31
dffeas \my_memory_rtl_0_bypass[39] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N11
dffeas \uart_wdata_reg[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[0]~7_combout ),
	.asdata(my_memory_rtl_0_bypass[39]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[0] .is_wysiwyg = "true";
defparam \uart_wdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \u_uart_tx|Selector48~0 (
// Equation(s):
// \u_uart_tx|Selector48~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[0]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [0])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [0])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [0]),
	.datad(uart_wdata_reg[0]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector48~0 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \u_uart_tx|wdata_reg[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[0] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \dout_adc[1]~input (
	.i(dout_adc[1]),
	.ibar(gnd),
	.o(\dout_adc[1]~input_o ));
// synopsys translate_off
defparam \dout_adc[1]~input .bus_hold = "false";
defparam \dout_adc[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y71_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a385 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3837w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a385_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a385 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & 
// \my_memory_rtl_0|auto_generated|ram_block1a385~portbdataout )))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a385~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 .lut_mask = 16'h0400;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3506w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3516w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~26 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~26_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a169~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a161~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~26 .lut_mask = 16'h5410;
defparam \my_memory_rtl_0|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3536w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y72_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3526w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~27 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~27_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|address_reg_b [0] & (\my_memory_rtl_0|auto_generated|ram_block1a185~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|ram_block1a177~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~27 .lut_mask = 16'hA280;
defparam \my_memory_rtl_0|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3609w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3629w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~22 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~22_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a249~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a233~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~22 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3599w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y66_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3619w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~23 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~23_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a241~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a225~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~23 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3496w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~19 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~19_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a153~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a137~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~19 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3465w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~20 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~20_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a145~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a129~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~20 .lut_mask = 16'h00CA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3579w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3558w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~17 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~17_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a209~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a193~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~17 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3569w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y6_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3589w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~16 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~16_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a217~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a201~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~16 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~18 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~18_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~17_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~16_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~17_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~16_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~18 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~21 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~21_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~18_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~19_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~20_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~19_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~20_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~18_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~21 .lut_mask = 16'hFFC8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~24 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~24_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~21_combout  & (((\my_memory_rtl_0|auto_generated|mux3|_~22_combout ) # (\my_memory_rtl_0|auto_generated|mux3|_~23_combout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2])))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~22_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~23_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~21_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~24 .lut_mask = 16'hFD00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~28 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~28_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~24_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~26_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~27_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~26_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~27_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~24_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~28 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a305 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3712w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a305 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a289 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3692w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~51 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~51_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a305~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a289~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a305~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a289~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~51 .lut_mask = 16'h3120;
defparam \my_memory_rtl_0|auto_generated|mux3|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a297 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3702w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a297 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a313 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3722w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a313 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~50 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~50_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a313~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a297~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a297~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a313~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~50 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~52 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~52_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4]) # ((\my_memory_rtl_0|auto_generated|mux3|_~25_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~51_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~50_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~51_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~50_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~25_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~52 .lut_mask = 16'hFFE0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a361 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3795w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a361_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a361 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a377 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3815w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a377_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a377 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~47 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~47_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a377~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a361~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a361~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a377~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~47 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a337 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3765w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a337 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a321 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3744w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a321 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~42 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~42_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a337~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a321~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a337~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a321~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~42 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a345 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3775w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a345_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a345 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a329 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3755w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a329 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~41 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~41_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a345~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a329~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a345~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a329~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~41 .lut_mask = 16'h88A0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~43 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~43_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|mux3|_~42_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~41_combout ) # 
// (\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~42_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~41_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~43 .lut_mask = 16'hAAA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y67_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a257 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3651w[3]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X51_Y70_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a273 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3672w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~45 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~45_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a273~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a257~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a257~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a273~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~45 .lut_mask = 16'h5404;
defparam \my_memory_rtl_0|auto_generated|mux3|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a265 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3662w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a281 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3682w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~44 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~44_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a281~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a265~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a265~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a281~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~44 .lut_mask = 16'hA808;
defparam \my_memory_rtl_0|auto_generated|mux3|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~46 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~46_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~43_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~45_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~44_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~43_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~45_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~44_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~46 .lut_mask = 16'hFEAA;
defparam \my_memory_rtl_0|auto_generated|mux3|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a369 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3805w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a369_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a369 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a353 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3785w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a353_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a353 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~48 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~48_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a369~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a353~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a369~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a353~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~48 .lut_mask = 16'h3120;
defparam \my_memory_rtl_0|auto_generated|mux3|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~49 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~49_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~46_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~47_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~48_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~47_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~46_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~48_combout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~49 .lut_mask = 16'hC8CC;
defparam \my_memory_rtl_0|auto_generated|mux3|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3339w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3319w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~39 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~39_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~39 .lut_mask = 16'h4540;
defparam \my_memory_rtl_0|auto_generated|mux3|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3329w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3349w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~38 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~38_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~38 .lut_mask = 16'hCA00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~313 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~313_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [3] & (\my_memory_rtl_0|auto_generated|address_reg_b [2] & ((\my_memory_rtl_0|auto_generated|mux3|_~39_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~38_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~39_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~38_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~313_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~313 .lut_mask = 16'h0E00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3443w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3423w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~35 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~35_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~35 .lut_mask = 16'hD080;
defparam \my_memory_rtl_0|auto_generated|mux3|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3413w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~36 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~36_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~36 .lut_mask = 16'h5044;
defparam \my_memory_rtl_0|auto_generated|mux3|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\my_memory~27_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3299w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~33 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~33_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~33 .lut_mask = 16'h3022;
defparam \my_memory_rtl_0|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3393w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~30 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~30_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~30 .lut_mask = 16'h00E4;
defparam \my_memory_rtl_0|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3403w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3383w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~29 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~29_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout )) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout )))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datab(\my_memory_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~29 .lut_mask = 16'h8A80;
defparam \my_memory_rtl_0|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~31 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~31_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [3] & ((\my_memory_rtl_0|auto_generated|address_reg_b [2]) # ((\my_memory_rtl_0|auto_generated|mux3|_~30_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~29_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~30_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [3]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~29_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~31 .lut_mask = 16'hF0E0;
defparam \my_memory_rtl_0|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3289w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X104_Y46_N0
cycloneive_ram_block \my_memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\my_memory_rtl_0|auto_generated|decode2|w_anode3309w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\uart_cnt_send[0]~0_combout ),
	.clk0(\clk_50M~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\dout_adc[1]~input_o }),
	.portaaddr({cnt_received[12],cnt_received[11],cnt_received[10],cnt_received[9],cnt_received[8],cnt_received[7],cnt_received[6],cnt_received[5],cnt_received[4],cnt_received[3],cnt_received[2],cnt_received[1],cnt_received[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add0~22_combout ,\Add0~20_combout ,\Add0~18_combout ,\Add0~16_combout ,\Add0~14_combout ,\Add0~12_combout ,\Add0~10_combout ,\Add0~8_combout ,\Add0~6_combout ,\Add0~4_combout ,\Add0~2_combout ,\Add0~0_combout ,\uart_cnt_send[0]~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\my_memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:my_memory_rtl_0|altsyncram_3oi1:auto_generated|ALTSYNCRAM";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 400000;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \my_memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~32 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~32_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [0] & ((\my_memory_rtl_0|auto_generated|address_reg_b [1] & ((\my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [1] & (\my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [1]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [0]),
	.datac(\my_memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(\my_memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~32 .lut_mask = 16'hC840;
defparam \my_memory_rtl_0|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~34 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~34_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~31_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~33_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~32_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~33_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~0_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~31_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~32_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~34 .lut_mask = 16'hFCF8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~37 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~37_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~34_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~35_combout ) # ((\my_memory_rtl_0|auto_generated|mux3|_~36_combout ) # 
// (!\my_memory_rtl_0|auto_generated|address_reg_b [2]))))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|_~35_combout ),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~36_combout ),
	.datac(\my_memory_rtl_0|auto_generated|address_reg_b [2]),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~34_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~37 .lut_mask = 16'hEF00;
defparam \my_memory_rtl_0|auto_generated|mux3|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~40 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~40_combout  = (!\my_memory_rtl_0|auto_generated|address_reg_b [5] & (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~313_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~37_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~313_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~37_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~40 .lut_mask = 16'h1110;
defparam \my_memory_rtl_0|auto_generated|mux3|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|_~53 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|_~53_combout  = (\my_memory_rtl_0|auto_generated|mux3|_~40_combout ) # ((\my_memory_rtl_0|auto_generated|address_reg_b [5] & ((\my_memory_rtl_0|auto_generated|mux3|_~52_combout ) # 
// (\my_memory_rtl_0|auto_generated|mux3|_~49_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [5]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|_~52_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~49_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~40_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|_~53 .lut_mask = 16'hFFA8;
defparam \my_memory_rtl_0|auto_generated|mux3|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 (
// Equation(s):
// \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout  = (\my_memory_rtl_0|auto_generated|address_reg_b [4] & ((\my_memory_rtl_0|auto_generated|mux3|_~53_combout  & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout )) # 
// (!\my_memory_rtl_0|auto_generated|mux3|_~53_combout  & ((\my_memory_rtl_0|auto_generated|mux3|_~28_combout ))))) # (!\my_memory_rtl_0|auto_generated|address_reg_b [4] & (((\my_memory_rtl_0|auto_generated|mux3|_~53_combout ))))

	.dataa(\my_memory_rtl_0|auto_generated|address_reg_b [4]),
	.datab(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~1_combout ),
	.datac(\my_memory_rtl_0|auto_generated|mux3|_~28_combout ),
	.datad(\my_memory_rtl_0|auto_generated|mux3|_~53_combout ),
	.cin(gnd),
	.combout(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 .lut_mask = 16'hDDA0;
defparam \my_memory_rtl_0|auto_generated|mux3|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \my_memory~2feeder (
// Equation(s):
// \my_memory~2feeder_combout  = \dout_adc[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dout_adc[1]~input_o ),
	.cin(gnd),
	.combout(\my_memory~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory~2feeder .lut_mask = 16'hFF00;
defparam \my_memory~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \my_memory~2 (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_memory~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_memory~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory~2 .is_wysiwyg = "true";
defparam \my_memory~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \uart_wdata_reg[1]~4 (
// Equation(s):
// \uart_wdata_reg[1]~4_combout  = (\my_memory~0_q  & (\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout )) # (!\my_memory~0_q  & ((\my_memory~2_q )))

	.dataa(\my_memory_rtl_0|auto_generated|mux3|result_node[1]~2_combout ),
	.datab(\my_memory~2_q ),
	.datac(gnd),
	.datad(\my_memory~0_q ),
	.cin(gnd),
	.combout(\uart_wdata_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_wdata_reg[1]~4 .lut_mask = 16'hAACC;
defparam \uart_wdata_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \my_memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \my_memory_rtl_0_bypass[40]~feeder_combout  = \dout_adc[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dout_adc[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hF0F0;
defparam \my_memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \my_memory_rtl_0_bypass[40] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\my_memory_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(my_memory_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \my_memory_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \my_memory_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \uart_wdata_reg[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\uart_wdata_reg[1]~4_combout ),
	.asdata(my_memory_rtl_0_bypass[40]),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\my_memory~21_combout ),
	.ena(\uart_wdata_reg[7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_wdata_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_wdata_reg[1] .is_wysiwyg = "true";
defparam \uart_wdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \u_uart_tx|Selector47~0 (
// Equation(s):
// \u_uart_tx|Selector47~0_combout  = (\u_uart_tx|Selector43~0_combout  & ((uart_wdata_reg[1]) # ((\u_uart_tx|Selector45~0_combout  & \u_uart_tx|wdata_reg [1])))) # (!\u_uart_tx|Selector43~0_combout  & (\u_uart_tx|Selector45~0_combout  & 
// (\u_uart_tx|wdata_reg [1])))

	.dataa(\u_uart_tx|Selector43~0_combout ),
	.datab(\u_uart_tx|Selector45~0_combout ),
	.datac(\u_uart_tx|wdata_reg [1]),
	.datad(uart_wdata_reg[1]),
	.cin(gnd),
	.combout(\u_uart_tx|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector47~0 .lut_mask = 16'hEAC0;
defparam \u_uart_tx|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \u_uart_tx|wdata_reg[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\nrst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|wdata_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|wdata_reg[1] .is_wysiwyg = "true";
defparam \u_uart_tx|wdata_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \u_uart_tx|Mux0~1 (
// Equation(s):
// \u_uart_tx|Mux0~1_combout  = (\u_uart_tx|Add1~0_combout  & ((\u_uart_tx|Mux0~0_combout  & (\u_uart_tx|wdata_reg [0])) # (!\u_uart_tx|Mux0~0_combout  & ((\u_uart_tx|wdata_reg [1]))))) # (!\u_uart_tx|Add1~0_combout  & (\u_uart_tx|Mux0~0_combout ))

	.dataa(\u_uart_tx|Add1~0_combout ),
	.datab(\u_uart_tx|Mux0~0_combout ),
	.datac(\u_uart_tx|wdata_reg [0]),
	.datad(\u_uart_tx|wdata_reg [1]),
	.cin(gnd),
	.combout(\u_uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Mux0~1 .lut_mask = 16'hE6C4;
defparam \u_uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \u_uart_tx|Selector40~0 (
// Equation(s):
// \u_uart_tx|Selector40~0_combout  = (\u_uart_tx|Selector2~0_combout  & ((\u_uart_tx|Add2~0_combout  & ((\u_uart_tx|Mux0~1_combout ))) # (!\u_uart_tx|Add2~0_combout  & (\u_uart_tx|Mux0~3_combout ))))

	.dataa(\u_uart_tx|Selector2~0_combout ),
	.datab(\u_uart_tx|Add2~0_combout ),
	.datac(\u_uart_tx|Mux0~3_combout ),
	.datad(\u_uart_tx|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~0 .lut_mask = 16'hA820;
defparam \u_uart_tx|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \u_uart_tx|Selector40~2 (
// Equation(s):
// \u_uart_tx|Selector40~2_combout  = (!\u_uart_tx|Selector3~1_combout  & (!\u_uart_tx|Selector40~1_combout  & !\u_uart_tx|Selector40~0_combout ))

	.dataa(gnd),
	.datab(\u_uart_tx|Selector3~1_combout ),
	.datac(\u_uart_tx|Selector40~1_combout ),
	.datad(\u_uart_tx|Selector40~0_combout ),
	.cin(gnd),
	.combout(\u_uart_tx|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_uart_tx|Selector40~2 .lut_mask = 16'h0003;
defparam \u_uart_tx|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \u_uart_tx|tx_reg (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\u_uart_tx|Selector40~2_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_uart_tx|tx_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_uart_tx|tx_reg .is_wysiwyg = "true";
defparam \u_uart_tx|tx_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N15
dffeas nrst_reg(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\leds_reset~1_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nrst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam nrst_reg.is_wysiwyg = "true";
defparam nrst_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \calib_ena_FPGA~input (
	.i(calib_ena_FPGA),
	.ibar(gnd),
	.o(\calib_ena_FPGA~input_o ));
// synopsys translate_off
defparam \calib_ena_FPGA~input .bus_hold = "false";
defparam \calib_ena_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \adc_ena_reg~0 (
// Equation(s):
// \adc_ena_reg~0_combout  = (\cnt_ena[31]~31_combout ) # ((!\comb~0_combout  & \adc_ena_reg~q ))

	.dataa(gnd),
	.datab(\comb~0_combout ),
	.datac(\adc_ena_reg~q ),
	.datad(\cnt_ena[31]~31_combout ),
	.cin(gnd),
	.combout(\adc_ena_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \adc_ena_reg~0 .lut_mask = 16'hFF30;
defparam \adc_ena_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N1
dffeas adc_ena_reg(
	.clk(\u_my_PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\adc_ena_reg~0_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam adc_ena_reg.is_wysiwyg = "true";
defparam adc_ena_reg.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \sw_NOWA[0]~input (
	.i(sw_NOWA[0]),
	.ibar(gnd),
	.o(\sw_NOWA[0]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[0]~input .bus_hold = "false";
defparam \sw_NOWA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N8
cycloneive_lcell_comb \NOWA_adc_reg[0]~feeder (
// Equation(s):
// \NOWA_adc_reg[0]~feeder_combout  = \sw_NOWA[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[0]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N9
dffeas \NOWA_adc_reg[0] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[0] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \sw_NOWA[1]~input (
	.i(sw_NOWA[1]),
	.ibar(gnd),
	.o(\sw_NOWA[1]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[1]~input .bus_hold = "false";
defparam \sw_NOWA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N10
cycloneive_lcell_comb \NOWA_adc_reg[1]~feeder (
// Equation(s):
// \NOWA_adc_reg[1]~feeder_combout  = \sw_NOWA[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[1]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N11
dffeas \NOWA_adc_reg[1] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[1] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \sw_NOWA[2]~input (
	.i(sw_NOWA[2]),
	.ibar(gnd),
	.o(\sw_NOWA[2]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[2]~input .bus_hold = "false";
defparam \sw_NOWA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N12
cycloneive_lcell_comb \NOWA_adc_reg[2]~feeder (
// Equation(s):
// \NOWA_adc_reg[2]~feeder_combout  = \sw_NOWA[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[2]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N13
dffeas \NOWA_adc_reg[2] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[2] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \sw_NOWA[3]~input (
	.i(sw_NOWA[3]),
	.ibar(gnd),
	.o(\sw_NOWA[3]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[3]~input .bus_hold = "false";
defparam \sw_NOWA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N14
cycloneive_lcell_comb \NOWA_adc_reg[3]~feeder (
// Equation(s):
// \NOWA_adc_reg[3]~feeder_combout  = \sw_NOWA[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[3]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N15
dffeas \NOWA_adc_reg[3] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[3] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \sw_NOWA[4]~input (
	.i(sw_NOWA[4]),
	.ibar(gnd),
	.o(\sw_NOWA[4]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[4]~input .bus_hold = "false";
defparam \sw_NOWA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y7_N1
dffeas \NOWA_adc_reg[4] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sw_NOWA[4]~input_o ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[4] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \sw_NOWA[5]~input (
	.i(sw_NOWA[5]),
	.ibar(gnd),
	.o(\sw_NOWA[5]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[5]~input .bus_hold = "false";
defparam \sw_NOWA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y7_N27
dffeas \NOWA_adc_reg[5] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sw_NOWA[5]~input_o ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[5] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \sw_NOWA[6]~input (
	.i(sw_NOWA[6]),
	.ibar(gnd),
	.o(\sw_NOWA[6]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[6]~input .bus_hold = "false";
defparam \sw_NOWA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N28
cycloneive_lcell_comb \NOWA_adc_reg[6]~feeder (
// Equation(s):
// \NOWA_adc_reg[6]~feeder_combout  = \sw_NOWA[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[6]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N29
dffeas \NOWA_adc_reg[6] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[6] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \sw_NOWA[7]~input (
	.i(sw_NOWA[7]),
	.ibar(gnd),
	.o(\sw_NOWA[7]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[7]~input .bus_hold = "false";
defparam \sw_NOWA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X107_Y7_N23
dffeas \NOWA_adc_reg[7] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sw_NOWA[7]~input_o ),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[7] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \sw_NOWA[8]~input (
	.i(sw_NOWA[8]),
	.ibar(gnd),
	.o(\sw_NOWA[8]~input_o ));
// synopsys translate_off
defparam \sw_NOWA[8]~input .bus_hold = "false";
defparam \sw_NOWA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X107_Y7_N16
cycloneive_lcell_comb \NOWA_adc_reg[8]~feeder (
// Equation(s):
// \NOWA_adc_reg[8]~feeder_combout  = \sw_NOWA[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sw_NOWA[8]~input_o ),
	.cin(gnd),
	.combout(\NOWA_adc_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \NOWA_adc_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \NOWA_adc_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y7_N17
dffeas \NOWA_adc_reg[8] (
	.clk(\clk_50M~inputclkctrl_outclk ),
	.d(\NOWA_adc_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\nrst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(NOWA_adc_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \NOWA_adc_reg[8] .is_wysiwyg = "true";
defparam \NOWA_adc_reg[8] .power_up = "low";
// synopsys translate_on

endmodule
