This Project was done in Cadence Virtuoso Tool where all the gates Schematic ,Symbol and Layout was done each of these designs are verified by simulations .
All the gates are done using CMOS logic and layouts were made accordingly.
