{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459978538836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459978538837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 17:35:38 2016 " "Processing started: Wed Apr 06 17:35:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459978538837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459978538837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off g47_enigma -c g47_enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459978538837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1459978540494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_pulse_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_pulse_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_pulse_generator-arch " "Found design unit 1: g47_pulse_generator-arch" {  } { { "g47_pulse_generator.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_pulse_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541057 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_pulse_generator " "Found entity 1: g47_pulse_generator" {  } { { "g47_pulse_generator.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_pulse_generator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_permutation-arch " "Found design unit 1: g47_permutation-arch" {  } { { "g47_permutation.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_permutation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_permutation " "Found entity 1: g47_permutation" {  } { { "g47_permutation.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_permutation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_testbed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_testbed-arch " "Found design unit 1: g47_testbed-arch" {  } { { "g47_testbed.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_testbed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_testbed " "Found entity 1: g47_testbed" {  } { { "g47_testbed.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_testbed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_barrelshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_barrelshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_barrelshift-arch " "Found design unit 1: g47_26_barrelshift-arch" {  } { { "g47_26_barrelshift.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_barrelshift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541104 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_barrelshift " "Found entity 1: g47_26_barrelshift" {  } { { "g47_26_barrelshift.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_barrelshift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_26_5_encoder-arch " "Found design unit 1: g47_26_5_encoder-arch" {  } { { "g47_26_5_encoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_5_encoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541119 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_26_5_encoder " "Found entity 1: g47_26_5_encoder" {  } { { "g47_26_5_encoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_26_5_encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_7_segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_7_segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_7_segmentdecoder-arch " "Found design unit 1: g47_7_segmentdecoder-arch" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_7_segmentdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541135 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_7_segmentdecoder " "Found entity 1: g47_7_segmentdecoder" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_7_segmentdecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_26_decoder-arch " "Found design unit 1: g47_5_26_decoder-arch" {  } { { "g47_5_26_decoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_26_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541150 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_26_decoder " "Found entity 1: g47_5_26_decoder" {  } { { "g47_5_26_decoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_26_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_0_25_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_0_25_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_0_25_counter-arch " "Found design unit 1: g47_0_25_counter-arch" {  } { { "g47_0_25_counter.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_0_25_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541166 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_0_25_counter " "Found entity 1: g47_0_25_counter" {  } { { "g47_0_25_counter.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_0_25_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_fsm-arch " "Found design unit 1: g47_fsm-arch" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541182 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_fsm " "Found entity 1: g47_fsm" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_fsm_testbed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_fsm_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_fsm_testbed-arch " "Found design unit 1: g47_fsm_testbed-arch" {  } { { "g47_fsm_testbed.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm_testbed.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_fsm_testbed " "Found entity 1: g47_fsm_testbed" {  } { { "g47_fsm_testbed.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm_testbed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_5_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_5_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_5_comp-arch " "Found design unit 1: g47_5_comp-arch" {  } { { "g47_5_comp.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_5_comp " "Found entity 1: g47_5_comp" {  } { { "g47_5_comp.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_5_comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_reflector-arch " "Found design unit 1: g47_reflector-arch" {  } { { "g47_reflector.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_reflector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541213 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_reflector " "Found entity 1: g47_reflector" {  } { { "g47_reflector.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_reflector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_stecker-arch " "Found design unit 1: g47_stecker-arch" {  } { { "g47_stecker.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_stecker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541229 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_stecker " "Found entity 1: g47_stecker" {  } { { "g47_stecker.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_stecker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_enigma-arch " "Found design unit 1: g47_enigma-arch" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541244 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_enigma " "Found entity 1: g47_enigma" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_rotor-arch " "Found design unit 1: g47_rotor-arch" {  } { { "g47_rotor.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541260 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_rotor " "Found entity 1: g47_rotor" {  } { { "g47_rotor.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g47_ui.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g47_ui.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g47_ui-arch " "Found design unit 1: g47_ui-arch" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541275 ""} { "Info" "ISGN_ENTITY_NAME" "1 g47_ui " "Found entity 1: g47_ui" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978541275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978541275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g47_ui " "Elaborating entity \"g47_ui\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459978544713 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_ui.vhd(454) " "VHDL Process Statement warning at g47_ui.vhd(454): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_ui.vhd(462) " "VHDL Process Statement warning at g47_ui.vhd(462): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 462 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_ui.vhd(470) " "VHDL Process Statement warning at g47_ui.vhd(470): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypress_down g47_ui.vhd(491) " "VHDL Process Statement warning at g47_ui.vhd(491): signal \"keypress_down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypress_up g47_ui.vhd(492) " "VHDL Process Statement warning at g47_ui.vhd(492): signal \"keypress_up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keypress_enable g47_ui.vhd(493) " "VHDL Process Statement warning at g47_ui.vhd(493): signal \"keypress_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keypress_up g47_ui.vhd(452) " "VHDL Process Statement warning at g47_ui.vhd(452): inferring latch(es) for signal or variable \"keypress_up\", which holds its previous value in one or more paths through the process" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 452 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keypress_down g47_ui.vhd(452) " "VHDL Process Statement warning at g47_ui.vhd(452): inferring latch(es) for signal or variable \"keypress_down\", which holds its previous value in one or more paths through the process" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 452 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypress_down g47_ui.vhd(452) " "Inferred latch for \"keypress_down\" at g47_ui.vhd(452)" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 452 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keypress_up g47_ui.vhd(452) " "Inferred latch for \"keypress_up\" at g47_ui.vhd(452)" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 452 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_enigma g47_enigma:ENIGMA " "Elaborating entity \"g47_enigma\" for hierarchy \"g47_enigma:ENIGMA\"" {  } { { "g47_ui.vhd" "ENIGMA" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_rotor_shift g47_enigma.vhd(100) " "Verilog HDL or VHDL warning at g47_enigma.vhd(100): object \"left_rotor_shift\" assigned a value but never read" {  } { { "g47_enigma.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459978544729 "|g47_ui|g47_enigma:ENIGMA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_comp g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE " "Elaborating entity \"g47_5_comp\" for hierarchy \"g47_enigma:ENIGMA\|g47_5_comp:COMP_MIDDLE\"" {  } { { "g47_enigma.vhd" "COMP_MIDDLE" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_fsm g47_enigma:ENIGMA\|g47_fsm:FSM " "Elaborating entity \"g47_fsm\" for hierarchy \"g47_enigma:ENIGMA\|g47_fsm:FSM\"" {  } { { "g47_enigma.vhd" "FSM" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544760 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_fsm.vhd(34) " "VHDL Process Statement warning at g47_fsm.vhd(34): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544760 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_fsm.vhd(42) " "VHDL Process Statement warning at g47_fsm.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544760 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g47_fsm.vhd(50) " "VHDL Process Statement warning at g47_fsm.vhd(50): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544760 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_reflector g47_enigma:ENIGMA\|g47_reflector:REFLECTOR " "Elaborating entity \"g47_reflector\" for hierarchy \"g47_enigma:ENIGMA\|g47_reflector:REFLECTOR\"" {  } { { "g47_enigma.vhd" "REFLECTOR" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_rotor g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT " "Elaborating entity \"g47_rotor\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\"" {  } { { "g47_enigma.vhd" "ROTOR_LEFT" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_0_25_counter g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER " "Elaborating entity \"g47_0_25_counter\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_0_25_counter:ROTOR_SHIFT_COUNTER\"" {  } { { "g47_rotor.vhd" "ROTOR_SHIFT_COUNTER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_previous g47_0_25_counter.vhd(35) " "VHDL Process Statement warning at g47_0_25_counter.vhd(35): signal \"count_previous\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_0_25_counter.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_0_25_counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978544791 "|g47_enigma|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_5_26_decoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER " "Elaborating entity \"g47_5_26_decoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_5_26_decoder:RTL_IN_LETTER\"" {  } { { "g47_rotor.vhd" "RTL_IN_LETTER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_barrelshift g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR " "Elaborating entity \"g47_26_barrelshift\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_barrelshift:RTL_IN_ROTOR\"" {  } { { "g47_rotor.vhd" "RTL_IN_ROTOR" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_26_5_encoder g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER " "Elaborating entity \"g47_26_5_encoder\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_26_5_encoder:RTL_IN_ENCODER\"" {  } { { "g47_rotor.vhd" "RTL_IN_ENCODER" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_permutation g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION " "Elaborating entity \"g47_permutation\" for hierarchy \"g47_enigma:ENIGMA\|g47_rotor:ROTOR_LEFT\|g47_permutation:RTL_PERMUTATION\"" {  } { { "g47_rotor.vhd" "RTL_PERMUTATION" { Text "Y:/DSD/src/g47_enigma/g47_rotor.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978544838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_stecker g47_enigma:ENIGMA\|g47_stecker:STECKER_IN " "Elaborating entity \"g47_stecker\" for hierarchy \"g47_enigma:ENIGMA\|g47_stecker:STECKER_IN\"" {  } { { "g47_enigma.vhd" "STECKER_IN" { Text "Y:/DSD/src/g47_enigma/g47_enigma.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978545166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g47_7_segmentdecoder g47_7_segmentdecoder:DISPLAY_I " "Elaborating entity \"g47_7_segmentdecoder\" for hierarchy \"g47_7_segmentdecoder:DISPLAY_I\"" {  } { { "g47_ui.vhd" "DISPLAY_I" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459978545197 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp g47_7_segmentdecoder.vhd(64) " "VHDL Process Statement warning at g47_7_segmentdecoder.vhd(64): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g47_7_segmentdecoder.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_7_segmentdecoder.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459978545197 "|g47_ui|g47_7_segmentdecoder:DISPLAY_I"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_1q31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_1q31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_1q31 " "Found entity 1: sld_ela_trigger_flow_sel_1q31" {  } { { "db/sld_ela_trigger_flow_sel_1q31.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/sld_ela_trigger_flow_sel_1q31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978545979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978545979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "Y:/DSD/src/g47_enigma/db/sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978546026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978546026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sm14 " "Found entity 1: altsyncram_sm14" {  } { { "db/altsyncram_sm14.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/altsyncram_sm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978546338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978546338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978546588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978546588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978546713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978546713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cai " "Found entity 1: cntr_cai" {  } { { "db/cntr_cai.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cntr_cai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978546963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978546963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Y:/DSD/src/g47_enigma/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459978547822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459978547822 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459978547917 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 66 -1 0 } } { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1459978621230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1459978621230 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "keypress_enable keypress_enable~_emulated keypress_enable~1 " "Register \"keypress_enable\" is converted into an equivalent circuit using register \"keypress_enable~_emulated\" and latch \"keypress_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|keypress_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[1\] state\[1\]~_emulated state\[1\]~1 " "Register \"state\[1\]\" is converted into an equivalent circuit using register \"state\[1\]~_emulated\" and latch \"state\[1\]~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "state\[0\] state\[0\]~_emulated state\[0\]~6 " "Register \"state\[0\]\" is converted into an equivalent circuit using register \"state\[0\]~_emulated\" and latch \"state\[0\]~6\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 483 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|state[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "input_enable input_enable~_emulated input_enable~1 " "Register \"input_enable\" is converted into an equivalent circuit using register \"input_enable~_emulated\" and latch \"input_enable~1\"" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|input_enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|load g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|load~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 14 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|load"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_r~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_r"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_m~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_m"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|en_l~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|en_l"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[1\]~1\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\] g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6 " "Register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]\" is converted into an equivalent circuit using register \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~_emulated\" and latch \"g47_enigma:ENIGMA\|g47_fsm:FSM\|state\[0\]~6\"" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1459978621230 "|g47_ui|g47_enigma:ENIGMA|g47_fsm:FSM|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1459978621230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_error\[3\] GND " "Pin \"led_error\[3\]\" is stuck at GND" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459978634245 "|g47_ui|led_error[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459978634245 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hold High " "Register hold will power up to High" {  } { { "g47_ui.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_ui.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1459978634745 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g47_enigma:ENIGMA\|g47_fsm:FSM\|hold High " "Register g47_enigma:ENIGMA\|g47_fsm:FSM\|hold will power up to High" {  } { { "g47_fsm.vhd" "" { Text "Y:/DSD/src/g47_enigma/g47_fsm.vhd" 20 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1459978634745 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1459978634745 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1459978650714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1459978650714 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1459978650807 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1459978650964 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1459978650964 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1459978651026 "|g47_ui|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1459978651026 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 15 0 0 14 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 15 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 14 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1459978652901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1459978652979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459978652979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6372 " "Implemented 6372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459978653510 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459978653510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6314 " "Implemented 6314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459978653510 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1459978653510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459978653510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459978653572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 17:37:33 2016 " "Processing ended: Wed Apr 06 17:37:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459978653572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:55 " "Elapsed time: 00:01:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459978653572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459978653572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459978653572 ""}
