// Seed: 2279957067
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2
);
  assign id_0 = 1;
  type_6(
      "" ^ id_0, 1'b0 - id_0
  );
  logic id_3;
endmodule
