module top
#(parameter param52 = (({(+(-(8'ha5)))} ? (((&(8'ha0)) ? ((7'h41) || (8'hac)) : ((7'h41) ? (8'hae) : (8'ha9))) ? (^((8'hae) ? (8'haf) : (8'hb4))) : (((8'ha0) ? (8'h9c) : (8'ha1)) & {(8'hbb), (8'hb8)})) : ((!{(8'ha0)}) ^~ (~&((8'hac) ? (8'h9f) : (8'hb1))))) ? (({(-(8'ha9))} ? (((8'h9f) ? (8'hb2) : (8'hb7)) >= ((8'hb6) ~^ (8'ha6))) : (((8'ha2) ? (7'h40) : (8'hbd)) ? ((8'hb6) ? (8'hab) : (8'hbf)) : ((7'h40) ^~ (8'ha1)))) ? (~(8'hba)) : ((+((8'hb8) ? (8'haf) : (8'hb0))) ? ((8'hae) * (8'hb3)) : (!{(8'ha8), (8'ha5)}))) : ((+(((7'h42) > (8'ha0)) * ((8'hba) && (8'had)))) ? ((|((7'h44) ? (8'hbf) : (8'ha2))) ? (&(^(8'hb3))) : (((8'ha4) - (8'ha2)) != ((7'h40) ? (8'hb9) : (8'hb0)))) : ((((8'ha9) ? (7'h43) : (8'ha8)) ? (8'hae) : (~(8'hba))) << ((~&(8'had)) ? (~^(7'h41)) : ((8'ha4) >>> (8'ha9)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1dc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire3;
  input wire [(4'hd):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire signed [(4'hd):(1'h0)] wire0;
  wire [(5'h10):(1'h0)] wire38;
  wire signed [(3'h6):(1'h0)] wire37;
  wire signed [(4'ha):(1'h0)] wire36;
  wire signed [(2'h2):(1'h0)] wire35;
  wire [(5'h13):(1'h0)] wire4;
  reg [(2'h3):(1'h0)] reg51 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg50 = (1'h0);
  reg [(3'h4):(1'h0)] reg49 = (1'h0);
  reg [(4'h8):(1'h0)] reg48 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg47 = (1'h0);
  reg [(4'ha):(1'h0)] reg46 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg45 = (1'h0);
  reg [(4'h8):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg43 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg42 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg40 = (1'h0);
  reg [(4'he):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg34 = (1'h0);
  reg [(3'h4):(1'h0)] reg33 = (1'h0);
  reg [(3'h6):(1'h0)] reg32 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg31 = (1'h0);
  reg signed [(4'he):(1'h0)] reg30 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg [(3'h5):(1'h0)] reg28 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg25 = (1'h0);
  reg [(4'hd):(1'h0)] reg24 = (1'h0);
  reg [(4'hb):(1'h0)] reg23 = (1'h0);
  reg [(4'hf):(1'h0)] reg22 = (1'h0);
  reg [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg17 = (1'h0);
  reg [(3'h7):(1'h0)] reg16 = (1'h0);
  reg [(4'hb):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg14 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg12 = (1'h0);
  reg [(3'h7):(1'h0)] reg11 = (1'h0);
  reg [(5'h11):(1'h0)] reg10 = (1'h0);
  reg [(2'h2):(1'h0)] reg9 = (1'h0);
  reg [(5'h15):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg7 = (1'h0);
  reg [(3'h4):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg5 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire4,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = (((wire2[(1'h1):(1'h1)] >= $unsigned($signed((8'had)))) - $signed($unsigned(wire2))) | {(+$unsigned(wire0)),
                     (wire3 ?
                         (wire3[(3'h6):(1'h0)] ?
                             wire1 : {wire3, wire3}) : wire2)});
  always
    @(posedge clk) begin
      if (((+{((wire2 && wire0) ? (wire2 + wire1) : wire1),
          $signed((wire4 ? (8'haa) : wire4))}) >>> (~|{{wire4, (8'h9d)}})))
        begin
          reg5 <= wire1;
          reg6 <= (wire2 && (wire2 ~^ wire2[(1'h1):(1'h0)]));
          reg7 <= $unsigned(wire2);
          if ({(^~$unsigned((-$signed(wire3)))),
              ($unsigned((wire3[(2'h2):(2'h2)] ?
                      reg7[(1'h0):(1'h0)] : (!wire0))) ?
                  ((^~$signed(wire0)) > $signed((reg7 * wire0))) : ($unsigned($signed(wire3)) ?
                      {$unsigned(wire0)} : ({wire1} ?
                          ((8'ha1) ? wire2 : reg5) : reg6[(1'h1):(1'h0)])))})
            begin
              reg8 <= wire2;
              reg9 <= $unsigned(($signed(((~wire2) | (~^reg5))) ?
                  {{(~&(8'hbf)), reg8},
                      ($unsigned(reg5) ? (~|wire2) : reg7)} : {(+(reg7 ?
                          wire1 : wire3))}));
              reg10 <= wire1;
            end
          else
            begin
              reg8 <= (~&wire2[(4'hb):(4'ha)]);
              reg9 <= (8'hb0);
              reg10 <= {reg5};
            end
        end
      else
        begin
          if ($signed($signed((^~(-reg5)))))
            begin
              reg5 <= {{$unsigned($signed(reg7)),
                      $signed($signed($signed(wire2)))},
                  (!wire2[(4'hc):(3'h7)])};
              reg6 <= (((wire3[(4'hc):(3'h7)] >= (^$unsigned(reg8))) ?
                      reg9[(2'h2):(1'h0)] : (+$unsigned(wire4[(1'h0):(1'h0)]))) ?
                  {reg9, $signed((8'hb7))} : ((|(!{wire0})) ?
                      {$signed($signed(reg9))} : {(-((8'hb3) >>> wire3))}));
            end
          else
            begin
              reg5 <= (reg6 ? wire4 : wire2);
              reg6 <= (wire0[(1'h0):(1'h0)] ^~ {($unsigned(reg8[(4'hb):(4'ha)]) < {(reg6 ?
                          wire0 : wire0)}),
                  reg10[(4'ha):(2'h2)]});
              reg7 <= ($unsigned((!$unsigned((&wire0)))) ? wire1 : wire4);
              reg8 <= (wire4[(5'h13):(4'he)] ?
                  reg8[(5'h15):(3'h4)] : wire1[(1'h0):(1'h0)]);
            end
          reg9 <= ((($signed($unsigned(reg6)) | ((8'hb8) ?
                  (reg5 & wire2) : (reg7 ? wire0 : reg6))) ?
              reg7 : wire0) ^~ ($signed((~(reg9 ? wire1 : wire2))) ?
              $signed($unsigned((wire3 ? reg7 : reg5))) : {reg5}));
        end
      reg11 <= (~((((reg7 ? wire3 : reg9) > (reg8 * reg8)) ?
          ($signed(reg10) * reg6[(1'h0):(1'h0)]) : ($unsigned((8'hb4)) - reg5)) * (8'hbe)));
      if ($unsigned(reg5[(2'h3):(1'h1)]))
        begin
          reg12 <= ((reg6 ?
                  (reg6 == (reg7[(1'h0):(1'h0)] ?
                      (reg8 ?
                          wire3 : reg6) : reg9[(2'h2):(1'h0)])) : $unsigned($signed((8'hb6)))) ?
              $signed({$unsigned($unsigned(wire1)),
                  wire4[(3'h7):(1'h0)]}) : $unsigned((~|(-$signed(reg7)))));
          if ($unsigned(reg6[(2'h2):(1'h1)]))
            begin
              reg13 <= {($signed(((^~reg7) ?
                      {(8'h9f), reg7} : $signed(wire1))) | {wire4}),
                  $unsigned($signed(reg8[(5'h12):(3'h7)]))};
              reg14 <= (reg6 | $unsigned($unsigned(((reg8 ? reg6 : reg9) ?
                  wire3 : wire4))));
              reg15 <= $signed((|(^$unsigned(reg7[(1'h1):(1'h0)]))));
              reg16 <= $unsigned(wire1);
              reg17 <= {$unsigned((-reg6[(2'h3):(1'h0)]))};
            end
          else
            begin
              reg13 <= (wire2[(3'h4):(2'h2)] ?
                  (((+$unsigned(wire0)) ?
                      $signed({(7'h40),
                          reg8}) : wire1) && (~|$signed($unsigned(wire3)))) : (^(8'ha6)));
              reg14 <= {reg14[(3'h7):(1'h0)]};
            end
          reg18 <= $signed((|$signed($signed(((8'hb8) <= reg16)))));
          reg19 <= reg15[(2'h3):(1'h0)];
          reg20 <= (($signed(((^reg12) << reg19)) + $signed($signed(wire3))) >= (reg19[(1'h1):(1'h1)] == ((reg10 ?
                  reg13[(2'h3):(1'h1)] : $unsigned(reg17)) ?
              $signed((reg11 ? reg18 : reg6)) : $unsigned((reg14 ?
                  wire0 : reg7)))));
        end
      else
        begin
          reg12 <= wire0;
        end
      if (reg8[(4'ha):(2'h3)])
        begin
          reg21 <= wire3;
        end
      else
        begin
          reg21 <= $signed(($signed(((!reg10) & reg19)) >> $unsigned({(8'haa),
              (wire0 <= wire0)})));
          reg22 <= ({(reg18 >>> reg18[(1'h1):(1'h1)]), reg20[(4'hc):(4'ha)]} ?
              wire1 : reg5[(1'h0):(1'h0)]);
          reg23 <= (~|(!$unsigned(reg19[(1'h1):(1'h1)])));
          if ($signed((^~$signed(reg10[(3'h6):(2'h2)]))))
            begin
              reg24 <= (~&(8'ha9));
            end
          else
            begin
              reg24 <= $signed((reg24 & $signed(wire2)));
              reg25 <= (({$signed(wire0[(4'hd):(4'hc)]), {(~|reg5)}} ?
                      (reg24[(4'h8):(1'h1)] ?
                          ((^reg12) ? reg10 : (&(8'hba))) : ($signed((8'hbe)) ?
                              $unsigned(reg7) : (8'ha8))) : reg21[(1'h1):(1'h0)]) ?
                  wire1 : ({$unsigned((reg17 ? reg13 : (8'hb4))),
                          (~&(-reg16))} ?
                      {(~&reg14[(2'h3):(2'h3)]),
                          $unsigned({reg14})} : wire3[(3'h5):(3'h5)]));
              reg26 <= (reg14 ?
                  (&(reg21[(1'h0):(1'h0)] < {(wire0 >= reg24),
                      $signed(reg11)})) : (~($signed((-reg22)) || (8'ha2))));
              reg27 <= (&(~&$signed((&reg11))));
            end
        end
      if (reg13[(4'ha):(4'h8)])
        begin
          if ((7'h43))
            begin
              reg28 <= $signed($signed($unsigned($signed((reg25 && reg14)))));
            end
          else
            begin
              reg28 <= (reg26 ?
                  (reg20[(3'h4):(2'h2)] < (&reg26)) : (~|$signed($unsigned((reg11 ?
                      (8'haf) : (7'h41))))));
              reg29 <= (({reg6,
                      $unsigned($signed(reg17))} >>> $signed($unsigned(reg23[(4'h8):(4'h8)]))) ?
                  $unsigned(reg28) : reg26);
            end
        end
      else
        begin
          if (reg6[(3'h4):(1'h0)])
            begin
              reg28 <= reg12;
              reg29 <= reg17;
              reg30 <= wire3;
              reg31 <= $unsigned((~&(&(7'h41))));
              reg32 <= (~^$signed(({reg25[(1'h0):(1'h0)], $signed(reg29)} ?
                  ($signed(wire4) ?
                      reg9 : reg17[(1'h1):(1'h1)]) : $unsigned(reg21[(2'h2):(1'h1)]))));
            end
          else
            begin
              reg28 <= ($signed($signed(({(8'h9d),
                  reg25} ~^ $unsigned(reg20)))) == {reg30});
              reg29 <= (8'hbe);
            end
          reg33 <= (wire0[(4'h8):(3'h4)] <<< $signed((~(wire3[(4'h8):(1'h1)] ?
              (~reg5) : (reg18 ? (8'hbc) : reg20)))));
        end
    end
  always
    @(posedge clk) begin
      reg34 <= {$unsigned(($signed(reg30[(1'h0):(1'h0)]) != reg31)),
          (~^$signed($signed({reg27})))};
    end
  assign wire35 = {(8'ha2),
                      (reg11[(3'h5):(1'h1)] ?
                          $signed(({reg20, (8'hb5)} ?
                              $unsigned(reg14) : (wire4 << reg16))) : $unsigned($unsigned({reg29})))};
  assign wire36 = (!$unsigned(reg6[(1'h1):(1'h1)]));
  assign wire37 = reg31;
  assign wire38 = ($signed((~$signed((wire0 ? reg15 : wire2)))) ~^ wire37);
  always
    @(posedge clk) begin
      if ((($signed($signed((~reg25))) ?
              (~|$unsigned(reg20)) : (((reg17 == wire38) & (~^wire38)) ?
                  reg29[(4'h8):(1'h0)] : (^~(reg32 ? (8'h9c) : (8'hbd))))) ?
          (((~&(^~reg15)) || ((reg19 ?
              reg22 : wire35) == reg5)) ~^ (~|(wire36[(1'h0):(1'h0)] == $signed(reg16)))) : ({$unsigned($signed((8'hbe)))} || reg27)))
        begin
          if ($unsigned(((-wire36[(4'h8):(4'h8)]) || (wire1[(4'ha):(4'ha)] ?
              ((|reg15) >= ((8'had) <<< wire36)) : (|$unsigned(reg13))))))
            begin
              reg39 <= {(((^((8'hbb) ? (7'h42) : reg27)) ?
                          $unsigned((wire37 >> reg34)) : $unsigned(wire4)) ?
                      wire37 : wire35)};
              reg40 <= ((~({$signed(reg9), (reg28 ? reg7 : (7'h41))} ?
                      (8'ha8) : reg18[(1'h0):(1'h0)])) ?
                  $signed(((reg17[(3'h4):(1'h0)] <<< reg25[(4'hb):(3'h5)]) ?
                      reg14 : (+(~reg22)))) : $signed($unsigned({(^~reg18)})));
              reg41 <= (7'h43);
            end
          else
            begin
              reg39 <= $signed((^$unsigned($signed((reg24 ~^ reg27)))));
              reg40 <= (^~$unsigned($unsigned(wire37[(3'h4):(1'h1)])));
              reg41 <= reg16;
            end
        end
      else
        begin
          reg39 <= reg17[(1'h1):(1'h1)];
          reg40 <= ({reg12[(1'h0):(1'h0)],
              $signed((&$unsigned(wire3)))} | $unsigned(reg40));
          reg41 <= wire37[(2'h3):(1'h1)];
        end
      reg42 <= ($signed((((reg14 ? reg31 : reg21) ^~ reg12) ?
              $signed({wire1}) : $unsigned(reg26))) ?
          reg28[(2'h2):(1'h1)] : (|{$unsigned((reg31 == reg10)), reg13}));
      reg43 <= (^~(wire35 ? reg8[(5'h10):(1'h0)] : reg30[(1'h1):(1'h0)]));
      if (((($signed((^wire35)) ^ (-$unsigned(reg33))) << (+reg40)) ?
          (&(reg22[(4'he):(4'h8)] < reg28[(2'h2):(1'h0)])) : ({reg13[(4'hb):(3'h7)],
                  ((reg10 ? reg29 : reg31) ?
                      wire1 : (wire2 ? (8'hab) : reg41))} ?
              wire1 : (7'h43))))
        begin
          if ((|reg24[(4'hc):(4'hc)]))
            begin
              reg44 <= {$signed(reg21[(1'h1):(1'h0)]), reg28};
              reg45 <= $unsigned((~|(~$unsigned($unsigned(reg41)))));
              reg46 <= $unsigned((&((8'ha6) ?
                  $signed({reg11, wire0}) : reg43)));
              reg47 <= reg20;
              reg48 <= (reg23[(3'h5):(2'h2)] ?
                  ((($signed(reg12) ? $unsigned(reg30) : reg26) | {{reg23,
                          reg44}}) <= (8'hba)) : ((($signed(reg20) ^ (~^reg40)) > (~^(|reg18))) ?
                      $signed($unsigned((&reg9))) : (reg7 ?
                          reg15 : (wire1[(4'hb):(4'h9)] ?
                              (wire37 >= wire36) : reg46[(4'h9):(1'h0)]))));
            end
          else
            begin
              reg44 <= $signed((^reg26[(3'h5):(3'h4)]));
              reg45 <= {$unsigned({(reg41 ^ (reg15 ? wire36 : reg14))}),
                  ({((wire35 ? wire1 : reg32) <<< $unsigned(reg26))} ?
                      reg14[(4'h9):(4'h8)] : ((+$unsigned(reg48)) ^~ wire0))};
              reg46 <= {(8'hbb),
                  $signed(($unsigned((reg6 >>> reg16)) + $signed((reg31 <<< reg6))))};
              reg47 <= ($unsigned((^$unsigned(wire35))) ?
                  (wire3[(4'hb):(2'h3)] ?
                      ($unsigned(((8'ha1) > reg43)) ?
                          (^~$unsigned(reg7)) : (+(reg20 & wire35))) : {reg41[(3'h6):(3'h4)]}) : ((wire1 ?
                          (~&reg5[(3'h4):(1'h0)]) : (8'haf)) ?
                      {((reg47 <<< reg22) >= (reg23 + reg45))} : {((&reg14) ?
                              {reg20} : $unsigned(reg29)),
                          ({reg39} || $unsigned(reg8))}));
            end
        end
      else
        begin
          if ({$unsigned((~|(+reg28)))})
            begin
              reg44 <= reg34;
              reg45 <= reg40;
              reg46 <= {reg42};
              reg47 <= {reg22[(4'ha):(3'h7)], reg5};
            end
          else
            begin
              reg44 <= (($signed((8'hb0)) < {($unsigned(reg18) + ((8'hbf) ?
                          reg10 : reg25)),
                      $signed({reg45, reg33})}) ?
                  $signed(reg46[(4'ha):(1'h1)]) : (~$signed($unsigned(wire36))));
              reg45 <= ($unsigned(reg20) ?
                  $signed(((~&$signed(reg41)) ?
                      $signed(reg8[(4'h9):(1'h0)]) : ($unsigned(reg19) ?
                          $unsigned(wire2) : (!reg11)))) : $unsigned((((8'haf) ?
                      {reg22} : reg19[(3'h4):(1'h1)]) * ({reg8, reg33} ?
                      (reg41 ? reg34 : reg27) : reg12[(3'h5):(3'h5)]))));
              reg46 <= reg15;
              reg47 <= {{(((reg5 * (8'ha9)) ? $unsigned(reg13) : (|reg7)) ?
                          $unsigned(wire1) : reg48[(2'h2):(1'h1)])}};
              reg48 <= (!reg34[(4'h9):(4'h9)]);
            end
          reg49 <= (&wire38[(5'h10):(4'h8)]);
          reg50 <= reg49[(3'h4):(1'h1)];
        end
      reg51 <= reg28;
    end
endmodule
