Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 30 22:25:10 2025
| Host         : DESKTOP-93GTNQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.775        0.000                      0                 2908        0.050        0.000                      0                 2894        1.845        0.000                       0                  1700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                1.192        0.000                      0                  548        0.110        0.000                      0                  534        3.020        0.000                       0                   389  
clk_fpga_0                                             2.325        0.000                      0                 2333        0.050        0.000                      0                 2333        3.020        0.000                       0                  1303  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.775        0.000                      0                  123        0.447        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.419ns (24.684%)  route 1.278ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.725     4.886    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y73         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.419     5.305 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[13]/Q
                         net (fo=1, routed)           1.278     6.584    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[13]
    OLOGIC_X0Y92         ODDR                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.544     8.456    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.009     7.775    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.775    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.518ns (31.520%)  route 1.125ns (68.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.887ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.726     4.887    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y72         FDRE                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     5.405 r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           1.125     6.531    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.544     8.456    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -6.531    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.775ns (31.458%)  route 3.867ns (68.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.574    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    12.010    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.775ns (31.458%)  route 3.867ns (68.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.574    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    12.010    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.775ns (31.458%)  route 3.867ns (68.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.574    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    12.010    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 1.775ns (31.458%)  route 3.867ns (68.542%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.574    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                         clock pessimism              0.263    12.677    
                         clock uncertainty           -0.035    12.641    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    12.010    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.010    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.775ns (31.495%)  route 3.861ns (68.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.567    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    12.005    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.775ns (31.495%)  route 3.861ns (68.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.567    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    12.005    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.775ns (31.495%)  route 3.861ns (68.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.567    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    12.005    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.775ns (31.495%)  route 3.861ns (68.505%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=4, routed)           1.504     6.953    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.180     7.133 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.133    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.646 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.646    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.875 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.581     9.456    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.336     9.792 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.567    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/C
                         clock pessimism              0.263    12.672    
                         clock uncertainty           -0.035    12.636    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    12.005    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]
  -------------------------------------------------------------------
                         required time                         12.005    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  1.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.417ns (86.527%)  route 0.065ns (13.473%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.561     1.616    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X24Y48         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=3, routed)           0.064     1.844    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/first_q[21]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q[21]_i_2/O
                         net (fo=1, routed)           0.000     1.889    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[21][3]
    SLICE_X25Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.004 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.004    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[21]_i_1_n_0
    SLICE_X25Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.044    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[25]_i_1_n_0
    SLICE_X25Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.098 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add/opt_has_pipe.first_q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.098    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[28]_0[26]
    SLICE_X25Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/aclk
    SLICE_X25Y50         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.090     1.884    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     1.989    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.557     1.612    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X35Y64         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.205     1.959    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.864     2.010    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.849    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.557     1.612    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X35Y65         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=1, routed)           0.205     1.959    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.864     2.010    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.849    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.560     1.615    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=3, routed)           0.056     1.812    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[0]
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.070     1.685    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.560     1.615    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y44         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=3, routed)           0.056     1.812    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[6]
    SLICE_X25Y44         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y44         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.070     1.685    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.589     1.644    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X43Y58         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.116     1.901    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/first_q
    SLICE_X42Y58         SRL16E                                       r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.859     2.005    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/aclk
    SLICE_X42Y58         SRL16E                                       r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
                         clock pessimism             -0.348     1.657    
    SLICE_X42Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.774    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.081%)  route 0.208ns (55.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.557     1.612    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X34Y63         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     1.776 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.208     1.984    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.864     2.010    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.849    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.560     1.615    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.068     1.824    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[3]
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.072     1.687    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.897%)  route 0.210ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.557     1.612    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X34Y63         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164     1.776 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.210     1.986    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.864     2.010    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X2Y26         RAMB18E1                                     r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.345     1.666    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.849    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.560     1.615    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=3, routed)           0.067     1.823    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/first_q[2]
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X25Y43         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.359     1.615    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.070     1.685    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y26   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y26   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y58   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_rst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y57   system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_sel/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y58   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y58   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36   system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36   system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y36   system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/signal_decoder_0/inst/led_out_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X43Y57   system_i/signal_decoder_0/inst/led_out_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X42Y57   system_i/signal_decoder_0/inst/led_out_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X43Y57   system_i/signal_decoder_0/inst/led_out_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y41   system_i/FrequencyCounter/frequency_counter_0/inst/state_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y58   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y58   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_has_nd_rdy_pipe.valid_phase_read_del/opt_has_pipe.i_pipe[8].pipe_reg[8][0]_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X38Y65   system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 2.191ns (40.286%)  route 3.248ns (59.714%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y45         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.956     4.463    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.587 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.865     5.452    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124     5.576 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.553    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.677 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.677    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.341    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.675 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.449     8.125    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.303     8.428 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     8.428    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)        0.032    10.753    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 2.095ns (39.204%)  route 3.249ns (60.796%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y45         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.956     4.463    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.587 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.865     5.452    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124     5.576 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.553    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.677 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.677    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.341    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.580 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.450     8.031    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.302     8.333 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.333    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)        0.029    10.750    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.173ns (41.200%)  route 3.101ns (58.800%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y45         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.956     4.463    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.587 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.865     5.452    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124     5.576 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.553    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.677 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.677    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.341    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.654 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.303     7.957    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.306     8.263 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.263    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)        0.031    10.752    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 2.293ns (43.585%)  route 2.968ns (56.415%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.671     2.979    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y52          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          0.845     4.342    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X5Y51          LUT2 (Prop_lut2_I0_O)        0.150     4.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.682     5.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.332     5.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.482    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.606 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.606    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.469 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.465     7.934    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.306     8.240 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.240    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.552    10.744    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.079    10.814    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.075ns (40.100%)  route 3.100ns (59.900%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X10Y45         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.518     3.507 r  system_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.956     4.463    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X9Y44          LUT6 (Prop_lut6_I0_O)        0.124     4.587 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=13, routed)          0.865     5.452    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X6Y51          LUT6 (Prop_lut6_I4_O)        0.124     5.576 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.553    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.677 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.677    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.341 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.341    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.563 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.301     7.865    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X1Y50          LUT3 (Prop_lut3_I0_O)        0.299     8.164 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.164    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.538    10.730    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    10.846    
                         clock uncertainty           -0.125    10.721    
    SLICE_X1Y50          FDRE (Setup_fdre_C_D)        0.031    10.752    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.752    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.197ns  (logic 2.195ns (42.240%)  route 3.002ns (57.760%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.671     2.979    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y52          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          0.845     4.342    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X5Y51          LUT2 (Prop_lut2_I0_O)        0.150     4.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.682     5.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.332     5.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.482    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.606 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.606    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.378 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.498     7.877    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.299     8.176 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.176    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.552    10.744    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.077    10.812    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.311ns (45.197%)  route 2.802ns (54.803%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 10.745 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.671     2.979    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X6Y52          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDSE (Prop_fdse_C_Q)         0.518     3.497 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          0.845     4.342    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X5Y51          LUT2 (Prop_lut2_I0_O)        0.150     4.492 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.682     5.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.332     5.506 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.976     6.482    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I2_O)        0.124     6.606 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     6.606    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.156 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.156    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.490 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.299     7.789    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.303     8.092 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.092    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.552    10.744    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    10.860    
                         clock uncertainty           -0.125    10.735    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.081    10.816    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.204ns (24.573%)  route 3.696ns (75.427%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/Q
                         net (fo=2, routed)           1.104     4.549    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.673 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=24, routed)          1.016     5.690    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_axi_arready
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.152     5.842 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.450     6.291    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[2]_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.348     6.639 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_3/O
                         net (fo=1, routed)           0.282     6.921    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_state[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=34, routed)          0.843     7.889    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/E[0]
    SLICE_X1Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.542    10.734    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.230    10.965    
                         clock uncertainty           -0.125    10.840    
    SLICE_X1Y35          FDRE (Setup_fdre_C_CE)      -0.205    10.635    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         10.635    
                         arrival time                          -7.889    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.204ns (24.662%)  route 3.678ns (75.338%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/Q
                         net (fo=2, routed)           1.104     4.549    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.673 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=24, routed)          1.016     5.690    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_axi_arready
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.152     5.842 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.450     6.291    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[2]_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.348     6.639 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_3/O
                         net (fo=1, routed)           0.282     6.921    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_state[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=34, routed)          0.826     7.871    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/E[0]
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.546    10.738    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism              0.230    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X3Y35          FDRE (Setup_fdre_C_CE)      -0.205    10.639    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.204ns (24.662%)  route 3.678ns (75.338%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 10.738 - 8.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.681     2.989    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/Q
                         net (fo=2, routed)           1.104     4.549    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     4.673 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=24, routed)          1.016     5.690    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/m_axi_arready
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.152     5.842 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/FSM_onehot_state[2]_i_2/O
                         net (fo=2, routed)           0.450     6.291    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[2]_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.348     6.639 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_3/O
                         net (fo=1, routed)           0.282     6.921    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/next_state[0]
    SLICE_X6Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.045 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i[31]_i_1__0/O
                         net (fo=34, routed)          0.826     7.871    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/E[0]
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.546    10.738    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X3Y35          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]/C
                         clock pessimism              0.230    10.969    
                         clock uncertainty           -0.125    10.844    
    SLICE_X3Y35          FDRE (Setup_fdre_C_CE)      -0.205    10.639    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[44]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  2.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.218     1.284    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.960%)  route 0.246ns (54.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y52         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/Q
                         net (fo=2, routed)           0.246     1.315    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[3]
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.360 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4[3]_i_1/O
                         net (fo=1, routed)           0.000     1.360    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4[3]_i_1_n_0
    SLICE_X12Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4_reg[3]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121     1.297    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[3].reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.566     0.907    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.037    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.918%)  route 0.256ns (55.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.567     0.908    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=7, routed)           0.256     1.328    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.045     1.373 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.373    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1__0_n_0
    SLICE_X8Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.759%)  route 0.142ns (50.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y42          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.142     1.189    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.846%)  route 0.252ns (64.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.252     1.318    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.278%)  route 0.233ns (58.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.581     0.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y53          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.233     1.319    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.247%)  route 0.265ns (58.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.562     0.903    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y51         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[5]/Q
                         net (fo=2, routed)           0.265     1.309    system_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[5]
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.354 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.354    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1_n_0
    SLICE_X15Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.832     1.202    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.092     1.265    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[35]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[36]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[37]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[38]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[39]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X7Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X0Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[40]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[41]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X4Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[42]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y44    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 3.352ns (42.435%)  route 4.547ns (57.565%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.882    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 3.352ns (42.435%)  route 4.547ns (57.565%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.882    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 3.352ns (42.435%)  route 4.547ns (57.565%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.882    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 3.352ns (42.435%)  route 4.547ns (57.565%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 12.413 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.782    10.882    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.501    12.413    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.413    
                         clock uncertainty           -0.125    12.288    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.631    11.657    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.352ns (42.470%)  route 4.541ns (57.530%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    11.652    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[10]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.352ns (42.470%)  route 4.541ns (57.530%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    11.652    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[11]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.352ns (42.470%)  route 4.541ns (57.530%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    11.652    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[8]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.893ns  (logic 3.352ns (42.470%)  route 4.541ns (57.530%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.776    10.876    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X18Y37         FDRE (Setup_fdre_C_R)       -0.631    11.652    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[9]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -10.876    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.352ns (42.736%)  route 4.492ns (57.264%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.727    10.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.497    12.409    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.631    11.653    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[12]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.352ns (42.736%)  route 4.492ns (57.264%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.675     2.983    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=35, routed)          1.169     4.571    system_i/FrequencyCounter/pow2_0/inst/log2N[4]
    SLICE_X21Y37         LUT5 (Prop_lut5_I1_O)        0.328     4.899 r  system_i/FrequencyCounter/pow2_0/inst/N[2]_INST_0/O
                         net (fo=2, routed)           0.626     5.525    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[2]
    SLICE_X20Y35         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.248 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.248    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.365 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.365    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.482 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.482    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.599 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.599    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.716 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.716    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.833 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.833    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[1]
                         net (fo=2, routed)           0.808     7.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[26]
    SLICE_X19Y40         LUT4 (Prop_lut4_I1_O)        0.306     8.270 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     8.270    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_7_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.820 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.162     9.982    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I0_O)        0.118    10.100 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.727    10.827    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X18Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         1.497    12.409    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y38         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[13]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X18Y38         FDRE (Setup_fdre_C_R)       -0.631    11.653    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[13]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                         -10.827    
  -------------------------------------------------------------------
                         slack                                  0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.228ns (13.832%)  route 1.420ns (86.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.566     0.907    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.128     1.035 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=3, routed)           0.633     1.667    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[14]
    SLICE_X0Y33          LUT1 (Prop_lut1_I0_O)        0.100     1.767 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[14]_hold_fix/O
                         net (fo=1, routed)           0.788     2.555    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/gpio2_io_o[14]_hold_fix_1_alias
    SLICE_X22Y46         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.828     1.974    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y46         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[14]/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.009     2.108    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.184ns (10.950%)  route 1.496ns (89.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.566     0.907    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=3, routed)           0.651     1.699    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[16]
    SLICE_X0Y31          LUT1 (Prop_lut1_I0_O)        0.043     1.742 r  system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[16]_hold_fix/O
                         net (fo=1, routed)           0.845     2.587    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/gpio2_io_o[16]_hold_fix_1_alias
    SLICE_X22Y47         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.829     1.975    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/aclk
    SLICE_X22Y47         FDRE                                         r  system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.002     2.102    system_i/SignalGenerator/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_common.i_stream_poff_gen.poff_channel_in/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.500ns (29.618%)  route 1.188ns (70.382%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.260     2.588    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X19Y41         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X19Y41         FDRE (Hold_fdre_C_CE)       -0.039     2.062    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.500ns (29.510%)  route 1.194ns (70.490%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.266     2.594    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X18Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X18Y44         FDRE (Hold_fdre_C_CE)       -0.039     2.063    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.500ns (29.510%)  route 1.194ns (70.490%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.559     0.900    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=35, routed)          0.308     1.348    system_i/FrequencyCounter/pow2_0/inst/log2N[1]
    SLICE_X20Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.393 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.393    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.458 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.305     1.764    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X19Y40         LUT4 (Prop_lut4_I2_O)        0.112     1.876 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.876    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.968 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.315     2.283    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X19Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.328 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=32, routed)          0.266     2.594    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X18Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=389, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X18Y44         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X18Y44         FDRE (Hold_fdre_C_CE)       -0.039     2.063    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.531    





