// Seed: 4097238930
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output wor id_11,
    output wire id_12
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output tri0 id_9,
    input wor id_10,
    output wand id_11,
    input tri0 id_12
);
  logic [-1 : -1] id_14, id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_12,
      id_6,
      id_2,
      id_2,
      id_0,
      id_4,
      id_1,
      id_12,
      id_1,
      id_4,
      id_11
  );
  assign id_4  = 1;
  assign id_11 = 1'b0;
  logic [1 'd0 : -1] id_16;
  ;
endmodule
