Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 13 18:36:36 2023
| Host         : LAPTOP-P3RR15PA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (30)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: manual/M_alufn_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.111       -0.111                      1                  842        0.177        0.000                      0                  842        4.500        0.000                       0                   329  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.111       -0.111                      1                  842        0.177        0.000                      0                  842        4.500        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.111ns,  Total Violation       -0.111ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.111ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 5.289ns (52.256%)  route 4.832ns (47.744%))
  Logic Levels:           9  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.557     5.141    auto/test_multiply/CLK
    SLICE_X55Y28         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=31, routed)          1.076     6.674    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.798 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.149     6.947    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.700     7.770    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[11]_P[11])
                                                      3.841    11.611 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[11]
                         net (fo=3, routed)           0.888    12.499    auto/test_multiply/alu_unit/multiplyUnit/out0_n_94
    SLICE_X53Y27         LUT4 (Prop_lut4_I1_O)        0.124    12.623 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_80/O
                         net (fo=6, routed)           0.650    13.273    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[8]_inst_i_80_n_0
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.124    13.397 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_26/O
                         net (fo=1, routed)           0.420    13.817    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_26_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_18/O
                         net (fo=1, routed)           0.161    14.102    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.226 r  auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_6/O
                         net (fo=2, routed)           0.462    14.688    auto/test_multiply/alu_unit/multiplyUnit/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X55Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.812 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1/O
                         net (fo=1, routed)           0.327    15.139    auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_2__1_n_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I3_O)        0.124    15.263 r  auto/test_multiply/alu_unit/multiplyUnit/M_track_failure_q_i_1__2/O
                         net (fo=1, routed)           0.000    15.263    auto/test_multiply/M_track_failure_d
    SLICE_X56Y29         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X56Y29         FDRE                                         r  auto/test_multiply/M_track_failure_q_reg/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)        0.081    15.152    auto/test_multiply/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -15.263    
  -------------------------------------------------------------------
                         slack                                 -0.111    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 4.738ns (53.776%)  route 4.073ns (46.224%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.564     5.148    auto/test_shifter/CLK
    SLICE_X50Y34         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.793     6.459    auto/test_shifter/M_state_q[1]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.153     6.612 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=48, routed)          0.822     7.434    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.324     7.758 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.478     8.236    auto/test_shifter_n_18
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     9.040 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.040    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.197 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.361     9.559    auto/test_shifter/CO[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.356 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.360    10.716    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.500 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.500    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.754 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_2/CO[0]
                         net (fo=2, routed)           0.498    12.252    auto/test_shifter/M_reg_current_out_q_reg[11]_i_2_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.075 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.760    13.835    auto/test_shifter/M_reg_current_out_q_reg[15]_i_4_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.124    13.959 r  auto/test_shifter/M_reg_current_out_q[15]_i_1__2/O
                         net (fo=1, routed)           0.000    13.959    auto/test_shifter/M_reg_current_out_d_reg[15]
    SLICE_X49Y35         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.446    14.851    auto/test_shifter/CLK
    SLICE_X49Y35         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[15]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.029    15.104    auto/test_shifter/M_reg_current_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 4.738ns (54.352%)  route 3.979ns (45.648%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.564     5.148    auto/test_shifter/CLK
    SLICE_X50Y34         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.793     6.459    auto/test_shifter/M_state_q[1]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.153     6.612 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=48, routed)          0.822     7.434    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.324     7.758 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.478     8.236    auto/test_shifter_n_18
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     9.040 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.040    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.197 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.361     9.559    auto/test_shifter/CO[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.356 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.360    10.716    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.500 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.500    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.754 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_2/CO[0]
                         net (fo=2, routed)           0.498    12.252    auto/test_shifter/M_reg_current_out_q_reg[11]_i_2_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    13.075 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           0.667    13.742    auto/test_shifter/M_reg_current_out_q_reg[15]_i_4_n_0
    SLICE_X49Y34         LUT4 (Prop_lut4_I1_O)        0.124    13.866 r  auto/test_shifter/M_reg_current_out_q[14]_i_1__1/O
                         net (fo=1, routed)           0.000    13.866    auto/test_shifter/M_reg_current_out_d_reg[14]
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.445    14.850    auto/test_shifter/CLK
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[14]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.031    15.105    auto/test_shifter/M_reg_current_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 4.946ns (56.494%)  route 3.809ns (43.506%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.564     5.148    auto/test_shifter/CLK
    SLICE_X50Y34         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.793     6.459    auto/test_shifter/M_state_q[1]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.153     6.612 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=48, routed)          0.822     7.434    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.324     7.758 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.478     8.236    auto/test_shifter_n_18
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     9.040 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.040    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.197 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.361     9.559    auto/test_shifter/CO[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.356 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.360    10.716    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.500 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.500    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.754 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_2/CO[0]
                         net (fo=2, routed)           0.498    12.252    auto/test_shifter/M_reg_current_out_q_reg[11]_i_2_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.827    13.079 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.496    13.575    auto/test_shifter/M_reg_current_out_q_reg[15]_i_4_n_5
    SLICE_X49Y34         LUT4 (Prop_lut4_I2_O)        0.328    13.903 r  auto/test_shifter/M_reg_current_out_q[13]_i_1__1/O
                         net (fo=1, routed)           0.000    13.903    auto/test_shifter/M_reg_current_out_d_reg[13]
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.445    14.850    auto/test_shifter/CLK
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[13]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.075    15.149    auto/test_shifter/M_reg_current_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.903    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.659ns  (logic 4.935ns (56.991%)  route 3.724ns (43.009%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.564     5.148    auto/test_shifter/CLK
    SLICE_X50Y34         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.793     6.459    auto/test_shifter/M_state_q[1]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.153     6.612 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=48, routed)          0.822     7.434    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.324     7.758 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.478     8.236    auto/test_shifter_n_18
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     9.040 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.040    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.197 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.361     9.559    auto/test_shifter/CO[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.356 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.360    10.716    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.500 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.500    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.754 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_2/CO[0]
                         net (fo=2, routed)           0.498    12.252    auto/test_shifter/M_reg_current_out_q_reg[11]_i_2_n_3
    SLICE_X48Y34         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.841    13.093 r  auto/test_shifter/M_reg_current_out_q_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.411    13.505    auto/test_shifter/M_reg_current_out_q_reg[15]_i_4_n_6
    SLICE_X49Y34         LUT4 (Prop_lut4_I2_O)        0.303    13.808 r  auto/test_shifter/M_reg_current_out_q[12]_i_1__1/O
                         net (fo=1, routed)           0.000    13.808    auto/test_shifter/M_reg_current_out_d_reg[12]
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.445    14.850    auto/test_shifter/CLK
    SLICE_X49Y34         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[12]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X49Y34         FDRE (Setup_fdre_C_D)        0.029    15.103    auto/test_shifter/M_reg_current_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -13.808    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 4.669ns (55.297%)  route 3.775ns (44.703%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.557     5.141    auto/test_multiply/CLK
    SLICE_X55Y28         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=31, routed)          1.076     6.674    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.798 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.149     6.947    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.700     7.770    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      3.841    11.611 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[6]
                         net (fo=8, routed)           1.187    12.799    auto/test_multiply/alu_unit/multiplyUnit/out0_n_99
    SLICE_X51Y28         LUT2 (Prop_lut2_I1_O)        0.124    12.923 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[6]_i_1__3/O
                         net (fo=1, routed)           0.662    13.585    auto/test_multiply/M_reg_current_out_d_reg[6]
    SLICE_X51Y31         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X51Y31         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[6]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.061    15.010    auto/test_multiply/M_reg_current_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 4.669ns (57.097%)  route 3.508ns (42.903%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.557     5.141    auto/test_multiply/CLK
    SLICE_X55Y28         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=31, routed)          1.076     6.674    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.798 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.149     6.947    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.700     7.770    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841    11.611 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[0]
                         net (fo=18, routed)          0.972    12.583    auto/test_multiply/alu_unit/multiplyUnit/P[0]
    SLICE_X51Y29         LUT2 (Prop_lut2_I1_O)        0.124    12.707 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[0]_i_1__3/O
                         net (fo=1, routed)           0.612    13.319    auto/test_multiply/M_reg_current_out_d_reg[0]
    SLICE_X51Y31         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.442    14.847    auto/test_multiply/CLK
    SLICE_X51Y31         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X51Y31         FDRE (Setup_fdre_C_D)       -0.081    14.990    auto/test_multiply/M_reg_current_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 4.661ns (58.911%)  route 3.251ns (41.089%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.557     5.141    auto/test_multiply/CLK
    SLICE_X55Y28         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=31, routed)          1.076     6.674    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.798 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.149     6.947    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.700     7.770    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      3.841    11.611 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[1]
                         net (fo=20, routed)          0.928    12.539    auto/test_multiply/alu_unit/multiplyUnit/out0_n_104
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.116    12.655 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[1]_i_1__3/O
                         net (fo=2, routed)           0.398    13.053    auto/test_multiply/M_reg_current_out_d_reg[1]
    SLICE_X52Y29         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.441    14.846    auto/test_multiply/CLK
    SLICE_X52Y29         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[1]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)       -0.249    14.821    auto/test_multiply/M_reg_current_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 auto/test_multiply/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_multiply/M_reg_current_out_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 4.695ns (57.969%)  route 3.404ns (42.031%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.557     5.141    auto/test_multiply/CLK
    SLICE_X55Y28         FDRE                                         r  auto/test_multiply/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  auto/test_multiply/M_current_test_case_register_q_reg[1]/Q
                         net (fo=31, routed)          1.076     6.674    auto/test_multiply/alu_unit/multiplyUnit/Q[1]
    SLICE_X57Y29         LUT5 (Prop_lut5_I1_O)        0.124     6.798 r  auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1/O
                         net (fo=1, routed)           0.149     6.947    auto/test_multiply/alu_unit/multiplyUnit/g0_b3__1_n_0
    SLICE_X57Y29         LUT3 (Prop_lut3_I0_O)        0.124     7.071 r  auto/test_multiply/alu_unit/multiplyUnit/out0_i_8/O
                         net (fo=4, routed)           0.700     7.770    auto/test_multiply/alu_unit/multiplyUnit/M_alu_unit_a[11]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[11]_P[3])
                                                      3.841    11.611 r  auto/test_multiply/alu_unit/multiplyUnit/out0/P[3]
                         net (fo=13, routed)          1.479    13.091    auto/test_multiply/alu_unit/multiplyUnit/out0_n_102
    SLICE_X54Y32         LUT2 (Prop_lut2_I1_O)        0.150    13.241 r  auto/test_multiply/alu_unit/multiplyUnit/M_reg_current_out_q[3]_i_1__3/O
                         net (fo=1, routed)           0.000    13.241    auto/test_multiply/M_reg_current_out_d_reg[3]
    SLICE_X54Y32         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.444    14.849    auto/test_multiply/CLK
    SLICE_X54Y32         FDRE                                         r  auto/test_multiply/M_reg_current_out_q_reg[3]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X54Y32         FDRE (Setup_fdre_C_D)        0.118    15.205    auto/test_multiply/M_reg_current_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/M_reg_current_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 4.186ns (52.296%)  route 3.818ns (47.704%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.564     5.148    auto/test_shifter/CLK
    SLICE_X50Y34         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  auto/test_shifter/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=7, routed)           0.793     6.459    auto/test_shifter/M_state_q[1]
    SLICE_X50Y35         LUT3 (Prop_lut3_I2_O)        0.153     6.612 f  auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1/O
                         net (fo=48, routed)          0.822     7.434    auto/test_shifter/FSM_sequential_M_state_q[1]_i_2__1_n_0
    SLICE_X52Y31         LUT5 (Prop_lut5_I0_O)        0.324     7.758 r  auto/test_shifter/out_intermediate0__20_carry_i_1/O
                         net (fo=1, routed)           0.478     8.236    auto/test_shifter_n_18
    SLICE_X51Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.804     9.040 r  auto/aluUnit/out_intermediate0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.040    auto/aluUnit/out_intermediate0__20_carry_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.197 r  auto/aluUnit/out_intermediate0__20_carry__0/CO[1]
                         net (fo=2, routed)           0.361     9.559    auto/test_shifter/CO[0]
    SLICE_X49Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    10.356 r  auto/test_shifter/M_reg_current_out_q_reg[7]_i_3/CO[2]
                         net (fo=2, routed)           0.360    10.716    auto/test_shifter/M_reg_current_out_q_reg[7]_i_3_n_1
    SLICE_X52Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.500 r  auto/test_shifter/M_reg_current_out_q_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.500    auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.754 r  auto/test_shifter/M_reg_current_out_q_reg[11]_i_2/CO[0]
                         net (fo=2, routed)           1.004    12.758    auto/test_shifter/M_reg_current_out_q_reg[11]_i_2_n_3
    SLICE_X53Y33         LUT4 (Prop_lut4_I1_O)        0.395    13.153 r  auto/test_shifter/M_reg_current_out_q[11]_i_1__1/O
                         net (fo=1, routed)           0.000    13.153    auto/test_shifter/M_reg_current_out_d_reg[11]
    SLICE_X53Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.445    14.850    auto/test_shifter/CLK
    SLICE_X53Y33         FDRE                                         r  auto/test_shifter/M_reg_current_out_q_reg[11]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)        0.075    15.163    auto/test_shifter/M_reg_current_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.153    
  -------------------------------------------------------------------
                         slack                                  2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/M_track_failure_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.095%)  route 0.124ns (39.905%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.566     1.510    auto/test_compare/CLK
    SLICE_X57Y38         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.651 f  auto/test_compare/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=59, routed)          0.124     1.774    auto/test_compare/alu_unit/compareUnit/Q[1]
    SLICE_X56Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.819 r  auto/test_compare/alu_unit/compareUnit/M_track_failure_q_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    auto/test_compare/M_track_failure_d
    SLICE_X56Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.835     2.025    auto/test_compare/CLK
    SLICE_X56Y38         FDRE                                         r  auto/test_compare/M_track_failure_q_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.120     1.643    auto/test_compare/M_track_failure_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 auto/test_boolean/M_current_test_case_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_boolean/M_current_test_case_register_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    auto/test_boolean/CLK
    SLICE_X57Y37         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/test_boolean/M_current_test_case_register_q_reg[1]/Q
                         net (fo=27, routed)          0.127     1.776    auto/test_boolean/M_current_test_case_register_q_reg[4]_0[1]
    SLICE_X56Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  auto/test_boolean/M_current_test_case_register_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.821    auto/test_boolean/p_0_in__0[4]
    SLICE_X56Y37         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.833     2.023    auto/test_boolean/CLK
    SLICE_X56Y37         FDRE                                         r  auto/test_boolean/M_current_test_case_register_q_reg[4]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X56Y37         FDRE (Hold_fdre_C_D)         0.121     1.643    auto/test_boolean/M_current_test_case_register_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/M_speed_through_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    buttondetector_gen_0[0].buttondetector/CLK
    SLICE_X51Y42         FDRE                                         r  buttondetector_gen_0[0].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q
                         net (fo=1, routed)           0.105     1.755    buttondetector_gen_0[0].buttondetector/M_last_q
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  buttondetector_gen_0[0].buttondetector/M_speed_through_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    auto/test_adder/M_speed_through_q_reg[0]_1
    SLICE_X51Y41         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.836     2.026    auto/test_adder/CLK
    SLICE_X51Y41         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.091     1.616    auto/test_adder/M_speed_through_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 auto/test_adder/M_speed_through_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.607%)  route 0.151ns (44.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.565     1.509    auto/test_adder/CLK
    SLICE_X51Y41         FDRE                                         r  auto/test_adder/M_speed_through_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  auto/test_adder/M_speed_through_q_reg[0]/Q
                         net (fo=11, routed)          0.151     1.801    auto/test_adder/M_speed_through_q_reg[0]_0
    SLICE_X53Y40         LUT5 (Prop_lut5_I0_O)        0.048     1.849 r  auto/test_adder/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    auto/test_adder/M_state_d__0_0[0]
    SLICE_X53Y40         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.836     2.026    auto/test_adder/CLK
    SLICE_X53Y40         FDRE                                         r  auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.105     1.630    auto/test_adder/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_shifter/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.562     1.506    auto/test_shifter/CLK
    SLICE_X51Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.126     1.773    auto/test_shifter/M_state_q[0]
    SLICE_X51Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.818 r  auto/test_shifter/FSM_sequential_M_state_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    auto/test_shifter/M_state_d__0[0]
    SLICE_X51Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.832     2.022    auto/test_shifter/CLK
    SLICE_X51Y35         FDRE                                         r  auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X51Y35         FDRE (Hold_fdre_C_D)         0.091     1.597    auto/test_shifter/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.554     1.498    reset_cond/CLK
    SLICE_X53Y26         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.815    reset_cond/M_stage_d[2]
    SLICE_X53Y26         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.822     2.012    reset_cond/CLK
    SLICE_X53Y26         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X53Y26         FDSE (Hold_fdse_C_D)         0.070     1.568    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.593     1.537    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X58Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.852    buttoncond_gen_0[2].buttoncond/sync/M_pipe_d__1[1]
    SLICE_X58Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.863     2.052    buttoncond_gen_0[2].buttoncond/sync/CLK
    SLICE_X58Y51         FDRE                                         r  buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.066     1.603    buttoncond_gen_0[2].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.569     1.513    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y48         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.772    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.880    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X57Y48         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.838     2.028    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y48         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X57Y48         FDRE (Hold_fdre_C_D)         0.105     1.618    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.592     1.536    auto/test_compare/CLK
    SLICE_X59Y38         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  auto/test_compare/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=59, routed)          0.168     1.845    auto/test_compare/M_state_q[0]
    SLICE_X59Y38         LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  auto/test_compare/FSM_sequential_M_state_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.890    auto/test_compare/M_state_d__0[0]
    SLICE_X59Y38         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.862     2.052    auto/test_compare/CLK
    SLICE_X59Y38         FDRE                                         r  auto/test_compare/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.091     1.627    auto/test_compare/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.568     1.512    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.772    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.880    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.837     2.027    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X57Y46         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.105     1.617    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y38   M_auto_mode_register_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y38   M_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y42   auto/FSM_sequential_M_tester_function_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y42   auto/FSM_sequential_M_tester_function_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y42   auto/FSM_sequential_M_tester_function_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y35   auto/test_shifter/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y34   auto/test_shifter/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y31   auto/test_shifter/M_current_test_case_register_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y35   auto/test_shifter/M_current_test_case_register_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y26   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y44   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y44   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y40   auto/test_adder/FSM_sequential_M_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   auto/test_adder/FSM_sequential_M_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   auto/test_adder/M_current_test_case_register_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   auto/test_adder/M_current_test_case_register_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y39   auto/test_adder/M_current_test_case_register_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   auto/test_adder/M_current_test_case_register_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y40   auto/test_adder/M_current_test_case_register_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y34   seg/ctr/M_ctr_q_reg[2]/C



