Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jul 19 17:28:17 2025
| Host         : Desktop-Aarti running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu_zed_timing_summary_routed.rpt -pb alu_zed_timing_summary_routed.pb -rpx alu_zed_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_zed
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 5.232ns (42.438%)  route 7.097ns (57.562%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           3.115     4.569    b_IBUF[2]
    SLICE_X112Y92        LUT6 (Prop_lut6_I0_O)        0.124     4.693 r  result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.656     5.349    result_OBUF[3]_inst_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I1_O)        0.124     5.473 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.326     8.799    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.329 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.329    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.117ns  (logic 5.441ns (48.940%)  route 5.677ns (51.060%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 f  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    H19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 f  b_IBUF[0]_inst/O
                         net (fo=6, routed)           1.874     3.308    b_IBUF[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I2_O)        0.148     3.456 r  result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.623     4.079    result_OBUF[2]_inst_i_2_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I0_O)        0.328     4.407 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.179     7.586    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    11.117 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.117    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 5.071ns (47.958%)  route 5.503ns (52.042%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    H19                  IBUF (Prop_ibuf_I_O)         1.434     1.434 r  b_IBUF[0]_inst/O
                         net (fo=6, routed)           2.230     3.664    b_IBUF[0]
    SLICE_X113Y92        LUT6 (Prop_lut6_I1_O)        0.124     3.788 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.273     7.061    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    10.575 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.575    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.533ns  (logic 5.094ns (48.367%)  route 5.438ns (51.633%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  op_IBUF[1]_inst/O
                         net (fo=4, routed)           2.256     3.704    op_IBUF[1]
    SLICE_X113Y92        LUT4 (Prop_lut4_I2_O)        0.124     3.828 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.182     7.011    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    10.533 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.533    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.045ns  (logic 1.477ns (48.512%)  route 1.568ns (51.488%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    H18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  b_IBUF[1]_inst/O
                         net (fo=5, routed)           0.545     0.762    b_IBUF[1]
    SLICE_X113Y92        LUT6 (Prop_lut6_I2_O)        0.045     0.807 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.023     1.830    result_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.045 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.045    result[1]
    T21                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.515ns (48.842%)  route 1.586ns (51.158%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  b_IBUF[3]_inst/O
                         net (fo=1, routed)           0.548     0.787    b_IBUF[3]
    SLICE_X113Y92        LUT6 (Prop_lut6_I2_O)        0.045     0.832 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.039     1.870    result_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.101 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.101    result[3]
    U21                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.165ns  (logic 1.523ns (48.120%)  route 1.642ns (51.880%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  a_IBUF[0]_inst/O
                         net (fo=6, routed)           0.643     0.897    a_IBUF[0]
    SLICE_X113Y92        LUT4 (Prop_lut4_I1_O)        0.045     0.942 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.999     1.941    result_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.165 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.165    result[0]
    T22                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.501ns (47.054%)  route 1.689ns (52.946%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  a_IBUF[2]_inst/O
                         net (fo=3, routed)           0.700     0.924    a_IBUF[2]
    SLICE_X113Y92        LUT6 (Prop_lut6_I3_O)        0.045     0.969 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.989     1.958    result_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.190 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.190    result[2]
    U22                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





