verilog xil_defaultlib --include "../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates" --include "../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common" --include "../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/frontpanel_ifat6_wrapper_simulation.v" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okHost.v" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireOR.v" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireIn.v" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireOut.v" \
"../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/frontpanel_ifat6_simulation.v" \

verilog xil_defaultlib "glbl.v"

nosort
