
20-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e2c  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404e2c  00404e2c  0000ce2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  00404e34  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e0  2000086c  004056a0  0001086c  2**2
                  ALLOC
  4 .stack        00003004  2000094c  00405780  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   000089a1  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014cc  00000000  00000000  00019292  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005834  00000000  00000000  0001a75e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000980  00000000  00000000  0001ff92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008b0  00000000  00000000  00020912  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00004f5c  00000000  00000000  000211c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009706  00000000  00000000  0002611e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000526f6  00000000  00000000  0002f824  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003550  00000000  00000000  00081f1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003950 	.word	0x20003950
  400004:	004012e1 	.word	0x004012e1
  400008:	004013a9 	.word	0x004013a9
  40000c:	004013a9 	.word	0x004013a9
  400010:	004013a9 	.word	0x004013a9
  400014:	004013a9 	.word	0x004013a9
  400018:	004013a9 	.word	0x004013a9
	...
  40002c:	004013a9 	.word	0x004013a9
  400030:	004013a9 	.word	0x004013a9
  400034:	00000000 	.word	0x00000000
  400038:	004013a9 	.word	0x004013a9
  40003c:	004013a9 	.word	0x004013a9
  400040:	004013a9 	.word	0x004013a9
  400044:	004013a9 	.word	0x004013a9
  400048:	004013a9 	.word	0x004013a9
  40004c:	004013a9 	.word	0x004013a9
  400050:	004013a9 	.word	0x004013a9
  400054:	004013a9 	.word	0x004013a9
  400058:	004013a9 	.word	0x004013a9
  40005c:	004013a9 	.word	0x004013a9
  400060:	004013a9 	.word	0x004013a9
  400064:	004013a9 	.word	0x004013a9
  400068:	00000000 	.word	0x00000000
  40006c:	00400c49 	.word	0x00400c49
  400070:	00400c61 	.word	0x00400c61
  400074:	00400c79 	.word	0x00400c79
  400078:	004013a9 	.word	0x004013a9
  40007c:	004013a9 	.word	0x004013a9
	...
  400088:	004013a9 	.word	0x004013a9
  40008c:	004013a9 	.word	0x004013a9
  400090:	004013a9 	.word	0x004013a9
  400094:	004013a9 	.word	0x004013a9
  400098:	004013a9 	.word	0x004013a9
  40009c:	004013a9 	.word	0x004013a9
  4000a0:	004013a9 	.word	0x004013a9
  4000a4:	004013a9 	.word	0x004013a9
  4000a8:	004013a9 	.word	0x004013a9
  4000ac:	004013a9 	.word	0x004013a9
  4000b0:	004013a9 	.word	0x004013a9
  4000b4:	004013a9 	.word	0x004013a9
  4000b8:	004013a9 	.word	0x004013a9
  4000bc:	004013a9 	.word	0x004013a9
  4000c0:	004013a9 	.word	0x004013a9
  4000c4:	004013a9 	.word	0x004013a9
  4000c8:	004013a9 	.word	0x004013a9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00404e34 	.word	0x00404e34

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00404e34 	.word	0x00404e34
  40011c:	20000870 	.word	0x20000870
  400120:	00404e34 	.word	0x00404e34
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400d15 	.word	0x00400d15
  4001a4:	00400d81 	.word	0x00400d81
  4001a8:	00400df1 	.word	0x00400df1

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400d4d 	.word	0x00400d4d
  400218:	00400e69 	.word	0x00400e69

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400e85 	.word	0x00400e85
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400eb9 	.word	0x00400eb9

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400e9d 	.word	0x00400e9d
  400378:	00400ed1 	.word	0x00400ed1

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	0040154d 	.word	0x0040154d
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400c91 	.word	0x00400c91
  40046c:	004013b1 	.word	0x004013b1
  400470:	004003f1 	.word	0x004003f1

00400474 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400480:	2300      	movs	r3, #0
  400482:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400484:	68fb      	ldr	r3, [r7, #12]
  400486:	2b00      	cmp	r3, #0
  400488:	d002      	beq.n	400490 <_read+0x1c>
		return -1;
  40048a:	f04f 33ff 	mov.w	r3, #4294967295
  40048e:	e014      	b.n	4004ba <_read+0x46>
	}

	for (; len > 0; --len) {
  400490:	e00f      	b.n	4004b2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <_read+0x50>)
  400494:	681b      	ldr	r3, [r3, #0]
  400496:	4a0c      	ldr	r2, [pc, #48]	; (4004c8 <_read+0x54>)
  400498:	6812      	ldr	r2, [r2, #0]
  40049a:	4610      	mov	r0, r2
  40049c:	68b9      	ldr	r1, [r7, #8]
  40049e:	4798      	blx	r3
		ptr++;
  4004a0:	68bb      	ldr	r3, [r7, #8]
  4004a2:	3301      	adds	r3, #1
  4004a4:	60bb      	str	r3, [r7, #8]
		nChars++;
  4004a6:	697b      	ldr	r3, [r7, #20]
  4004a8:	3301      	adds	r3, #1
  4004aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	3b01      	subs	r3, #1
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	687b      	ldr	r3, [r7, #4]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	dcec      	bgt.n	400492 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4004b8:	697b      	ldr	r3, [r7, #20]
}
  4004ba:	4618      	mov	r0, r3
  4004bc:	3718      	adds	r7, #24
  4004be:	46bd      	mov	sp, r7
  4004c0:	bd80      	pop	{r7, pc}
  4004c2:	bf00      	nop
  4004c4:	20000938 	.word	0x20000938
  4004c8:	20000940 	.word	0x20000940

004004cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4004cc:	b580      	push	{r7, lr}
  4004ce:	b086      	sub	sp, #24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4004d8:	2300      	movs	r3, #0
  4004da:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004dc:	68fb      	ldr	r3, [r7, #12]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d008      	beq.n	4004f4 <_write+0x28>
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	2b02      	cmp	r3, #2
  4004e6:	d005      	beq.n	4004f4 <_write+0x28>
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	2b03      	cmp	r3, #3
  4004ec:	d002      	beq.n	4004f4 <_write+0x28>
		return -1;
  4004ee:	f04f 33ff 	mov.w	r3, #4294967295
  4004f2:	e01a      	b.n	40052a <_write+0x5e>
	}

	for (; len != 0; --len) {
  4004f4:	e015      	b.n	400522 <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4004f6:	4b0f      	ldr	r3, [pc, #60]	; (400534 <_write+0x68>)
  4004f8:	681a      	ldr	r2, [r3, #0]
  4004fa:	4b0f      	ldr	r3, [pc, #60]	; (400538 <_write+0x6c>)
  4004fc:	6818      	ldr	r0, [r3, #0]
  4004fe:	68bb      	ldr	r3, [r7, #8]
  400500:	1c59      	adds	r1, r3, #1
  400502:	60b9      	str	r1, [r7, #8]
  400504:	781b      	ldrb	r3, [r3, #0]
  400506:	4619      	mov	r1, r3
  400508:	4790      	blx	r2
  40050a:	4603      	mov	r3, r0
  40050c:	2b00      	cmp	r3, #0
  40050e:	da02      	bge.n	400516 <_write+0x4a>
			return -1;
  400510:	f04f 33ff 	mov.w	r3, #4294967295
  400514:	e009      	b.n	40052a <_write+0x5e>
		}
		++nChars;
  400516:	697b      	ldr	r3, [r7, #20]
  400518:	3301      	adds	r3, #1
  40051a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	3b01      	subs	r3, #1
  400520:	607b      	str	r3, [r7, #4]
  400522:	687b      	ldr	r3, [r7, #4]
  400524:	2b00      	cmp	r3, #0
  400526:	d1e6      	bne.n	4004f6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400528:	697b      	ldr	r3, [r7, #20]
}
  40052a:	4618      	mov	r0, r3
  40052c:	3718      	adds	r7, #24
  40052e:	46bd      	mov	sp, r7
  400530:	bd80      	pop	{r7, pc}
  400532:	bf00      	nop
  400534:	2000093c 	.word	0x2000093c
  400538:	20000940 	.word	0x20000940

0040053c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	b082      	sub	sp, #8
  400540:	af00      	add	r7, sp, #0
  400542:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400544:	6878      	ldr	r0, [r7, #4]
  400546:	4b02      	ldr	r3, [pc, #8]	; (400550 <sysclk_enable_peripheral_clock+0x14>)
  400548:	4798      	blx	r3
}
  40054a:	3708      	adds	r7, #8
  40054c:	46bd      	mov	sp, r7
  40054e:	bd80      	pop	{r7, pc}
  400550:	00400eed 	.word	0x00400eed

00400554 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400554:	b580      	push	{r7, lr}
  400556:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400558:	200b      	movs	r0, #11
  40055a:	4b04      	ldr	r3, [pc, #16]	; (40056c <ioport_init+0x18>)
  40055c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40055e:	200c      	movs	r0, #12
  400560:	4b02      	ldr	r3, [pc, #8]	; (40056c <ioport_init+0x18>)
  400562:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400564:	200d      	movs	r0, #13
  400566:	4b01      	ldr	r3, [pc, #4]	; (40056c <ioport_init+0x18>)
  400568:	4798      	blx	r3
	arch_ioport_init();
}
  40056a:	bd80      	pop	{r7, pc}
  40056c:	0040053d 	.word	0x0040053d

00400570 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400570:	b580      	push	{r7, lr}
  400572:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400574:	4b0f      	ldr	r3, [pc, #60]	; (4005b4 <board_init+0x44>)
  400576:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40057a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40057c:	4b0e      	ldr	r3, [pc, #56]	; (4005b8 <board_init+0x48>)
  40057e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400580:	2013      	movs	r0, #19
  400582:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400586:	4b0d      	ldr	r3, [pc, #52]	; (4005bc <board_init+0x4c>)
  400588:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40058a:	2014      	movs	r0, #20
  40058c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400590:	4b0a      	ldr	r3, [pc, #40]	; (4005bc <board_init+0x4c>)
  400592:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400594:	2023      	movs	r0, #35	; 0x23
  400596:	490a      	ldr	r1, [pc, #40]	; (4005c0 <board_init+0x50>)
  400598:	4b08      	ldr	r3, [pc, #32]	; (4005bc <board_init+0x4c>)
  40059a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40059c:	204c      	movs	r0, #76	; 0x4c
  40059e:	4909      	ldr	r1, [pc, #36]	; (4005c4 <board_init+0x54>)
  4005a0:	4b06      	ldr	r3, [pc, #24]	; (4005bc <board_init+0x4c>)
  4005a2:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4005a4:	4808      	ldr	r0, [pc, #32]	; (4005c8 <board_init+0x58>)
  4005a6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4005aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4005ae:	4b07      	ldr	r3, [pc, #28]	; (4005cc <board_init+0x5c>)
  4005b0:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4005b2:	bd80      	pop	{r7, pc}
  4005b4:	400e1450 	.word	0x400e1450
  4005b8:	00400555 	.word	0x00400555
  4005bc:	00400871 	.word	0x00400871
  4005c0:	28000079 	.word	0x28000079
  4005c4:	28000059 	.word	0x28000059
  4005c8:	400e0e00 	.word	0x400e0e00
  4005cc:	00400a29 	.word	0x00400a29

004005d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005d0:	b480      	push	{r7}
  4005d2:	b085      	sub	sp, #20
  4005d4:	af00      	add	r7, sp, #0
  4005d6:	60f8      	str	r0, [r7, #12]
  4005d8:	60b9      	str	r1, [r7, #8]
  4005da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005dc:	687b      	ldr	r3, [r7, #4]
  4005de:	2b00      	cmp	r3, #0
  4005e0:	d003      	beq.n	4005ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005e2:	68fb      	ldr	r3, [r7, #12]
  4005e4:	68ba      	ldr	r2, [r7, #8]
  4005e6:	665a      	str	r2, [r3, #100]	; 0x64
  4005e8:	e002      	b.n	4005f0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4005ea:	68fb      	ldr	r3, [r7, #12]
  4005ec:	68ba      	ldr	r2, [r7, #8]
  4005ee:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005f0:	3714      	adds	r7, #20
  4005f2:	46bd      	mov	sp, r7
  4005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005f8:	4770      	bx	lr
  4005fa:	bf00      	nop

004005fc <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  4005fc:	b480      	push	{r7}
  4005fe:	b083      	sub	sp, #12
  400600:	af00      	add	r7, sp, #0
  400602:	6078      	str	r0, [r7, #4]
  400604:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  400606:	687b      	ldr	r3, [r7, #4]
  400608:	683a      	ldr	r2, [r7, #0]
  40060a:	631a      	str	r2, [r3, #48]	; 0x30
}
  40060c:	370c      	adds	r7, #12
  40060e:	46bd      	mov	sp, r7
  400610:	f85d 7b04 	ldr.w	r7, [sp], #4
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400618:	b480      	push	{r7}
  40061a:	b083      	sub	sp, #12
  40061c:	af00      	add	r7, sp, #0
  40061e:	6078      	str	r0, [r7, #4]
  400620:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  400622:	687b      	ldr	r3, [r7, #4]
  400624:	683a      	ldr	r2, [r7, #0]
  400626:	635a      	str	r2, [r3, #52]	; 0x34
}
  400628:	370c      	adds	r7, #12
  40062a:	46bd      	mov	sp, r7
  40062c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400630:	4770      	bx	lr
  400632:	bf00      	nop

00400634 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400634:	b480      	push	{r7}
  400636:	b087      	sub	sp, #28
  400638:	af00      	add	r7, sp, #0
  40063a:	60f8      	str	r0, [r7, #12]
  40063c:	60b9      	str	r1, [r7, #8]
  40063e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	687a      	ldr	r2, [r7, #4]
  400644:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400646:	68bb      	ldr	r3, [r7, #8]
  400648:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40064c:	d04a      	beq.n	4006e4 <pio_set_peripheral+0xb0>
  40064e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400652:	d808      	bhi.n	400666 <pio_set_peripheral+0x32>
  400654:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400658:	d016      	beq.n	400688 <pio_set_peripheral+0x54>
  40065a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40065e:	d02c      	beq.n	4006ba <pio_set_peripheral+0x86>
  400660:	2b00      	cmp	r3, #0
  400662:	d069      	beq.n	400738 <pio_set_peripheral+0x104>
  400664:	e064      	b.n	400730 <pio_set_peripheral+0xfc>
  400666:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40066a:	d065      	beq.n	400738 <pio_set_peripheral+0x104>
  40066c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400670:	d803      	bhi.n	40067a <pio_set_peripheral+0x46>
  400672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400676:	d04a      	beq.n	40070e <pio_set_peripheral+0xda>
  400678:	e05a      	b.n	400730 <pio_set_peripheral+0xfc>
  40067a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40067e:	d05b      	beq.n	400738 <pio_set_peripheral+0x104>
  400680:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400684:	d058      	beq.n	400738 <pio_set_peripheral+0x104>
  400686:	e053      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40068c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40068e:	68fb      	ldr	r3, [r7, #12]
  400690:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	43d9      	mvns	r1, r3
  400696:	697b      	ldr	r3, [r7, #20]
  400698:	400b      	ands	r3, r1
  40069a:	401a      	ands	r2, r3
  40069c:	68fb      	ldr	r3, [r7, #12]
  40069e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006aa:	687b      	ldr	r3, [r7, #4]
  4006ac:	43d9      	mvns	r1, r3
  4006ae:	697b      	ldr	r3, [r7, #20]
  4006b0:	400b      	ands	r3, r1
  4006b2:	401a      	ands	r2, r3
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006b8:	e03a      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006be:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006c0:	687a      	ldr	r2, [r7, #4]
  4006c2:	697b      	ldr	r3, [r7, #20]
  4006c4:	431a      	orrs	r2, r3
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006d0:	68fb      	ldr	r3, [r7, #12]
  4006d2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006d4:	687b      	ldr	r3, [r7, #4]
  4006d6:	43d9      	mvns	r1, r3
  4006d8:	697b      	ldr	r3, [r7, #20]
  4006da:	400b      	ands	r3, r1
  4006dc:	401a      	ands	r2, r3
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006e2:	e025      	b.n	400730 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006e4:	68fb      	ldr	r3, [r7, #12]
  4006e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006e8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	43d9      	mvns	r1, r3
  4006f2:	697b      	ldr	r3, [r7, #20]
  4006f4:	400b      	ands	r3, r1
  4006f6:	401a      	ands	r2, r3
  4006f8:	68fb      	ldr	r3, [r7, #12]
  4006fa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400700:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400702:	687a      	ldr	r2, [r7, #4]
  400704:	697b      	ldr	r3, [r7, #20]
  400706:	431a      	orrs	r2, r3
  400708:	68fb      	ldr	r3, [r7, #12]
  40070a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40070c:	e010      	b.n	400730 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40070e:	68fb      	ldr	r3, [r7, #12]
  400710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400712:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400714:	687a      	ldr	r2, [r7, #4]
  400716:	697b      	ldr	r3, [r7, #20]
  400718:	431a      	orrs	r2, r3
  40071a:	68fb      	ldr	r3, [r7, #12]
  40071c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400722:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400724:	687a      	ldr	r2, [r7, #4]
  400726:	697b      	ldr	r3, [r7, #20]
  400728:	431a      	orrs	r2, r3
  40072a:	68fb      	ldr	r3, [r7, #12]
  40072c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40072e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400730:	68fb      	ldr	r3, [r7, #12]
  400732:	687a      	ldr	r2, [r7, #4]
  400734:	605a      	str	r2, [r3, #4]
  400736:	e000      	b.n	40073a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  400738:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40073a:	371c      	adds	r7, #28
  40073c:	46bd      	mov	sp, r7
  40073e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400742:	4770      	bx	lr

00400744 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400744:	b580      	push	{r7, lr}
  400746:	b084      	sub	sp, #16
  400748:	af00      	add	r7, sp, #0
  40074a:	60f8      	str	r0, [r7, #12]
  40074c:	60b9      	str	r1, [r7, #8]
  40074e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400750:	68f8      	ldr	r0, [r7, #12]
  400752:	68b9      	ldr	r1, [r7, #8]
  400754:	4b18      	ldr	r3, [pc, #96]	; (4007b8 <pio_set_input+0x74>)
  400756:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	f003 0301 	and.w	r3, r3, #1
  40075e:	68f8      	ldr	r0, [r7, #12]
  400760:	68b9      	ldr	r1, [r7, #8]
  400762:	461a      	mov	r2, r3
  400764:	4b15      	ldr	r3, [pc, #84]	; (4007bc <pio_set_input+0x78>)
  400766:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	f003 030a 	and.w	r3, r3, #10
  40076e:	2b00      	cmp	r3, #0
  400770:	d003      	beq.n	40077a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	68ba      	ldr	r2, [r7, #8]
  400776:	621a      	str	r2, [r3, #32]
  400778:	e002      	b.n	400780 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	f003 0302 	and.w	r3, r3, #2
  400786:	2b00      	cmp	r3, #0
  400788:	d004      	beq.n	400794 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400792:	e008      	b.n	4007a6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	f003 0308 	and.w	r3, r3, #8
  40079a:	2b00      	cmp	r3, #0
  40079c:	d003      	beq.n	4007a6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40079e:	68fb      	ldr	r3, [r7, #12]
  4007a0:	68ba      	ldr	r2, [r7, #8]
  4007a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	68ba      	ldr	r2, [r7, #8]
  4007aa:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007ac:	68fb      	ldr	r3, [r7, #12]
  4007ae:	68ba      	ldr	r2, [r7, #8]
  4007b0:	601a      	str	r2, [r3, #0]
}
  4007b2:	3710      	adds	r7, #16
  4007b4:	46bd      	mov	sp, r7
  4007b6:	bd80      	pop	{r7, pc}
  4007b8:	00400825 	.word	0x00400825
  4007bc:	004005d1 	.word	0x004005d1

004007c0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007c0:	b580      	push	{r7, lr}
  4007c2:	b084      	sub	sp, #16
  4007c4:	af00      	add	r7, sp, #0
  4007c6:	60f8      	str	r0, [r7, #12]
  4007c8:	60b9      	str	r1, [r7, #8]
  4007ca:	607a      	str	r2, [r7, #4]
  4007cc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007ce:	68f8      	ldr	r0, [r7, #12]
  4007d0:	68b9      	ldr	r1, [r7, #8]
  4007d2:	4b12      	ldr	r3, [pc, #72]	; (40081c <pio_set_output+0x5c>)
  4007d4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007d6:	68f8      	ldr	r0, [r7, #12]
  4007d8:	68b9      	ldr	r1, [r7, #8]
  4007da:	69ba      	ldr	r2, [r7, #24]
  4007dc:	4b10      	ldr	r3, [pc, #64]	; (400820 <pio_set_output+0x60>)
  4007de:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007e0:	683b      	ldr	r3, [r7, #0]
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	d003      	beq.n	4007ee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4007e6:	68fb      	ldr	r3, [r7, #12]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	651a      	str	r2, [r3, #80]	; 0x50
  4007ec:	e002      	b.n	4007f4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	68ba      	ldr	r2, [r7, #8]
  4007f2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4007f4:	687b      	ldr	r3, [r7, #4]
  4007f6:	2b00      	cmp	r3, #0
  4007f8:	d003      	beq.n	400802 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4007fa:	68fb      	ldr	r3, [r7, #12]
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	631a      	str	r2, [r3, #48]	; 0x30
  400800:	e002      	b.n	400808 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	68ba      	ldr	r2, [r7, #8]
  400806:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400808:	68fb      	ldr	r3, [r7, #12]
  40080a:	68ba      	ldr	r2, [r7, #8]
  40080c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	68ba      	ldr	r2, [r7, #8]
  400812:	601a      	str	r2, [r3, #0]
}
  400814:	3710      	adds	r7, #16
  400816:	46bd      	mov	sp, r7
  400818:	bd80      	pop	{r7, pc}
  40081a:	bf00      	nop
  40081c:	00400825 	.word	0x00400825
  400820:	004005d1 	.word	0x004005d1

00400824 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400824:	b480      	push	{r7}
  400826:	b083      	sub	sp, #12
  400828:	af00      	add	r7, sp, #0
  40082a:	6078      	str	r0, [r7, #4]
  40082c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40082e:	687b      	ldr	r3, [r7, #4]
  400830:	683a      	ldr	r2, [r7, #0]
  400832:	645a      	str	r2, [r3, #68]	; 0x44
}
  400834:	370c      	adds	r7, #12
  400836:	46bd      	mov	sp, r7
  400838:	f85d 7b04 	ldr.w	r7, [sp], #4
  40083c:	4770      	bx	lr
  40083e:	bf00      	nop

00400840 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40084c:	4618      	mov	r0, r3
  40084e:	370c      	adds	r7, #12
  400850:	46bd      	mov	sp, r7
  400852:	f85d 7b04 	ldr.w	r7, [sp], #4
  400856:	4770      	bx	lr

00400858 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400864:	4618      	mov	r0, r3
  400866:	370c      	adds	r7, #12
  400868:	46bd      	mov	sp, r7
  40086a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40086e:	4770      	bx	lr

00400870 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400870:	b590      	push	{r4, r7, lr}
  400872:	b087      	sub	sp, #28
  400874:	af02      	add	r7, sp, #8
  400876:	6078      	str	r0, [r7, #4]
  400878:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40087a:	6878      	ldr	r0, [r7, #4]
  40087c:	4b65      	ldr	r3, [pc, #404]	; (400a14 <pio_configure_pin+0x1a4>)
  40087e:	4798      	blx	r3
  400880:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400882:	683b      	ldr	r3, [r7, #0]
  400884:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400888:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40088c:	d06b      	beq.n	400966 <pio_configure_pin+0xf6>
  40088e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400892:	d809      	bhi.n	4008a8 <pio_configure_pin+0x38>
  400894:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400898:	d02d      	beq.n	4008f6 <pio_configure_pin+0x86>
  40089a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40089e:	d046      	beq.n	40092e <pio_configure_pin+0xbe>
  4008a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4008a4:	d00b      	beq.n	4008be <pio_configure_pin+0x4e>
  4008a6:	e0ae      	b.n	400a06 <pio_configure_pin+0x196>
  4008a8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4008ac:	f000 8083 	beq.w	4009b6 <pio_configure_pin+0x146>
  4008b0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4008b4:	d07f      	beq.n	4009b6 <pio_configure_pin+0x146>
  4008b6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4008ba:	d070      	beq.n	40099e <pio_configure_pin+0x12e>
  4008bc:	e0a3      	b.n	400a06 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	f003 031f 	and.w	r3, r3, #31
  4008c4:	2201      	movs	r2, #1
  4008c6:	fa02 f303 	lsl.w	r3, r2, r3
  4008ca:	68f8      	ldr	r0, [r7, #12]
  4008cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4008d0:	461a      	mov	r2, r3
  4008d2:	4b51      	ldr	r3, [pc, #324]	; (400a18 <pio_configure_pin+0x1a8>)
  4008d4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008d6:	687b      	ldr	r3, [r7, #4]
  4008d8:	f003 031f 	and.w	r3, r3, #31
  4008dc:	2201      	movs	r2, #1
  4008de:	fa02 f303 	lsl.w	r3, r2, r3
  4008e2:	461a      	mov	r2, r3
  4008e4:	683b      	ldr	r3, [r7, #0]
  4008e6:	f003 0301 	and.w	r3, r3, #1
  4008ea:	68f8      	ldr	r0, [r7, #12]
  4008ec:	4611      	mov	r1, r2
  4008ee:	461a      	mov	r2, r3
  4008f0:	4b4a      	ldr	r3, [pc, #296]	; (400a1c <pio_configure_pin+0x1ac>)
  4008f2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008f4:	e089      	b.n	400a0a <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	f003 031f 	and.w	r3, r3, #31
  4008fc:	2201      	movs	r2, #1
  4008fe:	fa02 f303 	lsl.w	r3, r2, r3
  400902:	68f8      	ldr	r0, [r7, #12]
  400904:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400908:	461a      	mov	r2, r3
  40090a:	4b43      	ldr	r3, [pc, #268]	; (400a18 <pio_configure_pin+0x1a8>)
  40090c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	f003 031f 	and.w	r3, r3, #31
  400914:	2201      	movs	r2, #1
  400916:	fa02 f303 	lsl.w	r3, r2, r3
  40091a:	461a      	mov	r2, r3
  40091c:	683b      	ldr	r3, [r7, #0]
  40091e:	f003 0301 	and.w	r3, r3, #1
  400922:	68f8      	ldr	r0, [r7, #12]
  400924:	4611      	mov	r1, r2
  400926:	461a      	mov	r2, r3
  400928:	4b3c      	ldr	r3, [pc, #240]	; (400a1c <pio_configure_pin+0x1ac>)
  40092a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40092c:	e06d      	b.n	400a0a <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40092e:	687b      	ldr	r3, [r7, #4]
  400930:	f003 031f 	and.w	r3, r3, #31
  400934:	2201      	movs	r2, #1
  400936:	fa02 f303 	lsl.w	r3, r2, r3
  40093a:	68f8      	ldr	r0, [r7, #12]
  40093c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400940:	461a      	mov	r2, r3
  400942:	4b35      	ldr	r3, [pc, #212]	; (400a18 <pio_configure_pin+0x1a8>)
  400944:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400946:	687b      	ldr	r3, [r7, #4]
  400948:	f003 031f 	and.w	r3, r3, #31
  40094c:	2201      	movs	r2, #1
  40094e:	fa02 f303 	lsl.w	r3, r2, r3
  400952:	461a      	mov	r2, r3
  400954:	683b      	ldr	r3, [r7, #0]
  400956:	f003 0301 	and.w	r3, r3, #1
  40095a:	68f8      	ldr	r0, [r7, #12]
  40095c:	4611      	mov	r1, r2
  40095e:	461a      	mov	r2, r3
  400960:	4b2e      	ldr	r3, [pc, #184]	; (400a1c <pio_configure_pin+0x1ac>)
  400962:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400964:	e051      	b.n	400a0a <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400966:	687b      	ldr	r3, [r7, #4]
  400968:	f003 031f 	and.w	r3, r3, #31
  40096c:	2201      	movs	r2, #1
  40096e:	fa02 f303 	lsl.w	r3, r2, r3
  400972:	68f8      	ldr	r0, [r7, #12]
  400974:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400978:	461a      	mov	r2, r3
  40097a:	4b27      	ldr	r3, [pc, #156]	; (400a18 <pio_configure_pin+0x1a8>)
  40097c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40097e:	687b      	ldr	r3, [r7, #4]
  400980:	f003 031f 	and.w	r3, r3, #31
  400984:	2201      	movs	r2, #1
  400986:	fa02 f303 	lsl.w	r3, r2, r3
  40098a:	461a      	mov	r2, r3
  40098c:	683b      	ldr	r3, [r7, #0]
  40098e:	f003 0301 	and.w	r3, r3, #1
  400992:	68f8      	ldr	r0, [r7, #12]
  400994:	4611      	mov	r1, r2
  400996:	461a      	mov	r2, r3
  400998:	4b20      	ldr	r3, [pc, #128]	; (400a1c <pio_configure_pin+0x1ac>)
  40099a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40099c:	e035      	b.n	400a0a <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40099e:	687b      	ldr	r3, [r7, #4]
  4009a0:	f003 031f 	and.w	r3, r3, #31
  4009a4:	2201      	movs	r2, #1
  4009a6:	fa02 f303 	lsl.w	r3, r2, r3
  4009aa:	68f8      	ldr	r0, [r7, #12]
  4009ac:	4619      	mov	r1, r3
  4009ae:	683a      	ldr	r2, [r7, #0]
  4009b0:	4b1b      	ldr	r3, [pc, #108]	; (400a20 <pio_configure_pin+0x1b0>)
  4009b2:	4798      	blx	r3
		break;
  4009b4:	e029      	b.n	400a0a <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009b6:	687b      	ldr	r3, [r7, #4]
  4009b8:	f003 031f 	and.w	r3, r3, #31
  4009bc:	2201      	movs	r2, #1
  4009be:	fa02 f303 	lsl.w	r3, r2, r3
  4009c2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4009c4:	683b      	ldr	r3, [r7, #0]
  4009c6:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009ca:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009ce:	bf0c      	ite	eq
  4009d0:	2301      	moveq	r3, #1
  4009d2:	2300      	movne	r3, #0
  4009d4:	b2db      	uxtb	r3, r3
  4009d6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4009d8:	683b      	ldr	r3, [r7, #0]
  4009da:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009de:	2b00      	cmp	r3, #0
  4009e0:	bf14      	ite	ne
  4009e2:	2301      	movne	r3, #1
  4009e4:	2300      	moveq	r3, #0
  4009e6:	b2db      	uxtb	r3, r3
  4009e8:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4009ea:	683b      	ldr	r3, [r7, #0]
  4009ec:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4009f0:	2b00      	cmp	r3, #0
  4009f2:	bf14      	ite	ne
  4009f4:	2301      	movne	r3, #1
  4009f6:	2300      	moveq	r3, #0
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	9300      	str	r3, [sp, #0]
  4009fc:	68f8      	ldr	r0, [r7, #12]
  4009fe:	4623      	mov	r3, r4
  400a00:	4c08      	ldr	r4, [pc, #32]	; (400a24 <pio_configure_pin+0x1b4>)
  400a02:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400a04:	e001      	b.n	400a0a <pio_configure_pin+0x19a>

	default:
		return 0;
  400a06:	2300      	movs	r3, #0
  400a08:	e000      	b.n	400a0c <pio_configure_pin+0x19c>
	}

	return 1;
  400a0a:	2301      	movs	r3, #1
}
  400a0c:	4618      	mov	r0, r3
  400a0e:	3714      	adds	r7, #20
  400a10:	46bd      	mov	sp, r7
  400a12:	bd90      	pop	{r4, r7, pc}
  400a14:	00400b55 	.word	0x00400b55
  400a18:	00400635 	.word	0x00400635
  400a1c:	004005d1 	.word	0x004005d1
  400a20:	00400745 	.word	0x00400745
  400a24:	004007c1 	.word	0x004007c1

00400a28 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  400a28:	b590      	push	{r4, r7, lr}
  400a2a:	b087      	sub	sp, #28
  400a2c:	af02      	add	r7, sp, #8
  400a2e:	60f8      	str	r0, [r7, #12]
  400a30:	60b9      	str	r1, [r7, #8]
  400a32:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400a34:	687b      	ldr	r3, [r7, #4]
  400a36:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400a3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a3e:	d043      	beq.n	400ac8 <pio_configure_pin_group+0xa0>
  400a40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a44:	d809      	bhi.n	400a5a <pio_configure_pin_group+0x32>
  400a46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400a4a:	d01f      	beq.n	400a8c <pio_configure_pin_group+0x64>
  400a4c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400a50:	d02b      	beq.n	400aaa <pio_configure_pin_group+0x82>
  400a52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400a56:	d00a      	beq.n	400a6e <pio_configure_pin_group+0x46>
  400a58:	e06d      	b.n	400b36 <pio_configure_pin_group+0x10e>
  400a5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a5e:	d048      	beq.n	400af2 <pio_configure_pin_group+0xca>
  400a60:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a64:	d045      	beq.n	400af2 <pio_configure_pin_group+0xca>
  400a66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400a6a:	d03c      	beq.n	400ae6 <pio_configure_pin_group+0xbe>
  400a6c:	e063      	b.n	400b36 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400a6e:	68f8      	ldr	r0, [r7, #12]
  400a70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a74:	68ba      	ldr	r2, [r7, #8]
  400a76:	4b33      	ldr	r3, [pc, #204]	; (400b44 <pio_configure_pin_group+0x11c>)
  400a78:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a7a:	687b      	ldr	r3, [r7, #4]
  400a7c:	f003 0301 	and.w	r3, r3, #1
  400a80:	68f8      	ldr	r0, [r7, #12]
  400a82:	68b9      	ldr	r1, [r7, #8]
  400a84:	461a      	mov	r2, r3
  400a86:	4b30      	ldr	r3, [pc, #192]	; (400b48 <pio_configure_pin_group+0x120>)
  400a88:	4798      	blx	r3
		break;
  400a8a:	e056      	b.n	400b3a <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400a8c:	68f8      	ldr	r0, [r7, #12]
  400a8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a92:	68ba      	ldr	r2, [r7, #8]
  400a94:	4b2b      	ldr	r3, [pc, #172]	; (400b44 <pio_configure_pin_group+0x11c>)
  400a96:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a98:	687b      	ldr	r3, [r7, #4]
  400a9a:	f003 0301 	and.w	r3, r3, #1
  400a9e:	68f8      	ldr	r0, [r7, #12]
  400aa0:	68b9      	ldr	r1, [r7, #8]
  400aa2:	461a      	mov	r2, r3
  400aa4:	4b28      	ldr	r3, [pc, #160]	; (400b48 <pio_configure_pin_group+0x120>)
  400aa6:	4798      	blx	r3
		break;
  400aa8:	e047      	b.n	400b3a <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400aaa:	68f8      	ldr	r0, [r7, #12]
  400aac:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400ab0:	68ba      	ldr	r2, [r7, #8]
  400ab2:	4b24      	ldr	r3, [pc, #144]	; (400b44 <pio_configure_pin_group+0x11c>)
  400ab4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400ab6:	687b      	ldr	r3, [r7, #4]
  400ab8:	f003 0301 	and.w	r3, r3, #1
  400abc:	68f8      	ldr	r0, [r7, #12]
  400abe:	68b9      	ldr	r1, [r7, #8]
  400ac0:	461a      	mov	r2, r3
  400ac2:	4b21      	ldr	r3, [pc, #132]	; (400b48 <pio_configure_pin_group+0x120>)
  400ac4:	4798      	blx	r3
		break;
  400ac6:	e038      	b.n	400b3a <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400ac8:	68f8      	ldr	r0, [r7, #12]
  400aca:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400ace:	68ba      	ldr	r2, [r7, #8]
  400ad0:	4b1c      	ldr	r3, [pc, #112]	; (400b44 <pio_configure_pin_group+0x11c>)
  400ad2:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400ad4:	687b      	ldr	r3, [r7, #4]
  400ad6:	f003 0301 	and.w	r3, r3, #1
  400ada:	68f8      	ldr	r0, [r7, #12]
  400adc:	68b9      	ldr	r1, [r7, #8]
  400ade:	461a      	mov	r2, r3
  400ae0:	4b19      	ldr	r3, [pc, #100]	; (400b48 <pio_configure_pin_group+0x120>)
  400ae2:	4798      	blx	r3
		break;
  400ae4:	e029      	b.n	400b3a <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400ae6:	68f8      	ldr	r0, [r7, #12]
  400ae8:	68b9      	ldr	r1, [r7, #8]
  400aea:	687a      	ldr	r2, [r7, #4]
  400aec:	4b17      	ldr	r3, [pc, #92]	; (400b4c <pio_configure_pin_group+0x124>)
  400aee:	4798      	blx	r3
		break;
  400af0:	e023      	b.n	400b3a <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400af2:	687b      	ldr	r3, [r7, #4]
  400af4:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400af8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400afc:	bf0c      	ite	eq
  400afe:	2301      	moveq	r3, #1
  400b00:	2300      	movne	r3, #0
  400b02:	b2db      	uxtb	r3, r3
  400b04:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  400b06:	687b      	ldr	r3, [r7, #4]
  400b08:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400b0c:	2b00      	cmp	r3, #0
  400b0e:	bf14      	ite	ne
  400b10:	2301      	movne	r3, #1
  400b12:	2300      	moveq	r3, #0
  400b14:	b2db      	uxtb	r3, r3
  400b16:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400b1e:	2b00      	cmp	r3, #0
  400b20:	bf14      	ite	ne
  400b22:	2301      	movne	r3, #1
  400b24:	2300      	moveq	r3, #0
  400b26:	b2db      	uxtb	r3, r3
  400b28:	9300      	str	r3, [sp, #0]
  400b2a:	68f8      	ldr	r0, [r7, #12]
  400b2c:	68b9      	ldr	r1, [r7, #8]
  400b2e:	4623      	mov	r3, r4
  400b30:	4c07      	ldr	r4, [pc, #28]	; (400b50 <pio_configure_pin_group+0x128>)
  400b32:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400b34:	e001      	b.n	400b3a <pio_configure_pin_group+0x112>

	default:
		return 0;
  400b36:	2300      	movs	r3, #0
  400b38:	e000      	b.n	400b3c <pio_configure_pin_group+0x114>
	}

	return 1;
  400b3a:	2301      	movs	r3, #1
}
  400b3c:	4618      	mov	r0, r3
  400b3e:	3714      	adds	r7, #20
  400b40:	46bd      	mov	sp, r7
  400b42:	bd90      	pop	{r4, r7, pc}
  400b44:	00400635 	.word	0x00400635
  400b48:	004005d1 	.word	0x004005d1
  400b4c:	00400745 	.word	0x00400745
  400b50:	004007c1 	.word	0x004007c1

00400b54 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400b54:	b480      	push	{r7}
  400b56:	b085      	sub	sp, #20
  400b58:	af00      	add	r7, sp, #0
  400b5a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400b5c:	687b      	ldr	r3, [r7, #4]
  400b5e:	095b      	lsrs	r3, r3, #5
  400b60:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400b64:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400b68:	025b      	lsls	r3, r3, #9
  400b6a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400b6c:	68fb      	ldr	r3, [r7, #12]
}
  400b6e:	4618      	mov	r0, r3
  400b70:	3714      	adds	r7, #20
  400b72:	46bd      	mov	sp, r7
  400b74:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b78:	4770      	bx	lr
  400b7a:	bf00      	nop

00400b7c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b7c:	b580      	push	{r7, lr}
  400b7e:	b084      	sub	sp, #16
  400b80:	af00      	add	r7, sp, #0
  400b82:	6078      	str	r0, [r7, #4]
  400b84:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b86:	6878      	ldr	r0, [r7, #4]
  400b88:	4b2a      	ldr	r3, [pc, #168]	; (400c34 <pio_handler_process+0xb8>)
  400b8a:	4798      	blx	r3
  400b8c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b8e:	6878      	ldr	r0, [r7, #4]
  400b90:	4b29      	ldr	r3, [pc, #164]	; (400c38 <pio_handler_process+0xbc>)
  400b92:	4798      	blx	r3
  400b94:	4602      	mov	r2, r0
  400b96:	68fb      	ldr	r3, [r7, #12]
  400b98:	4013      	ands	r3, r2
  400b9a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b9c:	68fb      	ldr	r3, [r7, #12]
  400b9e:	2b00      	cmp	r3, #0
  400ba0:	d038      	beq.n	400c14 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400ba2:	2300      	movs	r3, #0
  400ba4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400ba6:	e032      	b.n	400c0e <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400ba8:	4a24      	ldr	r2, [pc, #144]	; (400c3c <pio_handler_process+0xc0>)
  400baa:	68bb      	ldr	r3, [r7, #8]
  400bac:	011b      	lsls	r3, r3, #4
  400bae:	4413      	add	r3, r2
  400bb0:	681a      	ldr	r2, [r3, #0]
  400bb2:	683b      	ldr	r3, [r7, #0]
  400bb4:	429a      	cmp	r2, r3
  400bb6:	d123      	bne.n	400c00 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400bb8:	4a20      	ldr	r2, [pc, #128]	; (400c3c <pio_handler_process+0xc0>)
  400bba:	68bb      	ldr	r3, [r7, #8]
  400bbc:	011b      	lsls	r3, r3, #4
  400bbe:	4413      	add	r3, r2
  400bc0:	685a      	ldr	r2, [r3, #4]
  400bc2:	68fb      	ldr	r3, [r7, #12]
  400bc4:	4013      	ands	r3, r2
  400bc6:	2b00      	cmp	r3, #0
  400bc8:	d01a      	beq.n	400c00 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400bca:	4a1c      	ldr	r2, [pc, #112]	; (400c3c <pio_handler_process+0xc0>)
  400bcc:	68bb      	ldr	r3, [r7, #8]
  400bce:	011b      	lsls	r3, r3, #4
  400bd0:	4413      	add	r3, r2
  400bd2:	3308      	adds	r3, #8
  400bd4:	685b      	ldr	r3, [r3, #4]
  400bd6:	4919      	ldr	r1, [pc, #100]	; (400c3c <pio_handler_process+0xc0>)
  400bd8:	68ba      	ldr	r2, [r7, #8]
  400bda:	0112      	lsls	r2, r2, #4
  400bdc:	440a      	add	r2, r1
  400bde:	6810      	ldr	r0, [r2, #0]
  400be0:	4916      	ldr	r1, [pc, #88]	; (400c3c <pio_handler_process+0xc0>)
  400be2:	68ba      	ldr	r2, [r7, #8]
  400be4:	0112      	lsls	r2, r2, #4
  400be6:	440a      	add	r2, r1
  400be8:	6852      	ldr	r2, [r2, #4]
  400bea:	4611      	mov	r1, r2
  400bec:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400bee:	4a13      	ldr	r2, [pc, #76]	; (400c3c <pio_handler_process+0xc0>)
  400bf0:	68bb      	ldr	r3, [r7, #8]
  400bf2:	011b      	lsls	r3, r3, #4
  400bf4:	4413      	add	r3, r2
  400bf6:	685b      	ldr	r3, [r3, #4]
  400bf8:	43db      	mvns	r3, r3
  400bfa:	68fa      	ldr	r2, [r7, #12]
  400bfc:	4013      	ands	r3, r2
  400bfe:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400c00:	68bb      	ldr	r3, [r7, #8]
  400c02:	3301      	adds	r3, #1
  400c04:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c06:	68bb      	ldr	r3, [r7, #8]
  400c08:	2b06      	cmp	r3, #6
  400c0a:	d900      	bls.n	400c0e <pio_handler_process+0x92>
				break;
  400c0c:	e002      	b.n	400c14 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400c0e:	68fb      	ldr	r3, [r7, #12]
  400c10:	2b00      	cmp	r3, #0
  400c12:	d1c9      	bne.n	400ba8 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400c14:	4b0a      	ldr	r3, [pc, #40]	; (400c40 <pio_handler_process+0xc4>)
  400c16:	681b      	ldr	r3, [r3, #0]
  400c18:	2b00      	cmp	r3, #0
  400c1a:	d007      	beq.n	400c2c <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400c1c:	4b09      	ldr	r3, [pc, #36]	; (400c44 <pio_handler_process+0xc8>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	2b00      	cmp	r3, #0
  400c22:	d003      	beq.n	400c2c <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400c24:	4b07      	ldr	r3, [pc, #28]	; (400c44 <pio_handler_process+0xc8>)
  400c26:	681b      	ldr	r3, [r3, #0]
  400c28:	6878      	ldr	r0, [r7, #4]
  400c2a:	4798      	blx	r3
		}
	}
#endif
}
  400c2c:	3710      	adds	r7, #16
  400c2e:	46bd      	mov	sp, r7
  400c30:	bd80      	pop	{r7, pc}
  400c32:	bf00      	nop
  400c34:	00400841 	.word	0x00400841
  400c38:	00400859 	.word	0x00400859
  400c3c:	20000888 	.word	0x20000888
  400c40:	20000944 	.word	0x20000944
  400c44:	200008f8 	.word	0x200008f8

00400c48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c48:	b580      	push	{r7, lr}
  400c4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c4c:	4802      	ldr	r0, [pc, #8]	; (400c58 <PIOA_Handler+0x10>)
  400c4e:	210b      	movs	r1, #11
  400c50:	4b02      	ldr	r3, [pc, #8]	; (400c5c <PIOA_Handler+0x14>)
  400c52:	4798      	blx	r3
}
  400c54:	bd80      	pop	{r7, pc}
  400c56:	bf00      	nop
  400c58:	400e0e00 	.word	0x400e0e00
  400c5c:	00400b7d 	.word	0x00400b7d

00400c60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c60:	b580      	push	{r7, lr}
  400c62:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400c64:	4802      	ldr	r0, [pc, #8]	; (400c70 <PIOB_Handler+0x10>)
  400c66:	210c      	movs	r1, #12
  400c68:	4b02      	ldr	r3, [pc, #8]	; (400c74 <PIOB_Handler+0x14>)
  400c6a:	4798      	blx	r3
}
  400c6c:	bd80      	pop	{r7, pc}
  400c6e:	bf00      	nop
  400c70:	400e1000 	.word	0x400e1000
  400c74:	00400b7d 	.word	0x00400b7d

00400c78 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400c7c:	4802      	ldr	r0, [pc, #8]	; (400c88 <PIOC_Handler+0x10>)
  400c7e:	210d      	movs	r1, #13
  400c80:	4b02      	ldr	r3, [pc, #8]	; (400c8c <PIOC_Handler+0x14>)
  400c82:	4798      	blx	r3
}
  400c84:	bd80      	pop	{r7, pc}
  400c86:	bf00      	nop
  400c88:	400e1200 	.word	0x400e1200
  400c8c:	00400b7d 	.word	0x00400b7d

00400c90 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c90:	b480      	push	{r7}
  400c92:	b085      	sub	sp, #20
  400c94:	af00      	add	r7, sp, #0
  400c96:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c98:	491d      	ldr	r1, [pc, #116]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400c9a:	4b1d      	ldr	r3, [pc, #116]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ca2:	687b      	ldr	r3, [r7, #4]
  400ca4:	4313      	orrs	r3, r2
  400ca6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400ca8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cac:	60fb      	str	r3, [r7, #12]
  400cae:	e007      	b.n	400cc0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400cb0:	68fb      	ldr	r3, [r7, #12]
  400cb2:	2b00      	cmp	r3, #0
  400cb4:	d101      	bne.n	400cba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400cb6:	2301      	movs	r3, #1
  400cb8:	e023      	b.n	400d02 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400cba:	68fb      	ldr	r3, [r7, #12]
  400cbc:	3b01      	subs	r3, #1
  400cbe:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cc0:	4b13      	ldr	r3, [pc, #76]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cc4:	f003 0308 	and.w	r3, r3, #8
  400cc8:	2b00      	cmp	r3, #0
  400cca:	d0f1      	beq.n	400cb0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400ccc:	4a10      	ldr	r2, [pc, #64]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cce:	4b10      	ldr	r3, [pc, #64]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400cd2:	f023 0303 	bic.w	r3, r3, #3
  400cd6:	f043 0302 	orr.w	r3, r3, #2
  400cda:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cdc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400ce0:	60fb      	str	r3, [r7, #12]
  400ce2:	e007      	b.n	400cf4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ce4:	68fb      	ldr	r3, [r7, #12]
  400ce6:	2b00      	cmp	r3, #0
  400ce8:	d101      	bne.n	400cee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400cea:	2301      	movs	r3, #1
  400cec:	e009      	b.n	400d02 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400cee:	68fb      	ldr	r3, [r7, #12]
  400cf0:	3b01      	subs	r3, #1
  400cf2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cf4:	4b06      	ldr	r3, [pc, #24]	; (400d10 <pmc_switch_mck_to_pllack+0x80>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0308 	and.w	r3, r3, #8
  400cfc:	2b00      	cmp	r3, #0
  400cfe:	d0f1      	beq.n	400ce4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400d00:	2300      	movs	r3, #0
}
  400d02:	4618      	mov	r0, r3
  400d04:	3714      	adds	r7, #20
  400d06:	46bd      	mov	sp, r7
  400d08:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d0c:	4770      	bx	lr
  400d0e:	bf00      	nop
  400d10:	400e0400 	.word	0x400e0400

00400d14 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400d14:	b480      	push	{r7}
  400d16:	b083      	sub	sp, #12
  400d18:	af00      	add	r7, sp, #0
  400d1a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400d1c:	687b      	ldr	r3, [r7, #4]
  400d1e:	2b01      	cmp	r3, #1
  400d20:	d107      	bne.n	400d32 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400d22:	4a08      	ldr	r2, [pc, #32]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d24:	4b07      	ldr	r3, [pc, #28]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d26:	689b      	ldr	r3, [r3, #8]
  400d28:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400d2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400d30:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400d32:	4b04      	ldr	r3, [pc, #16]	; (400d44 <pmc_switch_sclk_to_32kxtal+0x30>)
  400d34:	4a04      	ldr	r2, [pc, #16]	; (400d48 <pmc_switch_sclk_to_32kxtal+0x34>)
  400d36:	601a      	str	r2, [r3, #0]
}
  400d38:	370c      	adds	r7, #12
  400d3a:	46bd      	mov	sp, r7
  400d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d40:	4770      	bx	lr
  400d42:	bf00      	nop
  400d44:	400e1410 	.word	0x400e1410
  400d48:	a5000008 	.word	0xa5000008

00400d4c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400d4c:	b480      	push	{r7}
  400d4e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400d50:	4b09      	ldr	r3, [pc, #36]	; (400d78 <pmc_osc_is_ready_32kxtal+0x2c>)
  400d52:	695b      	ldr	r3, [r3, #20]
  400d54:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400d58:	2b00      	cmp	r3, #0
  400d5a:	d007      	beq.n	400d6c <pmc_osc_is_ready_32kxtal+0x20>
  400d5c:	4b07      	ldr	r3, [pc, #28]	; (400d7c <pmc_osc_is_ready_32kxtal+0x30>)
  400d5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400d64:	2b00      	cmp	r3, #0
  400d66:	d001      	beq.n	400d6c <pmc_osc_is_ready_32kxtal+0x20>
  400d68:	2301      	movs	r3, #1
  400d6a:	e000      	b.n	400d6e <pmc_osc_is_ready_32kxtal+0x22>
  400d6c:	2300      	movs	r3, #0
}
  400d6e:	4618      	mov	r0, r3
  400d70:	46bd      	mov	sp, r7
  400d72:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d76:	4770      	bx	lr
  400d78:	400e1410 	.word	0x400e1410
  400d7c:	400e0400 	.word	0x400e0400

00400d80 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400d80:	b480      	push	{r7}
  400d82:	b083      	sub	sp, #12
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d88:	4a18      	ldr	r2, [pc, #96]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d8a:	4b18      	ldr	r3, [pc, #96]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d8c:	6a1b      	ldr	r3, [r3, #32]
  400d8e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d92:	f043 0308 	orr.w	r3, r3, #8
  400d96:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d98:	bf00      	nop
  400d9a:	4b14      	ldr	r3, [pc, #80]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400d9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400da2:	2b00      	cmp	r3, #0
  400da4:	d0f9      	beq.n	400d9a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400da6:	4911      	ldr	r1, [pc, #68]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400da8:	4b10      	ldr	r3, [pc, #64]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400daa:	6a1b      	ldr	r3, [r3, #32]
  400dac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400db4:	687a      	ldr	r2, [r7, #4]
  400db6:	4313      	orrs	r3, r2
  400db8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400dbc:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400dbe:	bf00      	nop
  400dc0:	4b0a      	ldr	r3, [pc, #40]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dc4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400dc8:	2b00      	cmp	r3, #0
  400dca:	d0f9      	beq.n	400dc0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400dcc:	4a07      	ldr	r2, [pc, #28]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dce:	4b07      	ldr	r3, [pc, #28]	; (400dec <pmc_switch_mainck_to_fastrc+0x6c>)
  400dd0:	6a1b      	ldr	r3, [r3, #32]
  400dd2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400dd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400dda:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400dde:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400de0:	370c      	adds	r7, #12
  400de2:	46bd      	mov	sp, r7
  400de4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de8:	4770      	bx	lr
  400dea:	bf00      	nop
  400dec:	400e0400 	.word	0x400e0400

00400df0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400df0:	b480      	push	{r7}
  400df2:	b083      	sub	sp, #12
  400df4:	af00      	add	r7, sp, #0
  400df6:	6078      	str	r0, [r7, #4]
  400df8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400dfa:	687b      	ldr	r3, [r7, #4]
  400dfc:	2b00      	cmp	r3, #0
  400dfe:	d008      	beq.n	400e12 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e00:	4916      	ldr	r1, [pc, #88]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e02:	4b16      	ldr	r3, [pc, #88]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e04:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e06:	4a16      	ldr	r2, [pc, #88]	; (400e60 <pmc_switch_mainck_to_xtal+0x70>)
  400e08:	401a      	ands	r2, r3
  400e0a:	4b16      	ldr	r3, [pc, #88]	; (400e64 <pmc_switch_mainck_to_xtal+0x74>)
  400e0c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e0e:	620b      	str	r3, [r1, #32]
  400e10:	e01e      	b.n	400e50 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e12:	4912      	ldr	r1, [pc, #72]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e14:	4b11      	ldr	r3, [pc, #68]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e16:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e18:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400e1c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e20:	683a      	ldr	r2, [r7, #0]
  400e22:	0212      	lsls	r2, r2, #8
  400e24:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e26:	4313      	orrs	r3, r2
  400e28:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e2c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e30:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e32:	bf00      	nop
  400e34:	4b09      	ldr	r3, [pc, #36]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e38:	f003 0301 	and.w	r3, r3, #1
  400e3c:	2b00      	cmp	r3, #0
  400e3e:	d0f9      	beq.n	400e34 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e40:	4a06      	ldr	r2, [pc, #24]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e42:	4b06      	ldr	r3, [pc, #24]	; (400e5c <pmc_switch_mainck_to_xtal+0x6c>)
  400e44:	6a1b      	ldr	r3, [r3, #32]
  400e46:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e4e:	6213      	str	r3, [r2, #32]
	}
}
  400e50:	370c      	adds	r7, #12
  400e52:	46bd      	mov	sp, r7
  400e54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop
  400e5c:	400e0400 	.word	0x400e0400
  400e60:	fec8fffc 	.word	0xfec8fffc
  400e64:	01370002 	.word	0x01370002

00400e68 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400e68:	b480      	push	{r7}
  400e6a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e6c:	4b04      	ldr	r3, [pc, #16]	; (400e80 <pmc_osc_is_ready_mainck+0x18>)
  400e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400e74:	4618      	mov	r0, r3
  400e76:	46bd      	mov	sp, r7
  400e78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e7c:	4770      	bx	lr
  400e7e:	bf00      	nop
  400e80:	400e0400 	.word	0x400e0400

00400e84 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400e84:	b480      	push	{r7}
  400e86:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e88:	4b03      	ldr	r3, [pc, #12]	; (400e98 <pmc_disable_pllack+0x14>)
  400e8a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e8e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e90:	46bd      	mov	sp, r7
  400e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e96:	4770      	bx	lr
  400e98:	400e0400 	.word	0x400e0400

00400e9c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e9c:	b480      	push	{r7}
  400e9e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ea0:	4b04      	ldr	r3, [pc, #16]	; (400eb4 <pmc_is_locked_pllack+0x18>)
  400ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea4:	f003 0302 	and.w	r3, r3, #2
}
  400ea8:	4618      	mov	r0, r3
  400eaa:	46bd      	mov	sp, r7
  400eac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eb0:	4770      	bx	lr
  400eb2:	bf00      	nop
  400eb4:	400e0400 	.word	0x400e0400

00400eb8 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400eb8:	b480      	push	{r7}
  400eba:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400ebc:	4b03      	ldr	r3, [pc, #12]	; (400ecc <pmc_disable_pllbck+0x14>)
  400ebe:	2200      	movs	r2, #0
  400ec0:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400ec2:	46bd      	mov	sp, r7
  400ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ec8:	4770      	bx	lr
  400eca:	bf00      	nop
  400ecc:	400e0400 	.word	0x400e0400

00400ed0 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400ed0:	b480      	push	{r7}
  400ed2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400ed4:	4b04      	ldr	r3, [pc, #16]	; (400ee8 <pmc_is_locked_pllbck+0x18>)
  400ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ed8:	f003 0304 	and.w	r3, r3, #4
}
  400edc:	4618      	mov	r0, r3
  400ede:	46bd      	mov	sp, r7
  400ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee4:	4770      	bx	lr
  400ee6:	bf00      	nop
  400ee8:	400e0400 	.word	0x400e0400

00400eec <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400eec:	b480      	push	{r7}
  400eee:	b083      	sub	sp, #12
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400ef4:	687b      	ldr	r3, [r7, #4]
  400ef6:	2b22      	cmp	r3, #34	; 0x22
  400ef8:	d901      	bls.n	400efe <pmc_enable_periph_clk+0x12>
		return 1;
  400efa:	2301      	movs	r3, #1
  400efc:	e02f      	b.n	400f5e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400efe:	687b      	ldr	r3, [r7, #4]
  400f00:	2b1f      	cmp	r3, #31
  400f02:	d813      	bhi.n	400f2c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400f04:	4b19      	ldr	r3, [pc, #100]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f06:	699a      	ldr	r2, [r3, #24]
  400f08:	687b      	ldr	r3, [r7, #4]
  400f0a:	2101      	movs	r1, #1
  400f0c:	fa01 f303 	lsl.w	r3, r1, r3
  400f10:	401a      	ands	r2, r3
  400f12:	687b      	ldr	r3, [r7, #4]
  400f14:	2101      	movs	r1, #1
  400f16:	fa01 f303 	lsl.w	r3, r1, r3
  400f1a:	429a      	cmp	r2, r3
  400f1c:	d01e      	beq.n	400f5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400f1e:	4a13      	ldr	r2, [pc, #76]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f20:	687b      	ldr	r3, [r7, #4]
  400f22:	2101      	movs	r1, #1
  400f24:	fa01 f303 	lsl.w	r3, r1, r3
  400f28:	6113      	str	r3, [r2, #16]
  400f2a:	e017      	b.n	400f5c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	3b20      	subs	r3, #32
  400f30:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400f32:	4b0e      	ldr	r3, [pc, #56]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f34:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400f38:	687b      	ldr	r3, [r7, #4]
  400f3a:	2101      	movs	r1, #1
  400f3c:	fa01 f303 	lsl.w	r3, r1, r3
  400f40:	401a      	ands	r2, r3
  400f42:	687b      	ldr	r3, [r7, #4]
  400f44:	2101      	movs	r1, #1
  400f46:	fa01 f303 	lsl.w	r3, r1, r3
  400f4a:	429a      	cmp	r2, r3
  400f4c:	d006      	beq.n	400f5c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400f4e:	4a07      	ldr	r2, [pc, #28]	; (400f6c <pmc_enable_periph_clk+0x80>)
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2101      	movs	r1, #1
  400f54:	fa01 f303 	lsl.w	r3, r1, r3
  400f58:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400f5c:	2300      	movs	r3, #0
}
  400f5e:	4618      	mov	r0, r3
  400f60:	370c      	adds	r7, #12
  400f62:	46bd      	mov	sp, r7
  400f64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f68:	4770      	bx	lr
  400f6a:	bf00      	nop
  400f6c:	400e0400 	.word	0x400e0400

00400f70 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400f70:	b480      	push	{r7}
  400f72:	b085      	sub	sp, #20
  400f74:	af00      	add	r7, sp, #0
  400f76:	6078      	str	r0, [r7, #4]
  400f78:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400f7a:	2300      	movs	r3, #0
  400f7c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400f7e:	687b      	ldr	r3, [r7, #4]
  400f80:	22ac      	movs	r2, #172	; 0xac
  400f82:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400f84:	683b      	ldr	r3, [r7, #0]
  400f86:	681a      	ldr	r2, [r3, #0]
  400f88:	683b      	ldr	r3, [r7, #0]
  400f8a:	685b      	ldr	r3, [r3, #4]
  400f8c:	fbb2 f3f3 	udiv	r3, r2, r3
  400f90:	091b      	lsrs	r3, r3, #4
  400f92:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400f94:	68fb      	ldr	r3, [r7, #12]
  400f96:	2b00      	cmp	r3, #0
  400f98:	d003      	beq.n	400fa2 <uart_init+0x32>
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400fa0:	d301      	bcc.n	400fa6 <uart_init+0x36>
		return 1;
  400fa2:	2301      	movs	r3, #1
  400fa4:	e00f      	b.n	400fc6 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  400fa6:	687b      	ldr	r3, [r7, #4]
  400fa8:	68fa      	ldr	r2, [r7, #12]
  400faa:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400fac:	683b      	ldr	r3, [r7, #0]
  400fae:	689a      	ldr	r2, [r3, #8]
  400fb0:	687b      	ldr	r3, [r7, #4]
  400fb2:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400fb4:	687b      	ldr	r3, [r7, #4]
  400fb6:	f240 2202 	movw	r2, #514	; 0x202
  400fba:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400fbe:	687b      	ldr	r3, [r7, #4]
  400fc0:	2250      	movs	r2, #80	; 0x50
  400fc2:	601a      	str	r2, [r3, #0]

	return 0;
  400fc4:	2300      	movs	r3, #0
}
  400fc6:	4618      	mov	r0, r3
  400fc8:	3714      	adds	r7, #20
  400fca:	46bd      	mov	sp, r7
  400fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd0:	4770      	bx	lr
  400fd2:	bf00      	nop

00400fd4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400fd4:	b480      	push	{r7}
  400fd6:	b083      	sub	sp, #12
  400fd8:	af00      	add	r7, sp, #0
  400fda:	6078      	str	r0, [r7, #4]
  400fdc:	460b      	mov	r3, r1
  400fde:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400fe0:	687b      	ldr	r3, [r7, #4]
  400fe2:	695b      	ldr	r3, [r3, #20]
  400fe4:	f003 0302 	and.w	r3, r3, #2
  400fe8:	2b00      	cmp	r3, #0
  400fea:	d101      	bne.n	400ff0 <uart_write+0x1c>
		return 1;
  400fec:	2301      	movs	r3, #1
  400fee:	e003      	b.n	400ff8 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400ff0:	78fa      	ldrb	r2, [r7, #3]
  400ff2:	687b      	ldr	r3, [r7, #4]
  400ff4:	61da      	str	r2, [r3, #28]
	return 0;
  400ff6:	2300      	movs	r3, #0
}
  400ff8:	4618      	mov	r0, r3
  400ffa:	370c      	adds	r7, #12
  400ffc:	46bd      	mov	sp, r7
  400ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401002:	4770      	bx	lr

00401004 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401004:	b480      	push	{r7}
  401006:	b083      	sub	sp, #12
  401008:	af00      	add	r7, sp, #0
  40100a:	6078      	str	r0, [r7, #4]
  40100c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40100e:	687b      	ldr	r3, [r7, #4]
  401010:	695b      	ldr	r3, [r3, #20]
  401012:	f003 0301 	and.w	r3, r3, #1
  401016:	2b00      	cmp	r3, #0
  401018:	d101      	bne.n	40101e <uart_read+0x1a>
		return 1;
  40101a:	2301      	movs	r3, #1
  40101c:	e005      	b.n	40102a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40101e:	687b      	ldr	r3, [r7, #4]
  401020:	699b      	ldr	r3, [r3, #24]
  401022:	b2da      	uxtb	r2, r3
  401024:	683b      	ldr	r3, [r7, #0]
  401026:	701a      	strb	r2, [r3, #0]
	return 0;
  401028:	2300      	movs	r3, #0
}
  40102a:	4618      	mov	r0, r3
  40102c:	370c      	adds	r7, #12
  40102e:	46bd      	mov	sp, r7
  401030:	f85d 7b04 	ldr.w	r7, [sp], #4
  401034:	4770      	bx	lr
  401036:	bf00      	nop

00401038 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401038:	b480      	push	{r7}
  40103a:	b089      	sub	sp, #36	; 0x24
  40103c:	af00      	add	r7, sp, #0
  40103e:	60f8      	str	r0, [r7, #12]
  401040:	60b9      	str	r1, [r7, #8]
  401042:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401044:	68bb      	ldr	r3, [r7, #8]
  401046:	011a      	lsls	r2, r3, #4
  401048:	687b      	ldr	r3, [r7, #4]
  40104a:	429a      	cmp	r2, r3
  40104c:	d802      	bhi.n	401054 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40104e:	2310      	movs	r3, #16
  401050:	61fb      	str	r3, [r7, #28]
  401052:	e001      	b.n	401058 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401054:	2308      	movs	r3, #8
  401056:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401058:	687b      	ldr	r3, [r7, #4]
  40105a:	00da      	lsls	r2, r3, #3
  40105c:	69fb      	ldr	r3, [r7, #28]
  40105e:	68b9      	ldr	r1, [r7, #8]
  401060:	fb01 f303 	mul.w	r3, r1, r3
  401064:	085b      	lsrs	r3, r3, #1
  401066:	441a      	add	r2, r3
  401068:	69fb      	ldr	r3, [r7, #28]
  40106a:	68b9      	ldr	r1, [r7, #8]
  40106c:	fb01 f303 	mul.w	r3, r1, r3
  401070:	fbb2 f3f3 	udiv	r3, r2, r3
  401074:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401076:	69bb      	ldr	r3, [r7, #24]
  401078:	08db      	lsrs	r3, r3, #3
  40107a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40107c:	69bb      	ldr	r3, [r7, #24]
  40107e:	f003 0307 	and.w	r3, r3, #7
  401082:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401084:	697b      	ldr	r3, [r7, #20]
  401086:	2b00      	cmp	r3, #0
  401088:	d003      	beq.n	401092 <usart_set_async_baudrate+0x5a>
  40108a:	697b      	ldr	r3, [r7, #20]
  40108c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401090:	d301      	bcc.n	401096 <usart_set_async_baudrate+0x5e>
		return 1;
  401092:	2301      	movs	r3, #1
  401094:	e00f      	b.n	4010b6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401096:	69fb      	ldr	r3, [r7, #28]
  401098:	2b08      	cmp	r3, #8
  40109a:	d105      	bne.n	4010a8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	685b      	ldr	r3, [r3, #4]
  4010a0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4010a4:	68fb      	ldr	r3, [r7, #12]
  4010a6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4010a8:	693b      	ldr	r3, [r7, #16]
  4010aa:	041a      	lsls	r2, r3, #16
  4010ac:	697b      	ldr	r3, [r7, #20]
  4010ae:	431a      	orrs	r2, r3
  4010b0:	68fb      	ldr	r3, [r7, #12]
  4010b2:	621a      	str	r2, [r3, #32]

	return 0;
  4010b4:	2300      	movs	r3, #0
}
  4010b6:	4618      	mov	r0, r3
  4010b8:	3724      	adds	r7, #36	; 0x24
  4010ba:	46bd      	mov	sp, r7
  4010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c0:	4770      	bx	lr
  4010c2:	bf00      	nop

004010c4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4010c4:	b580      	push	{r7, lr}
  4010c6:	b082      	sub	sp, #8
  4010c8:	af00      	add	r7, sp, #0
  4010ca:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4010cc:	6878      	ldr	r0, [r7, #4]
  4010ce:	4b0e      	ldr	r3, [pc, #56]	; (401108 <usart_reset+0x44>)
  4010d0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4010d2:	687b      	ldr	r3, [r7, #4]
  4010d4:	2200      	movs	r2, #0
  4010d6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4010d8:	687b      	ldr	r3, [r7, #4]
  4010da:	2200      	movs	r2, #0
  4010dc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4010de:	687b      	ldr	r3, [r7, #4]
  4010e0:	2200      	movs	r2, #0
  4010e2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4010e4:	6878      	ldr	r0, [r7, #4]
  4010e6:	4b09      	ldr	r3, [pc, #36]	; (40110c <usart_reset+0x48>)
  4010e8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4010ea:	6878      	ldr	r0, [r7, #4]
  4010ec:	4b08      	ldr	r3, [pc, #32]	; (401110 <usart_reset+0x4c>)
  4010ee:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4010f0:	6878      	ldr	r0, [r7, #4]
  4010f2:	4b08      	ldr	r3, [pc, #32]	; (401114 <usart_reset+0x50>)
  4010f4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4010f6:	6878      	ldr	r0, [r7, #4]
  4010f8:	4b07      	ldr	r3, [pc, #28]	; (401118 <usart_reset+0x54>)
  4010fa:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4010fc:	6878      	ldr	r0, [r7, #4]
  4010fe:	4b07      	ldr	r3, [pc, #28]	; (40111c <usart_reset+0x58>)
  401100:	4798      	blx	r3
#endif
}
  401102:	3708      	adds	r7, #8
  401104:	46bd      	mov	sp, r7
  401106:	bd80      	pop	{r7, pc}
  401108:	004012c1 	.word	0x004012c1
  40110c:	004011bd 	.word	0x004011bd
  401110:	004011ed 	.word	0x004011ed
  401114:	00401205 	.word	0x00401205
  401118:	0040123d 	.word	0x0040123d
  40111c:	00401221 	.word	0x00401221

00401120 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401120:	b580      	push	{r7, lr}
  401122:	b084      	sub	sp, #16
  401124:	af00      	add	r7, sp, #0
  401126:	60f8      	str	r0, [r7, #12]
  401128:	60b9      	str	r1, [r7, #8]
  40112a:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40112c:	68f8      	ldr	r0, [r7, #12]
  40112e:	4b1a      	ldr	r3, [pc, #104]	; (401198 <usart_init_rs232+0x78>)
  401130:	4798      	blx	r3

	ul_reg_val = 0;
  401132:	4b1a      	ldr	r3, [pc, #104]	; (40119c <usart_init_rs232+0x7c>)
  401134:	2200      	movs	r2, #0
  401136:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401138:	68bb      	ldr	r3, [r7, #8]
  40113a:	2b00      	cmp	r3, #0
  40113c:	d009      	beq.n	401152 <usart_init_rs232+0x32>
  40113e:	68bb      	ldr	r3, [r7, #8]
  401140:	681b      	ldr	r3, [r3, #0]
  401142:	68f8      	ldr	r0, [r7, #12]
  401144:	4619      	mov	r1, r3
  401146:	687a      	ldr	r2, [r7, #4]
  401148:	4b15      	ldr	r3, [pc, #84]	; (4011a0 <usart_init_rs232+0x80>)
  40114a:	4798      	blx	r3
  40114c:	4603      	mov	r3, r0
  40114e:	2b00      	cmp	r3, #0
  401150:	d001      	beq.n	401156 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401152:	2301      	movs	r3, #1
  401154:	e01b      	b.n	40118e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401156:	68bb      	ldr	r3, [r7, #8]
  401158:	685a      	ldr	r2, [r3, #4]
  40115a:	68bb      	ldr	r3, [r7, #8]
  40115c:	689b      	ldr	r3, [r3, #8]
  40115e:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401160:	68bb      	ldr	r3, [r7, #8]
  401162:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401164:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401166:	68bb      	ldr	r3, [r7, #8]
  401168:	68db      	ldr	r3, [r3, #12]
  40116a:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40116c:	4b0b      	ldr	r3, [pc, #44]	; (40119c <usart_init_rs232+0x7c>)
  40116e:	681b      	ldr	r3, [r3, #0]
  401170:	4313      	orrs	r3, r2
  401172:	4a0a      	ldr	r2, [pc, #40]	; (40119c <usart_init_rs232+0x7c>)
  401174:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401176:	4b09      	ldr	r3, [pc, #36]	; (40119c <usart_init_rs232+0x7c>)
  401178:	681b      	ldr	r3, [r3, #0]
  40117a:	4a08      	ldr	r2, [pc, #32]	; (40119c <usart_init_rs232+0x7c>)
  40117c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40117e:	68fb      	ldr	r3, [r7, #12]
  401180:	685a      	ldr	r2, [r3, #4]
  401182:	4b06      	ldr	r3, [pc, #24]	; (40119c <usart_init_rs232+0x7c>)
  401184:	681b      	ldr	r3, [r3, #0]
  401186:	431a      	orrs	r2, r3
  401188:	68fb      	ldr	r3, [r7, #12]
  40118a:	605a      	str	r2, [r3, #4]

	return 0;
  40118c:	2300      	movs	r3, #0
}
  40118e:	4618      	mov	r0, r3
  401190:	3710      	adds	r7, #16
  401192:	46bd      	mov	sp, r7
  401194:	bd80      	pop	{r7, pc}
  401196:	bf00      	nop
  401198:	004010c5 	.word	0x004010c5
  40119c:	200008fc 	.word	0x200008fc
  4011a0:	00401039 	.word	0x00401039

004011a4 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4011a4:	b480      	push	{r7}
  4011a6:	b083      	sub	sp, #12
  4011a8:	af00      	add	r7, sp, #0
  4011aa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4011ac:	687b      	ldr	r3, [r7, #4]
  4011ae:	2240      	movs	r2, #64	; 0x40
  4011b0:	601a      	str	r2, [r3, #0]
}
  4011b2:	370c      	adds	r7, #12
  4011b4:	46bd      	mov	sp, r7
  4011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ba:	4770      	bx	lr

004011bc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4011bc:	b480      	push	{r7}
  4011be:	b083      	sub	sp, #12
  4011c0:	af00      	add	r7, sp, #0
  4011c2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4011c4:	687b      	ldr	r3, [r7, #4]
  4011c6:	2288      	movs	r2, #136	; 0x88
  4011c8:	601a      	str	r2, [r3, #0]
}
  4011ca:	370c      	adds	r7, #12
  4011cc:	46bd      	mov	sp, r7
  4011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d2:	4770      	bx	lr

004011d4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4011d4:	b480      	push	{r7}
  4011d6:	b083      	sub	sp, #12
  4011d8:	af00      	add	r7, sp, #0
  4011da:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4011dc:	687b      	ldr	r3, [r7, #4]
  4011de:	2210      	movs	r2, #16
  4011e0:	601a      	str	r2, [r3, #0]
}
  4011e2:	370c      	adds	r7, #12
  4011e4:	46bd      	mov	sp, r7
  4011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ea:	4770      	bx	lr

004011ec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4011ec:	b480      	push	{r7}
  4011ee:	b083      	sub	sp, #12
  4011f0:	af00      	add	r7, sp, #0
  4011f2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4011f4:	687b      	ldr	r3, [r7, #4]
  4011f6:	2224      	movs	r2, #36	; 0x24
  4011f8:	601a      	str	r2, [r3, #0]
}
  4011fa:	370c      	adds	r7, #12
  4011fc:	46bd      	mov	sp, r7
  4011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401202:	4770      	bx	lr

00401204 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401204:	b480      	push	{r7}
  401206:	b083      	sub	sp, #12
  401208:	af00      	add	r7, sp, #0
  40120a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40120c:	687b      	ldr	r3, [r7, #4]
  40120e:	f44f 7280 	mov.w	r2, #256	; 0x100
  401212:	601a      	str	r2, [r3, #0]
}
  401214:	370c      	adds	r7, #12
  401216:	46bd      	mov	sp, r7
  401218:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121c:	4770      	bx	lr
  40121e:	bf00      	nop

00401220 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401220:	b480      	push	{r7}
  401222:	b083      	sub	sp, #12
  401224:	af00      	add	r7, sp, #0
  401226:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  401228:	687b      	ldr	r3, [r7, #4]
  40122a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40122e:	601a      	str	r2, [r3, #0]
}
  401230:	370c      	adds	r7, #12
  401232:	46bd      	mov	sp, r7
  401234:	f85d 7b04 	ldr.w	r7, [sp], #4
  401238:	4770      	bx	lr
  40123a:	bf00      	nop

0040123c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40123c:	b480      	push	{r7}
  40123e:	b083      	sub	sp, #12
  401240:	af00      	add	r7, sp, #0
  401242:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401244:	687b      	ldr	r3, [r7, #4]
  401246:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40124a:	601a      	str	r2, [r3, #0]
}
  40124c:	370c      	adds	r7, #12
  40124e:	46bd      	mov	sp, r7
  401250:	f85d 7b04 	ldr.w	r7, [sp], #4
  401254:	4770      	bx	lr
  401256:	bf00      	nop

00401258 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401258:	b480      	push	{r7}
  40125a:	b083      	sub	sp, #12
  40125c:	af00      	add	r7, sp, #0
  40125e:	6078      	str	r0, [r7, #4]
  401260:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401262:	687b      	ldr	r3, [r7, #4]
  401264:	695b      	ldr	r3, [r3, #20]
  401266:	f003 0302 	and.w	r3, r3, #2
  40126a:	2b00      	cmp	r3, #0
  40126c:	d101      	bne.n	401272 <usart_write+0x1a>
		return 1;
  40126e:	2301      	movs	r3, #1
  401270:	e005      	b.n	40127e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401272:	683b      	ldr	r3, [r7, #0]
  401274:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401278:	687b      	ldr	r3, [r7, #4]
  40127a:	61da      	str	r2, [r3, #28]
	return 0;
  40127c:	2300      	movs	r3, #0
}
  40127e:	4618      	mov	r0, r3
  401280:	370c      	adds	r7, #12
  401282:	46bd      	mov	sp, r7
  401284:	f85d 7b04 	ldr.w	r7, [sp], #4
  401288:	4770      	bx	lr
  40128a:	bf00      	nop

0040128c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40128c:	b480      	push	{r7}
  40128e:	b083      	sub	sp, #12
  401290:	af00      	add	r7, sp, #0
  401292:	6078      	str	r0, [r7, #4]
  401294:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401296:	687b      	ldr	r3, [r7, #4]
  401298:	695b      	ldr	r3, [r3, #20]
  40129a:	f003 0301 	and.w	r3, r3, #1
  40129e:	2b00      	cmp	r3, #0
  4012a0:	d101      	bne.n	4012a6 <usart_read+0x1a>
		return 1;
  4012a2:	2301      	movs	r3, #1
  4012a4:	e006      	b.n	4012b4 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4012a6:	687b      	ldr	r3, [r7, #4]
  4012a8:	699b      	ldr	r3, [r3, #24]
  4012aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4012ae:	683b      	ldr	r3, [r7, #0]
  4012b0:	601a      	str	r2, [r3, #0]

	return 0;
  4012b2:	2300      	movs	r3, #0
}
  4012b4:	4618      	mov	r0, r3
  4012b6:	370c      	adds	r7, #12
  4012b8:	46bd      	mov	sp, r7
  4012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012be:	4770      	bx	lr

004012c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4012c0:	b480      	push	{r7}
  4012c2:	b083      	sub	sp, #12
  4012c4:	af00      	add	r7, sp, #0
  4012c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	4a04      	ldr	r2, [pc, #16]	; (4012dc <usart_disable_writeprotect+0x1c>)
  4012cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4012d0:	370c      	adds	r7, #12
  4012d2:	46bd      	mov	sp, r7
  4012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d8:	4770      	bx	lr
  4012da:	bf00      	nop
  4012dc:	55534100 	.word	0x55534100

004012e0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012e0:	b580      	push	{r7, lr}
  4012e2:	b084      	sub	sp, #16
  4012e4:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4012e6:	4b27      	ldr	r3, [pc, #156]	; (401384 <Reset_Handler+0xa4>)
  4012e8:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4012ea:	4b27      	ldr	r3, [pc, #156]	; (401388 <Reset_Handler+0xa8>)
  4012ec:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4012ee:	68fa      	ldr	r2, [r7, #12]
  4012f0:	68bb      	ldr	r3, [r7, #8]
  4012f2:	429a      	cmp	r2, r3
  4012f4:	d90d      	bls.n	401312 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4012f6:	e007      	b.n	401308 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4012f8:	68bb      	ldr	r3, [r7, #8]
  4012fa:	1d1a      	adds	r2, r3, #4
  4012fc:	60ba      	str	r2, [r7, #8]
  4012fe:	68fa      	ldr	r2, [r7, #12]
  401300:	1d11      	adds	r1, r2, #4
  401302:	60f9      	str	r1, [r7, #12]
  401304:	6812      	ldr	r2, [r2, #0]
  401306:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401308:	68bb      	ldr	r3, [r7, #8]
  40130a:	4a20      	ldr	r2, [pc, #128]	; (40138c <Reset_Handler+0xac>)
  40130c:	4293      	cmp	r3, r2
  40130e:	d3f3      	bcc.n	4012f8 <Reset_Handler+0x18>
  401310:	e020      	b.n	401354 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401312:	68fa      	ldr	r2, [r7, #12]
  401314:	68bb      	ldr	r3, [r7, #8]
  401316:	429a      	cmp	r2, r3
  401318:	d21c      	bcs.n	401354 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40131a:	4a1c      	ldr	r2, [pc, #112]	; (40138c <Reset_Handler+0xac>)
  40131c:	4b1a      	ldr	r3, [pc, #104]	; (401388 <Reset_Handler+0xa8>)
  40131e:	1ad3      	subs	r3, r2, r3
  401320:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401322:	68fa      	ldr	r2, [r7, #12]
  401324:	687b      	ldr	r3, [r7, #4]
  401326:	4413      	add	r3, r2
  401328:	3b04      	subs	r3, #4
  40132a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  40132c:	68ba      	ldr	r2, [r7, #8]
  40132e:	687b      	ldr	r3, [r7, #4]
  401330:	4413      	add	r3, r2
  401332:	3b04      	subs	r3, #4
  401334:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  401336:	e00a      	b.n	40134e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  401338:	68bb      	ldr	r3, [r7, #8]
  40133a:	1f1a      	subs	r2, r3, #4
  40133c:	60ba      	str	r2, [r7, #8]
  40133e:	68fa      	ldr	r2, [r7, #12]
  401340:	1f11      	subs	r1, r2, #4
  401342:	60f9      	str	r1, [r7, #12]
  401344:	6812      	ldr	r2, [r2, #0]
  401346:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	3b04      	subs	r3, #4
  40134c:	607b      	str	r3, [r7, #4]
  40134e:	687b      	ldr	r3, [r7, #4]
  401350:	2b00      	cmp	r3, #0
  401352:	d1f1      	bne.n	401338 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401354:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401356:	4b0e      	ldr	r3, [pc, #56]	; (401390 <Reset_Handler+0xb0>)
  401358:	60bb      	str	r3, [r7, #8]
  40135a:	e004      	b.n	401366 <Reset_Handler+0x86>
		*pDest++ = 0;
  40135c:	68bb      	ldr	r3, [r7, #8]
  40135e:	1d1a      	adds	r2, r3, #4
  401360:	60ba      	str	r2, [r7, #8]
  401362:	2200      	movs	r2, #0
  401364:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401366:	68bb      	ldr	r3, [r7, #8]
  401368:	4a0a      	ldr	r2, [pc, #40]	; (401394 <Reset_Handler+0xb4>)
  40136a:	4293      	cmp	r3, r2
  40136c:	d3f6      	bcc.n	40135c <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40136e:	4b0a      	ldr	r3, [pc, #40]	; (401398 <Reset_Handler+0xb8>)
  401370:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  401372:	4a0a      	ldr	r2, [pc, #40]	; (40139c <Reset_Handler+0xbc>)
  401374:	68fb      	ldr	r3, [r7, #12]
  401376:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401378:	4b09      	ldr	r3, [pc, #36]	; (4013a0 <Reset_Handler+0xc0>)
  40137a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40137c:	4b09      	ldr	r3, [pc, #36]	; (4013a4 <Reset_Handler+0xc4>)
  40137e:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401380:	e7fe      	b.n	401380 <Reset_Handler+0xa0>
  401382:	bf00      	nop
  401384:	00404e34 	.word	0x00404e34
  401388:	20000000 	.word	0x20000000
  40138c:	2000086c 	.word	0x2000086c
  401390:	2000086c 	.word	0x2000086c
  401394:	2000094c 	.word	0x2000094c
  401398:	00400000 	.word	0x00400000
  40139c:	e000ed00 	.word	0xe000ed00
  4013a0:	00401c75 	.word	0x00401c75
  4013a4:	00401b7d 	.word	0x00401b7d

004013a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013a8:	b480      	push	{r7}
  4013aa:	af00      	add	r7, sp, #0
	while (1) {
	}
  4013ac:	e7fe      	b.n	4013ac <Dummy_Handler+0x4>
  4013ae:	bf00      	nop

004013b0 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4013b0:	b480      	push	{r7}
  4013b2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4013b4:	4b5d      	ldr	r3, [pc, #372]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4013b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013b8:	f003 0303 	and.w	r3, r3, #3
  4013bc:	2b03      	cmp	r3, #3
  4013be:	f200 8096 	bhi.w	4014ee <SystemCoreClockUpdate+0x13e>
  4013c2:	a201      	add	r2, pc, #4	; (adr r2, 4013c8 <SystemCoreClockUpdate+0x18>)
  4013c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013c8:	004013d9 	.word	0x004013d9
  4013cc:	004013f9 	.word	0x004013f9
  4013d0:	00401443 	.word	0x00401443
  4013d4:	00401443 	.word	0x00401443
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4013d8:	4b55      	ldr	r3, [pc, #340]	; (401530 <SystemCoreClockUpdate+0x180>)
  4013da:	695b      	ldr	r3, [r3, #20]
  4013dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013e0:	2b00      	cmp	r3, #0
  4013e2:	d004      	beq.n	4013ee <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013e4:	4b53      	ldr	r3, [pc, #332]	; (401534 <SystemCoreClockUpdate+0x184>)
  4013e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013ea:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4013ec:	e080      	b.n	4014f0 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013ee:	4b51      	ldr	r3, [pc, #324]	; (401534 <SystemCoreClockUpdate+0x184>)
  4013f0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013f4:	601a      	str	r2, [r3, #0]
			}
		break;
  4013f6:	e07b      	b.n	4014f0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013f8:	4b4c      	ldr	r3, [pc, #304]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4013fa:	6a1b      	ldr	r3, [r3, #32]
  4013fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401400:	2b00      	cmp	r3, #0
  401402:	d003      	beq.n	40140c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401404:	4b4b      	ldr	r3, [pc, #300]	; (401534 <SystemCoreClockUpdate+0x184>)
  401406:	4a4c      	ldr	r2, [pc, #304]	; (401538 <SystemCoreClockUpdate+0x188>)
  401408:	601a      	str	r2, [r3, #0]
  40140a:	e019      	b.n	401440 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40140c:	4b49      	ldr	r3, [pc, #292]	; (401534 <SystemCoreClockUpdate+0x184>)
  40140e:	4a4b      	ldr	r2, [pc, #300]	; (40153c <SystemCoreClockUpdate+0x18c>)
  401410:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401412:	4b46      	ldr	r3, [pc, #280]	; (40152c <SystemCoreClockUpdate+0x17c>)
  401414:	6a1b      	ldr	r3, [r3, #32]
  401416:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40141a:	2b10      	cmp	r3, #16
  40141c:	d008      	beq.n	401430 <SystemCoreClockUpdate+0x80>
  40141e:	2b20      	cmp	r3, #32
  401420:	d00a      	beq.n	401438 <SystemCoreClockUpdate+0x88>
  401422:	2b00      	cmp	r3, #0
  401424:	d000      	beq.n	401428 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  401426:	e00b      	b.n	401440 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401428:	4b42      	ldr	r3, [pc, #264]	; (401534 <SystemCoreClockUpdate+0x184>)
  40142a:	4a44      	ldr	r2, [pc, #272]	; (40153c <SystemCoreClockUpdate+0x18c>)
  40142c:	601a      	str	r2, [r3, #0]
			break;
  40142e:	e007      	b.n	401440 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401430:	4b40      	ldr	r3, [pc, #256]	; (401534 <SystemCoreClockUpdate+0x184>)
  401432:	4a43      	ldr	r2, [pc, #268]	; (401540 <SystemCoreClockUpdate+0x190>)
  401434:	601a      	str	r2, [r3, #0]
			break;
  401436:	e003      	b.n	401440 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401438:	4b3e      	ldr	r3, [pc, #248]	; (401534 <SystemCoreClockUpdate+0x184>)
  40143a:	4a3f      	ldr	r2, [pc, #252]	; (401538 <SystemCoreClockUpdate+0x188>)
  40143c:	601a      	str	r2, [r3, #0]
			break;
  40143e:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  401440:	e056      	b.n	4014f0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401442:	4b3a      	ldr	r3, [pc, #232]	; (40152c <SystemCoreClockUpdate+0x17c>)
  401444:	6a1b      	ldr	r3, [r3, #32]
  401446:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40144a:	2b00      	cmp	r3, #0
  40144c:	d003      	beq.n	401456 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40144e:	4b39      	ldr	r3, [pc, #228]	; (401534 <SystemCoreClockUpdate+0x184>)
  401450:	4a39      	ldr	r2, [pc, #228]	; (401538 <SystemCoreClockUpdate+0x188>)
  401452:	601a      	str	r2, [r3, #0]
  401454:	e019      	b.n	40148a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401456:	4b37      	ldr	r3, [pc, #220]	; (401534 <SystemCoreClockUpdate+0x184>)
  401458:	4a38      	ldr	r2, [pc, #224]	; (40153c <SystemCoreClockUpdate+0x18c>)
  40145a:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40145c:	4b33      	ldr	r3, [pc, #204]	; (40152c <SystemCoreClockUpdate+0x17c>)
  40145e:	6a1b      	ldr	r3, [r3, #32]
  401460:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401464:	2b10      	cmp	r3, #16
  401466:	d008      	beq.n	40147a <SystemCoreClockUpdate+0xca>
  401468:	2b20      	cmp	r3, #32
  40146a:	d00a      	beq.n	401482 <SystemCoreClockUpdate+0xd2>
  40146c:	2b00      	cmp	r3, #0
  40146e:	d000      	beq.n	401472 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401470:	e00b      	b.n	40148a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401472:	4b30      	ldr	r3, [pc, #192]	; (401534 <SystemCoreClockUpdate+0x184>)
  401474:	4a31      	ldr	r2, [pc, #196]	; (40153c <SystemCoreClockUpdate+0x18c>)
  401476:	601a      	str	r2, [r3, #0]
					break;
  401478:	e007      	b.n	40148a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40147a:	4b2e      	ldr	r3, [pc, #184]	; (401534 <SystemCoreClockUpdate+0x184>)
  40147c:	4a30      	ldr	r2, [pc, #192]	; (401540 <SystemCoreClockUpdate+0x190>)
  40147e:	601a      	str	r2, [r3, #0]
					break;
  401480:	e003      	b.n	40148a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401482:	4b2c      	ldr	r3, [pc, #176]	; (401534 <SystemCoreClockUpdate+0x184>)
  401484:	4a2c      	ldr	r2, [pc, #176]	; (401538 <SystemCoreClockUpdate+0x188>)
  401486:	601a      	str	r2, [r3, #0]
					break;
  401488:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40148a:	4b28      	ldr	r3, [pc, #160]	; (40152c <SystemCoreClockUpdate+0x17c>)
  40148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40148e:	f003 0303 	and.w	r3, r3, #3
  401492:	2b02      	cmp	r3, #2
  401494:	d115      	bne.n	4014c2 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401496:	4b25      	ldr	r3, [pc, #148]	; (40152c <SystemCoreClockUpdate+0x17c>)
  401498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40149a:	4b2a      	ldr	r3, [pc, #168]	; (401544 <SystemCoreClockUpdate+0x194>)
  40149c:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  40149e:	0c1b      	lsrs	r3, r3, #16
  4014a0:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4014a2:	4a24      	ldr	r2, [pc, #144]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014a4:	6812      	ldr	r2, [r2, #0]
  4014a6:	fb02 f303 	mul.w	r3, r2, r3
  4014aa:	4a22      	ldr	r2, [pc, #136]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014ac:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4014ae:	4b1f      	ldr	r3, [pc, #124]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4014b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4014b2:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4014b4:	4a1f      	ldr	r2, [pc, #124]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014b6:	6812      	ldr	r2, [r2, #0]
  4014b8:	fbb2 f3f3 	udiv	r3, r2, r3
  4014bc:	4a1d      	ldr	r2, [pc, #116]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014be:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4014c0:	e016      	b.n	4014f0 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4014c2:	4b1a      	ldr	r3, [pc, #104]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4014c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4014c6:	4b1f      	ldr	r3, [pc, #124]	; (401544 <SystemCoreClockUpdate+0x194>)
  4014c8:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4014ca:	0c1b      	lsrs	r3, r3, #16
  4014cc:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4014ce:	4a19      	ldr	r2, [pc, #100]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014d0:	6812      	ldr	r2, [r2, #0]
  4014d2:	fb02 f303 	mul.w	r3, r2, r3
  4014d6:	4a17      	ldr	r2, [pc, #92]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014d8:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4014da:	4b14      	ldr	r3, [pc, #80]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4014dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4014de:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4014e0:	4a14      	ldr	r2, [pc, #80]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014e2:	6812      	ldr	r2, [r2, #0]
  4014e4:	fbb2 f3f3 	udiv	r3, r2, r3
  4014e8:	4a12      	ldr	r2, [pc, #72]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014ea:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4014ec:	e000      	b.n	4014f0 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4014ee:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4014f0:	4b0e      	ldr	r3, [pc, #56]	; (40152c <SystemCoreClockUpdate+0x17c>)
  4014f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f8:	2b70      	cmp	r3, #112	; 0x70
  4014fa:	d108      	bne.n	40150e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  4014fc:	4b0d      	ldr	r3, [pc, #52]	; (401534 <SystemCoreClockUpdate+0x184>)
  4014fe:	681b      	ldr	r3, [r3, #0]
  401500:	4a11      	ldr	r2, [pc, #68]	; (401548 <SystemCoreClockUpdate+0x198>)
  401502:	fba2 2303 	umull	r2, r3, r2, r3
  401506:	085b      	lsrs	r3, r3, #1
  401508:	4a0a      	ldr	r2, [pc, #40]	; (401534 <SystemCoreClockUpdate+0x184>)
  40150a:	6013      	str	r3, [r2, #0]
  40150c:	e009      	b.n	401522 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40150e:	4b07      	ldr	r3, [pc, #28]	; (40152c <SystemCoreClockUpdate+0x17c>)
  401510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401512:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401516:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401518:	4b06      	ldr	r3, [pc, #24]	; (401534 <SystemCoreClockUpdate+0x184>)
  40151a:	681b      	ldr	r3, [r3, #0]
  40151c:	40d3      	lsrs	r3, r2
  40151e:	4a05      	ldr	r2, [pc, #20]	; (401534 <SystemCoreClockUpdate+0x184>)
  401520:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  401522:	46bd      	mov	sp, r7
  401524:	f85d 7b04 	ldr.w	r7, [sp], #4
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	400e0400 	.word	0x400e0400
  401530:	400e1410 	.word	0x400e1410
  401534:	20000000 	.word	0x20000000
  401538:	00b71b00 	.word	0x00b71b00
  40153c:	003d0900 	.word	0x003d0900
  401540:	007a1200 	.word	0x007a1200
  401544:	07ff0000 	.word	0x07ff0000
  401548:	aaaaaaab 	.word	0xaaaaaaab

0040154c <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  40154c:	b480      	push	{r7}
  40154e:	b083      	sub	sp, #12
  401550:	af00      	add	r7, sp, #0
  401552:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401554:	687b      	ldr	r3, [r7, #4]
  401556:	4a22      	ldr	r2, [pc, #136]	; (4015e0 <system_init_flash+0x94>)
  401558:	4293      	cmp	r3, r2
  40155a:	d808      	bhi.n	40156e <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40155c:	4b21      	ldr	r3, [pc, #132]	; (4015e4 <system_init_flash+0x98>)
  40155e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401562:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401564:	4b20      	ldr	r3, [pc, #128]	; (4015e8 <system_init_flash+0x9c>)
  401566:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40156a:	601a      	str	r2, [r3, #0]
  40156c:	e033      	b.n	4015d6 <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40156e:	687b      	ldr	r3, [r7, #4]
  401570:	4a1e      	ldr	r2, [pc, #120]	; (4015ec <system_init_flash+0xa0>)
  401572:	4293      	cmp	r3, r2
  401574:	d806      	bhi.n	401584 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401576:	4b1b      	ldr	r3, [pc, #108]	; (4015e4 <system_init_flash+0x98>)
  401578:	4a1d      	ldr	r2, [pc, #116]	; (4015f0 <system_init_flash+0xa4>)
  40157a:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40157c:	4b1a      	ldr	r3, [pc, #104]	; (4015e8 <system_init_flash+0x9c>)
  40157e:	4a1c      	ldr	r2, [pc, #112]	; (4015f0 <system_init_flash+0xa4>)
  401580:	601a      	str	r2, [r3, #0]
  401582:	e028      	b.n	4015d6 <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401584:	687b      	ldr	r3, [r7, #4]
  401586:	4a1b      	ldr	r2, [pc, #108]	; (4015f4 <system_init_flash+0xa8>)
  401588:	4293      	cmp	r3, r2
  40158a:	d806      	bhi.n	40159a <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40158c:	4b15      	ldr	r3, [pc, #84]	; (4015e4 <system_init_flash+0x98>)
  40158e:	4a1a      	ldr	r2, [pc, #104]	; (4015f8 <system_init_flash+0xac>)
  401590:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401592:	4b15      	ldr	r3, [pc, #84]	; (4015e8 <system_init_flash+0x9c>)
  401594:	4a18      	ldr	r2, [pc, #96]	; (4015f8 <system_init_flash+0xac>)
  401596:	601a      	str	r2, [r3, #0]
  401598:	e01d      	b.n	4015d6 <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40159a:	687b      	ldr	r3, [r7, #4]
  40159c:	4a17      	ldr	r2, [pc, #92]	; (4015fc <system_init_flash+0xb0>)
  40159e:	4293      	cmp	r3, r2
  4015a0:	d806      	bhi.n	4015b0 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015a2:	4b10      	ldr	r3, [pc, #64]	; (4015e4 <system_init_flash+0x98>)
  4015a4:	4a16      	ldr	r2, [pc, #88]	; (401600 <system_init_flash+0xb4>)
  4015a6:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015a8:	4b0f      	ldr	r3, [pc, #60]	; (4015e8 <system_init_flash+0x9c>)
  4015aa:	4a15      	ldr	r2, [pc, #84]	; (401600 <system_init_flash+0xb4>)
  4015ac:	601a      	str	r2, [r3, #0]
  4015ae:	e012      	b.n	4015d6 <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4015b0:	687b      	ldr	r3, [r7, #4]
  4015b2:	4a14      	ldr	r2, [pc, #80]	; (401604 <system_init_flash+0xb8>)
  4015b4:	4293      	cmp	r3, r2
  4015b6:	d808      	bhi.n	4015ca <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015b8:	4b0a      	ldr	r3, [pc, #40]	; (4015e4 <system_init_flash+0x98>)
  4015ba:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4015be:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015c0:	4b09      	ldr	r3, [pc, #36]	; (4015e8 <system_init_flash+0x9c>)
  4015c2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4015c6:	601a      	str	r2, [r3, #0]
  4015c8:	e005      	b.n	4015d6 <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015ca:	4b06      	ldr	r3, [pc, #24]	; (4015e4 <system_init_flash+0x98>)
  4015cc:	4a0e      	ldr	r2, [pc, #56]	; (401608 <system_init_flash+0xbc>)
  4015ce:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015d0:	4b05      	ldr	r3, [pc, #20]	; (4015e8 <system_init_flash+0x9c>)
  4015d2:	4a0d      	ldr	r2, [pc, #52]	; (401608 <system_init_flash+0xbc>)
  4015d4:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  4015d6:	370c      	adds	r7, #12
  4015d8:	46bd      	mov	sp, r7
  4015da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015de:	4770      	bx	lr
  4015e0:	01312cff 	.word	0x01312cff
  4015e4:	400e0a00 	.word	0x400e0a00
  4015e8:	400e0c00 	.word	0x400e0c00
  4015ec:	026259ff 	.word	0x026259ff
  4015f0:	04000100 	.word	0x04000100
  4015f4:	039386ff 	.word	0x039386ff
  4015f8:	04000200 	.word	0x04000200
  4015fc:	04c4b3ff 	.word	0x04c4b3ff
  401600:	04000300 	.word	0x04000300
  401604:	05f5e0ff 	.word	0x05f5e0ff
  401608:	04000500 	.word	0x04000500

0040160c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40160c:	b480      	push	{r7}
  40160e:	b085      	sub	sp, #20
  401610:	af00      	add	r7, sp, #0
  401612:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401614:	4b10      	ldr	r3, [pc, #64]	; (401658 <_sbrk+0x4c>)
  401616:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401618:	4b10      	ldr	r3, [pc, #64]	; (40165c <_sbrk+0x50>)
  40161a:	681b      	ldr	r3, [r3, #0]
  40161c:	2b00      	cmp	r3, #0
  40161e:	d102      	bne.n	401626 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401620:	4b0e      	ldr	r3, [pc, #56]	; (40165c <_sbrk+0x50>)
  401622:	4a0f      	ldr	r2, [pc, #60]	; (401660 <_sbrk+0x54>)
  401624:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401626:	4b0d      	ldr	r3, [pc, #52]	; (40165c <_sbrk+0x50>)
  401628:	681b      	ldr	r3, [r3, #0]
  40162a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40162c:	68ba      	ldr	r2, [r7, #8]
  40162e:	687b      	ldr	r3, [r7, #4]
  401630:	441a      	add	r2, r3
  401632:	68fb      	ldr	r3, [r7, #12]
  401634:	429a      	cmp	r2, r3
  401636:	dd02      	ble.n	40163e <_sbrk+0x32>
		return (caddr_t) -1;	
  401638:	f04f 33ff 	mov.w	r3, #4294967295
  40163c:	e006      	b.n	40164c <_sbrk+0x40>
	}

	heap += incr;
  40163e:	4b07      	ldr	r3, [pc, #28]	; (40165c <_sbrk+0x50>)
  401640:	681a      	ldr	r2, [r3, #0]
  401642:	687b      	ldr	r3, [r7, #4]
  401644:	4413      	add	r3, r2
  401646:	4a05      	ldr	r2, [pc, #20]	; (40165c <_sbrk+0x50>)
  401648:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40164a:	68bb      	ldr	r3, [r7, #8]
}
  40164c:	4618      	mov	r0, r3
  40164e:	3714      	adds	r7, #20
  401650:	46bd      	mov	sp, r7
  401652:	f85d 7b04 	ldr.w	r7, [sp], #4
  401656:	4770      	bx	lr
  401658:	20027ffc 	.word	0x20027ffc
  40165c:	20000900 	.word	0x20000900
  401660:	20003950 	.word	0x20003950

00401664 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401664:	b480      	push	{r7}
  401666:	b083      	sub	sp, #12
  401668:	af00      	add	r7, sp, #0
  40166a:	6078      	str	r0, [r7, #4]
	return -1;
  40166c:	f04f 33ff 	mov.w	r3, #4294967295
}
  401670:	4618      	mov	r0, r3
  401672:	370c      	adds	r7, #12
  401674:	46bd      	mov	sp, r7
  401676:	f85d 7b04 	ldr.w	r7, [sp], #4
  40167a:	4770      	bx	lr

0040167c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  40167c:	b480      	push	{r7}
  40167e:	b083      	sub	sp, #12
  401680:	af00      	add	r7, sp, #0
  401682:	6078      	str	r0, [r7, #4]
  401684:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401686:	683b      	ldr	r3, [r7, #0]
  401688:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40168c:	605a      	str	r2, [r3, #4]

	return 0;
  40168e:	2300      	movs	r3, #0
}
  401690:	4618      	mov	r0, r3
  401692:	370c      	adds	r7, #12
  401694:	46bd      	mov	sp, r7
  401696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40169a:	4770      	bx	lr

0040169c <_isatty>:

extern int _isatty(int file)
{
  40169c:	b480      	push	{r7}
  40169e:	b083      	sub	sp, #12
  4016a0:	af00      	add	r7, sp, #0
  4016a2:	6078      	str	r0, [r7, #4]
	return 1;
  4016a4:	2301      	movs	r3, #1
}
  4016a6:	4618      	mov	r0, r3
  4016a8:	370c      	adds	r7, #12
  4016aa:	46bd      	mov	sp, r7
  4016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b0:	4770      	bx	lr
  4016b2:	bf00      	nop

004016b4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4016b4:	b480      	push	{r7}
  4016b6:	b085      	sub	sp, #20
  4016b8:	af00      	add	r7, sp, #0
  4016ba:	60f8      	str	r0, [r7, #12]
  4016bc:	60b9      	str	r1, [r7, #8]
  4016be:	607a      	str	r2, [r7, #4]
	return 0;
  4016c0:	2300      	movs	r3, #0
}
  4016c2:	4618      	mov	r0, r3
  4016c4:	3714      	adds	r7, #20
  4016c6:	46bd      	mov	sp, r7
  4016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016cc:	4770      	bx	lr
  4016ce:	bf00      	nop

004016d0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4016d0:	b480      	push	{r7}
  4016d2:	b083      	sub	sp, #12
  4016d4:	af00      	add	r7, sp, #0
  4016d6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016d8:	687b      	ldr	r3, [r7, #4]
  4016da:	2b07      	cmp	r3, #7
  4016dc:	d825      	bhi.n	40172a <osc_get_rate+0x5a>
  4016de:	a201      	add	r2, pc, #4	; (adr r2, 4016e4 <osc_get_rate+0x14>)
  4016e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016e4:	00401705 	.word	0x00401705
  4016e8:	0040170b 	.word	0x0040170b
  4016ec:	00401711 	.word	0x00401711
  4016f0:	00401717 	.word	0x00401717
  4016f4:	0040171b 	.word	0x0040171b
  4016f8:	0040171f 	.word	0x0040171f
  4016fc:	00401723 	.word	0x00401723
  401700:	00401727 	.word	0x00401727
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401704:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401708:	e010      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40170a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40170e:	e00d      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401710:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401714:	e00a      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401716:	4b08      	ldr	r3, [pc, #32]	; (401738 <osc_get_rate+0x68>)
  401718:	e008      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40171a:	4b08      	ldr	r3, [pc, #32]	; (40173c <osc_get_rate+0x6c>)
  40171c:	e006      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40171e:	4b08      	ldr	r3, [pc, #32]	; (401740 <osc_get_rate+0x70>)
  401720:	e004      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401722:	4b07      	ldr	r3, [pc, #28]	; (401740 <osc_get_rate+0x70>)
  401724:	e002      	b.n	40172c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401726:	4b06      	ldr	r3, [pc, #24]	; (401740 <osc_get_rate+0x70>)
  401728:	e000      	b.n	40172c <osc_get_rate+0x5c>
	}

	return 0;
  40172a:	2300      	movs	r3, #0
}
  40172c:	4618      	mov	r0, r3
  40172e:	370c      	adds	r7, #12
  401730:	46bd      	mov	sp, r7
  401732:	f85d 7b04 	ldr.w	r7, [sp], #4
  401736:	4770      	bx	lr
  401738:	003d0900 	.word	0x003d0900
  40173c:	007a1200 	.word	0x007a1200
  401740:	00b71b00 	.word	0x00b71b00

00401744 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401744:	b580      	push	{r7, lr}
  401746:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401748:	2006      	movs	r0, #6
  40174a:	4b04      	ldr	r3, [pc, #16]	; (40175c <sysclk_get_main_hz+0x18>)
  40174c:	4798      	blx	r3
  40174e:	4602      	mov	r2, r0
  401750:	4613      	mov	r3, r2
  401752:	009b      	lsls	r3, r3, #2
  401754:	4413      	add	r3, r2
  401756:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401758:	4618      	mov	r0, r3
  40175a:	bd80      	pop	{r7, pc}
  40175c:	004016d1 	.word	0x004016d1

00401760 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401760:	b580      	push	{r7, lr}
  401762:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401764:	4b02      	ldr	r3, [pc, #8]	; (401770 <sysclk_get_peripheral_hz+0x10>)
  401766:	4798      	blx	r3
  401768:	4603      	mov	r3, r0
  40176a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40176c:	4618      	mov	r0, r3
  40176e:	bd80      	pop	{r7, pc}
  401770:	00401745 	.word	0x00401745

00401774 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401774:	b580      	push	{r7, lr}
  401776:	b082      	sub	sp, #8
  401778:	af00      	add	r7, sp, #0
  40177a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40177c:	6878      	ldr	r0, [r7, #4]
  40177e:	4b02      	ldr	r3, [pc, #8]	; (401788 <sysclk_enable_peripheral_clock+0x14>)
  401780:	4798      	blx	r3
}
  401782:	3708      	adds	r7, #8
  401784:	46bd      	mov	sp, r7
  401786:	bd80      	pop	{r7, pc}
  401788:	00400eed 	.word	0x00400eed

0040178c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40178c:	b580      	push	{r7, lr}
  40178e:	b08c      	sub	sp, #48	; 0x30
  401790:	af00      	add	r7, sp, #0
  401792:	6078      	str	r0, [r7, #4]
  401794:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401796:	4b30      	ldr	r3, [pc, #192]	; (401858 <usart_serial_init+0xcc>)
  401798:	4798      	blx	r3
  40179a:	4603      	mov	r3, r0
  40179c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40179e:	683b      	ldr	r3, [r7, #0]
  4017a0:	681b      	ldr	r3, [r3, #0]
  4017a2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4017a4:	683b      	ldr	r3, [r7, #0]
  4017a6:	689b      	ldr	r3, [r3, #8]
  4017a8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4017aa:	683b      	ldr	r3, [r7, #0]
  4017ac:	681b      	ldr	r3, [r3, #0]
  4017ae:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4017b0:	683b      	ldr	r3, [r7, #0]
  4017b2:	685b      	ldr	r3, [r3, #4]
  4017b4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4017b6:	683b      	ldr	r3, [r7, #0]
  4017b8:	689b      	ldr	r3, [r3, #8]
  4017ba:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4017bc:	683b      	ldr	r3, [r7, #0]
  4017be:	68db      	ldr	r3, [r3, #12]
  4017c0:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4017c2:	2300      	movs	r3, #0
  4017c4:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017c6:	687b      	ldr	r3, [r7, #4]
  4017c8:	4a24      	ldr	r2, [pc, #144]	; (40185c <usart_serial_init+0xd0>)
  4017ca:	4293      	cmp	r3, r2
  4017cc:	d108      	bne.n	4017e0 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4017ce:	2008      	movs	r0, #8
  4017d0:	4b23      	ldr	r3, [pc, #140]	; (401860 <usart_serial_init+0xd4>)
  4017d2:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017d8:	6878      	ldr	r0, [r7, #4]
  4017da:	4619      	mov	r1, r3
  4017dc:	4b21      	ldr	r3, [pc, #132]	; (401864 <usart_serial_init+0xd8>)
  4017de:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	4a21      	ldr	r2, [pc, #132]	; (401868 <usart_serial_init+0xdc>)
  4017e4:	4293      	cmp	r3, r2
  4017e6:	d108      	bne.n	4017fa <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4017e8:	2009      	movs	r0, #9
  4017ea:	4b1d      	ldr	r3, [pc, #116]	; (401860 <usart_serial_init+0xd4>)
  4017ec:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017f2:	6878      	ldr	r0, [r7, #4]
  4017f4:	4619      	mov	r1, r3
  4017f6:	4b1b      	ldr	r3, [pc, #108]	; (401864 <usart_serial_init+0xd8>)
  4017f8:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4017fa:	687b      	ldr	r3, [r7, #4]
  4017fc:	4a1b      	ldr	r2, [pc, #108]	; (40186c <usart_serial_init+0xe0>)
  4017fe:	4293      	cmp	r3, r2
  401800:	d111      	bne.n	401826 <usart_serial_init+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  401802:	200e      	movs	r0, #14
  401804:	4b16      	ldr	r3, [pc, #88]	; (401860 <usart_serial_init+0xd4>)
  401806:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401808:	4b13      	ldr	r3, [pc, #76]	; (401858 <usart_serial_init+0xcc>)
  40180a:	4798      	blx	r3
  40180c:	4602      	mov	r2, r0
  40180e:	f107 030c 	add.w	r3, r7, #12
  401812:	6878      	ldr	r0, [r7, #4]
  401814:	4619      	mov	r1, r3
  401816:	4b16      	ldr	r3, [pc, #88]	; (401870 <usart_serial_init+0xe4>)
  401818:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40181a:	6878      	ldr	r0, [r7, #4]
  40181c:	4b15      	ldr	r3, [pc, #84]	; (401874 <usart_serial_init+0xe8>)
  40181e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401820:	6878      	ldr	r0, [r7, #4]
  401822:	4b15      	ldr	r3, [pc, #84]	; (401878 <usart_serial_init+0xec>)
  401824:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401826:	687b      	ldr	r3, [r7, #4]
  401828:	4a14      	ldr	r2, [pc, #80]	; (40187c <usart_serial_init+0xf0>)
  40182a:	4293      	cmp	r3, r2
  40182c:	d111      	bne.n	401852 <usart_serial_init+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40182e:	200f      	movs	r0, #15
  401830:	4b0b      	ldr	r3, [pc, #44]	; (401860 <usart_serial_init+0xd4>)
  401832:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401834:	4b08      	ldr	r3, [pc, #32]	; (401858 <usart_serial_init+0xcc>)
  401836:	4798      	blx	r3
  401838:	4602      	mov	r2, r0
  40183a:	f107 030c 	add.w	r3, r7, #12
  40183e:	6878      	ldr	r0, [r7, #4]
  401840:	4619      	mov	r1, r3
  401842:	4b0b      	ldr	r3, [pc, #44]	; (401870 <usart_serial_init+0xe4>)
  401844:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401846:	6878      	ldr	r0, [r7, #4]
  401848:	4b0a      	ldr	r3, [pc, #40]	; (401874 <usart_serial_init+0xe8>)
  40184a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40184c:	6878      	ldr	r0, [r7, #4]
  40184e:	4b0a      	ldr	r3, [pc, #40]	; (401878 <usart_serial_init+0xec>)
  401850:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401852:	3730      	adds	r7, #48	; 0x30
  401854:	46bd      	mov	sp, r7
  401856:	bd80      	pop	{r7, pc}
  401858:	00401761 	.word	0x00401761
  40185c:	400e0600 	.word	0x400e0600
  401860:	00401775 	.word	0x00401775
  401864:	00400f71 	.word	0x00400f71
  401868:	400e0800 	.word	0x400e0800
  40186c:	40024000 	.word	0x40024000
  401870:	00401121 	.word	0x00401121
  401874:	004011a5 	.word	0x004011a5
  401878:	004011d5 	.word	0x004011d5
  40187c:	40028000 	.word	0x40028000

00401880 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401880:	b580      	push	{r7, lr}
  401882:	b082      	sub	sp, #8
  401884:	af00      	add	r7, sp, #0
  401886:	6078      	str	r0, [r7, #4]
  401888:	460b      	mov	r3, r1
  40188a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40188c:	687b      	ldr	r3, [r7, #4]
  40188e:	4a20      	ldr	r2, [pc, #128]	; (401910 <usart_serial_putchar+0x90>)
  401890:	4293      	cmp	r3, r2
  401892:	d10a      	bne.n	4018aa <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401894:	bf00      	nop
  401896:	78fb      	ldrb	r3, [r7, #3]
  401898:	6878      	ldr	r0, [r7, #4]
  40189a:	4619      	mov	r1, r3
  40189c:	4b1d      	ldr	r3, [pc, #116]	; (401914 <usart_serial_putchar+0x94>)
  40189e:	4798      	blx	r3
  4018a0:	4603      	mov	r3, r0
  4018a2:	2b00      	cmp	r3, #0
  4018a4:	d1f7      	bne.n	401896 <usart_serial_putchar+0x16>
		return 1;
  4018a6:	2301      	movs	r3, #1
  4018a8:	e02d      	b.n	401906 <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018aa:	687b      	ldr	r3, [r7, #4]
  4018ac:	4a1a      	ldr	r2, [pc, #104]	; (401918 <usart_serial_putchar+0x98>)
  4018ae:	4293      	cmp	r3, r2
  4018b0:	d10a      	bne.n	4018c8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018b2:	bf00      	nop
  4018b4:	78fb      	ldrb	r3, [r7, #3]
  4018b6:	6878      	ldr	r0, [r7, #4]
  4018b8:	4619      	mov	r1, r3
  4018ba:	4b16      	ldr	r3, [pc, #88]	; (401914 <usart_serial_putchar+0x94>)
  4018bc:	4798      	blx	r3
  4018be:	4603      	mov	r3, r0
  4018c0:	2b00      	cmp	r3, #0
  4018c2:	d1f7      	bne.n	4018b4 <usart_serial_putchar+0x34>
		return 1;
  4018c4:	2301      	movs	r3, #1
  4018c6:	e01e      	b.n	401906 <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4018c8:	687b      	ldr	r3, [r7, #4]
  4018ca:	4a14      	ldr	r2, [pc, #80]	; (40191c <usart_serial_putchar+0x9c>)
  4018cc:	4293      	cmp	r3, r2
  4018ce:	d10a      	bne.n	4018e6 <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4018d0:	bf00      	nop
  4018d2:	78fb      	ldrb	r3, [r7, #3]
  4018d4:	6878      	ldr	r0, [r7, #4]
  4018d6:	4619      	mov	r1, r3
  4018d8:	4b11      	ldr	r3, [pc, #68]	; (401920 <usart_serial_putchar+0xa0>)
  4018da:	4798      	blx	r3
  4018dc:	4603      	mov	r3, r0
  4018de:	2b00      	cmp	r3, #0
  4018e0:	d1f7      	bne.n	4018d2 <usart_serial_putchar+0x52>
		return 1;
  4018e2:	2301      	movs	r3, #1
  4018e4:	e00f      	b.n	401906 <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4018e6:	687b      	ldr	r3, [r7, #4]
  4018e8:	4a0e      	ldr	r2, [pc, #56]	; (401924 <usart_serial_putchar+0xa4>)
  4018ea:	4293      	cmp	r3, r2
  4018ec:	d10a      	bne.n	401904 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4018ee:	bf00      	nop
  4018f0:	78fb      	ldrb	r3, [r7, #3]
  4018f2:	6878      	ldr	r0, [r7, #4]
  4018f4:	4619      	mov	r1, r3
  4018f6:	4b0a      	ldr	r3, [pc, #40]	; (401920 <usart_serial_putchar+0xa0>)
  4018f8:	4798      	blx	r3
  4018fa:	4603      	mov	r3, r0
  4018fc:	2b00      	cmp	r3, #0
  4018fe:	d1f7      	bne.n	4018f0 <usart_serial_putchar+0x70>
		return 1;
  401900:	2301      	movs	r3, #1
  401902:	e000      	b.n	401906 <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401904:	2300      	movs	r3, #0
}
  401906:	4618      	mov	r0, r3
  401908:	3708      	adds	r7, #8
  40190a:	46bd      	mov	sp, r7
  40190c:	bd80      	pop	{r7, pc}
  40190e:	bf00      	nop
  401910:	400e0600 	.word	0x400e0600
  401914:	00400fd5 	.word	0x00400fd5
  401918:	400e0800 	.word	0x400e0800
  40191c:	40024000 	.word	0x40024000
  401920:	00401259 	.word	0x00401259
  401924:	40028000 	.word	0x40028000

00401928 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401928:	b580      	push	{r7, lr}
  40192a:	b084      	sub	sp, #16
  40192c:	af00      	add	r7, sp, #0
  40192e:	6078      	str	r0, [r7, #4]
  401930:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  401932:	2300      	movs	r3, #0
  401934:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401936:	687b      	ldr	r3, [r7, #4]
  401938:	4a1e      	ldr	r2, [pc, #120]	; (4019b4 <usart_serial_getchar+0x8c>)
  40193a:	4293      	cmp	r3, r2
  40193c:	d107      	bne.n	40194e <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  40193e:	bf00      	nop
  401940:	6878      	ldr	r0, [r7, #4]
  401942:	6839      	ldr	r1, [r7, #0]
  401944:	4b1c      	ldr	r3, [pc, #112]	; (4019b8 <usart_serial_getchar+0x90>)
  401946:	4798      	blx	r3
  401948:	4603      	mov	r3, r0
  40194a:	2b00      	cmp	r3, #0
  40194c:	d1f8      	bne.n	401940 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40194e:	687b      	ldr	r3, [r7, #4]
  401950:	4a1a      	ldr	r2, [pc, #104]	; (4019bc <usart_serial_getchar+0x94>)
  401952:	4293      	cmp	r3, r2
  401954:	d107      	bne.n	401966 <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  401956:	bf00      	nop
  401958:	6878      	ldr	r0, [r7, #4]
  40195a:	6839      	ldr	r1, [r7, #0]
  40195c:	4b16      	ldr	r3, [pc, #88]	; (4019b8 <usart_serial_getchar+0x90>)
  40195e:	4798      	blx	r3
  401960:	4603      	mov	r3, r0
  401962:	2b00      	cmp	r3, #0
  401964:	d1f8      	bne.n	401958 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401966:	687b      	ldr	r3, [r7, #4]
  401968:	4a15      	ldr	r2, [pc, #84]	; (4019c0 <usart_serial_getchar+0x98>)
  40196a:	4293      	cmp	r3, r2
  40196c:	d10d      	bne.n	40198a <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  40196e:	bf00      	nop
  401970:	f107 030c 	add.w	r3, r7, #12
  401974:	6878      	ldr	r0, [r7, #4]
  401976:	4619      	mov	r1, r3
  401978:	4b12      	ldr	r3, [pc, #72]	; (4019c4 <usart_serial_getchar+0x9c>)
  40197a:	4798      	blx	r3
  40197c:	4603      	mov	r3, r0
  40197e:	2b00      	cmp	r3, #0
  401980:	d1f6      	bne.n	401970 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  401982:	68fb      	ldr	r3, [r7, #12]
  401984:	b2da      	uxtb	r2, r3
  401986:	683b      	ldr	r3, [r7, #0]
  401988:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40198a:	687b      	ldr	r3, [r7, #4]
  40198c:	4a0e      	ldr	r2, [pc, #56]	; (4019c8 <usart_serial_getchar+0xa0>)
  40198e:	4293      	cmp	r3, r2
  401990:	d10d      	bne.n	4019ae <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  401992:	bf00      	nop
  401994:	f107 030c 	add.w	r3, r7, #12
  401998:	6878      	ldr	r0, [r7, #4]
  40199a:	4619      	mov	r1, r3
  40199c:	4b09      	ldr	r3, [pc, #36]	; (4019c4 <usart_serial_getchar+0x9c>)
  40199e:	4798      	blx	r3
  4019a0:	4603      	mov	r3, r0
  4019a2:	2b00      	cmp	r3, #0
  4019a4:	d1f6      	bne.n	401994 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4019a6:	68fb      	ldr	r3, [r7, #12]
  4019a8:	b2da      	uxtb	r2, r3
  4019aa:	683b      	ldr	r3, [r7, #0]
  4019ac:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4019ae:	3710      	adds	r7, #16
  4019b0:	46bd      	mov	sp, r7
  4019b2:	bd80      	pop	{r7, pc}
  4019b4:	400e0600 	.word	0x400e0600
  4019b8:	00401005 	.word	0x00401005
  4019bc:	400e0800 	.word	0x400e0800
  4019c0:	40024000 	.word	0x40024000
  4019c4:	0040128d 	.word	0x0040128d
  4019c8:	40028000 	.word	0x40028000

004019cc <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4019cc:	b580      	push	{r7, lr}
  4019ce:	b082      	sub	sp, #8
  4019d0:	af00      	add	r7, sp, #0
  4019d2:	6078      	str	r0, [r7, #4]
  4019d4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4019d6:	4a0f      	ldr	r2, [pc, #60]	; (401a14 <stdio_serial_init+0x48>)
  4019d8:	687b      	ldr	r3, [r7, #4]
  4019da:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4019dc:	4b0e      	ldr	r3, [pc, #56]	; (401a18 <stdio_serial_init+0x4c>)
  4019de:	4a0f      	ldr	r2, [pc, #60]	; (401a1c <stdio_serial_init+0x50>)
  4019e0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4019e2:	4b0f      	ldr	r3, [pc, #60]	; (401a20 <stdio_serial_init+0x54>)
  4019e4:	4a0f      	ldr	r2, [pc, #60]	; (401a24 <stdio_serial_init+0x58>)
  4019e6:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4019e8:	6878      	ldr	r0, [r7, #4]
  4019ea:	6839      	ldr	r1, [r7, #0]
  4019ec:	4b0e      	ldr	r3, [pc, #56]	; (401a28 <stdio_serial_init+0x5c>)
  4019ee:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4019f0:	4b0e      	ldr	r3, [pc, #56]	; (401a2c <stdio_serial_init+0x60>)
  4019f2:	681b      	ldr	r3, [r3, #0]
  4019f4:	689b      	ldr	r3, [r3, #8]
  4019f6:	4618      	mov	r0, r3
  4019f8:	2100      	movs	r1, #0
  4019fa:	4b0d      	ldr	r3, [pc, #52]	; (401a30 <stdio_serial_init+0x64>)
  4019fc:	4798      	blx	r3
	setbuf(stdin, NULL);
  4019fe:	4b0b      	ldr	r3, [pc, #44]	; (401a2c <stdio_serial_init+0x60>)
  401a00:	681b      	ldr	r3, [r3, #0]
  401a02:	685b      	ldr	r3, [r3, #4]
  401a04:	4618      	mov	r0, r3
  401a06:	2100      	movs	r1, #0
  401a08:	4b09      	ldr	r3, [pc, #36]	; (401a30 <stdio_serial_init+0x64>)
  401a0a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401a0c:	3708      	adds	r7, #8
  401a0e:	46bd      	mov	sp, r7
  401a10:	bd80      	pop	{r7, pc}
  401a12:	bf00      	nop
  401a14:	20000940 	.word	0x20000940
  401a18:	2000093c 	.word	0x2000093c
  401a1c:	00401881 	.word	0x00401881
  401a20:	20000938 	.word	0x20000938
  401a24:	00401929 	.word	0x00401929
  401a28:	0040178d 	.word	0x0040178d
  401a2c:	20000430 	.word	0x20000430
  401a30:	00401df5 	.word	0x00401df5

00401a34 <config_uart>:

void limparvetor(uint8_t *vetor);
/************************************************************************/
/* Configura UART                                                       */
/************************************************************************/
void config_uart(void){
  401a34:	b580      	push	{r7, lr}
  401a36:	b084      	sub	sp, #16
  401a38:	af00      	add	r7, sp, #0
	
	/* configura pinos */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401a3a:	4812      	ldr	r0, [pc, #72]	; (401a84 <config_uart+0x50>)
  401a3c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401a40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401a44:	4b10      	ldr	r3, [pc, #64]	; (401a88 <config_uart+0x54>)
  401a46:	4798      	blx	r3
	
	/* ativa clock */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401a48:	2008      	movs	r0, #8
  401a4a:	4b10      	ldr	r3, [pc, #64]	; (401a8c <config_uart+0x58>)
  401a4c:	4798      	blx	r3
	
	/* Configurao UART */
	const usart_serial_options_t uart_serial_options = {
  401a4e:	463b      	mov	r3, r7
  401a50:	2200      	movs	r2, #0
  401a52:	601a      	str	r2, [r3, #0]
  401a54:	3304      	adds	r3, #4
  401a56:	2200      	movs	r2, #0
  401a58:	601a      	str	r2, [r3, #0]
  401a5a:	3304      	adds	r3, #4
  401a5c:	2200      	movs	r2, #0
  401a5e:	601a      	str	r2, [r3, #0]
  401a60:	3304      	adds	r3, #4
  401a62:	2200      	movs	r2, #0
  401a64:	601a      	str	r2, [r3, #0]
  401a66:	3304      	adds	r3, #4
  401a68:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401a6c:	603b      	str	r3, [r7, #0]
  401a6e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a72:	60bb      	str	r3, [r7, #8]
		.baudrate   = CONF_UART_BAUDRATE,
		.paritytype = UART_MR_PAR_NO,
		.stopbits   = 0
	};
	
	stdio_serial_init((Usart *)CONF_UART, &uart_serial_options);
  401a74:	463b      	mov	r3, r7
  401a76:	4806      	ldr	r0, [pc, #24]	; (401a90 <config_uart+0x5c>)
  401a78:	4619      	mov	r1, r3
  401a7a:	4b06      	ldr	r3, [pc, #24]	; (401a94 <config_uart+0x60>)
  401a7c:	4798      	blx	r3
}
  401a7e:	3710      	adds	r7, #16
  401a80:	46bd      	mov	sp, r7
  401a82:	bd80      	pop	{r7, pc}
  401a84:	400e0e00 	.word	0x400e0e00
  401a88:	00400a29 	.word	0x00400a29
  401a8c:	00401775 	.word	0x00401775
  401a90:	400e0600 	.word	0x400e0600
  401a94:	004019cd 	.word	0x004019cd

00401a98 <display_menu>:

/************************************************************************/
/* Display Menu                                                         */
/************************************************************************/
static void display_menu(void)
{
  401a98:	b580      	push	{r7, lr}
  401a9a:	af00      	add	r7, sp, #0
	puts(" 1 : exibe novamente esse menu \n\r"
  401a9c:	4801      	ldr	r0, [pc, #4]	; (401aa4 <display_menu+0xc>)
  401a9e:	4b02      	ldr	r3, [pc, #8]	; (401aa8 <display_menu+0x10>)
  401aa0:	4798      	blx	r3
		 " 2 : Ativa o LED  \n\r"
		 " 3 : Desliga o LED \n\r ");
}
  401aa2:	bd80      	pop	{r7, pc}
  401aa4:	00404c9c 	.word	0x00404c9c
  401aa8:	00401de5 	.word	0x00401de5

00401aac <function>:

/************************************************************************/
/* Config PIO                                  */
/************************************************************************/
void function(int id, int pin, Pio * port) {
  401aac:	b480      	push	{r7}
  401aae:	b085      	sub	sp, #20
  401ab0:	af00      	add	r7, sp, #0
  401ab2:	60f8      	str	r0, [r7, #12]
  401ab4:	60b9      	str	r1, [r7, #8]
  401ab6:	607a      	str	r2, [r7, #4]
	// 29.17.4 PMC Peripheral Clock Enable Register 0
	// 1: Enables the corresponding peripheral clock.
	// ID_PIOA = 11 - TAB 11-1
	
	PMC->PMC_PCER0 = id;
  401ab8:	4a0d      	ldr	r2, [pc, #52]	; (401af0 <function+0x44>)
  401aba:	68fb      	ldr	r3, [r7, #12]
  401abc:	6113      	str	r3, [r2, #16]
	port-> PIO_PER = (1 << pin );
  401abe:	2201      	movs	r2, #1
  401ac0:	68bb      	ldr	r3, [r7, #8]
  401ac2:	fa02 f303 	lsl.w	r3, r2, r3
  401ac6:	461a      	mov	r2, r3
  401ac8:	687b      	ldr	r3, [r7, #4]
  401aca:	601a      	str	r2, [r3, #0]
	port->PIO_WPMR = 0;
  401acc:	687b      	ldr	r3, [r7, #4]
  401ace:	2200      	movs	r2, #0
  401ad0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	port->PIO_OER |=  (1 << pin );
  401ad4:	687b      	ldr	r3, [r7, #4]
  401ad6:	691b      	ldr	r3, [r3, #16]
  401ad8:	2101      	movs	r1, #1
  401ada:	68ba      	ldr	r2, [r7, #8]
  401adc:	fa01 f202 	lsl.w	r2, r1, r2
  401ae0:	431a      	orrs	r2, r3
  401ae2:	687b      	ldr	r3, [r7, #4]
  401ae4:	611a      	str	r2, [r3, #16]
}
  401ae6:	3714      	adds	r7, #20
  401ae8:	46bd      	mov	sp, r7
  401aea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aee:	4770      	bx	lr
  401af0:	400e0400 	.word	0x400e0400

00401af4 <readvec>:
}*/
/************************************************************************/
/* Funo lelitura de dados                                                                     */
/************************************************************************/
int readvec(uint8_t *vetor)
{
  401af4:	b580      	push	{r7, lr}
  401af6:	b084      	sub	sp, #16
  401af8:	af00      	add	r7, sp, #0
  401afa:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
  401afc:	2300      	movs	r3, #0
  401afe:	73fb      	strb	r3, [r7, #15]
	limparvetor(vetor);
  401b00:	6878      	ldr	r0, [r7, #4]
  401b02:	4b0f      	ldr	r3, [pc, #60]	; (401b40 <readvec+0x4c>)
  401b04:	4798      	blx	r3
	for (i=0;i<TAMANHO;i++)
  401b06:	2300      	movs	r3, #0
  401b08:	73fb      	strb	r3, [r7, #15]
  401b0a:	e011      	b.n	401b30 <readvec+0x3c>
	{
		usart_serial_getchar((Usart *)CONSOLE_UART, (vetor+i));
  401b0c:	7bfb      	ldrb	r3, [r7, #15]
  401b0e:	687a      	ldr	r2, [r7, #4]
  401b10:	4413      	add	r3, r2
  401b12:	480c      	ldr	r0, [pc, #48]	; (401b44 <readvec+0x50>)
  401b14:	4619      	mov	r1, r3
  401b16:	4b0c      	ldr	r3, [pc, #48]	; (401b48 <readvec+0x54>)
  401b18:	4798      	blx	r3
		if (*(vetor+i) == '\n')
  401b1a:	7bfb      	ldrb	r3, [r7, #15]
  401b1c:	687a      	ldr	r2, [r7, #4]
  401b1e:	4413      	add	r3, r2
  401b20:	781b      	ldrb	r3, [r3, #0]
  401b22:	2b0a      	cmp	r3, #10
  401b24:	d101      	bne.n	401b2a <readvec+0x36>
		{
			
			return i;
  401b26:	7bfb      	ldrb	r3, [r7, #15]
  401b28:	e006      	b.n	401b38 <readvec+0x44>
/************************************************************************/
int readvec(uint8_t *vetor)
{
	uint8_t i=0;
	limparvetor(vetor);
	for (i=0;i<TAMANHO;i++)
  401b2a:	7bfb      	ldrb	r3, [r7, #15]
  401b2c:	3301      	adds	r3, #1
  401b2e:	73fb      	strb	r3, [r7, #15]
  401b30:	7bfb      	ldrb	r3, [r7, #15]
  401b32:	2b0f      	cmp	r3, #15
  401b34:	d9ea      	bls.n	401b0c <readvec+0x18>
			
			return i;
		}
		
	}
	return 0;
  401b36:	2300      	movs	r3, #0
}
  401b38:	4618      	mov	r0, r3
  401b3a:	3710      	adds	r7, #16
  401b3c:	46bd      	mov	sp, r7
  401b3e:	bd80      	pop	{r7, pc}
  401b40:	00401b4d 	.word	0x00401b4d
  401b44:	400e0600 	.word	0x400e0600
  401b48:	00401929 	.word	0x00401929

00401b4c <limparvetor>:
/************************************************************************/
/* Funao limpar vetor                                                  */
/************************************************************************/

void limparvetor(uint8_t *vetor)
{
  401b4c:	b480      	push	{r7}
  401b4e:	b085      	sub	sp, #20
  401b50:	af00      	add	r7, sp, #0
  401b52:	6078      	str	r0, [r7, #4]
	uint8_t n;
	for(n=0;n<TAMANHO;n++)
  401b54:	2300      	movs	r3, #0
  401b56:	73fb      	strb	r3, [r7, #15]
  401b58:	e007      	b.n	401b6a <limparvetor+0x1e>
	{
		*(vetor+n) = 0X00;
  401b5a:	7bfb      	ldrb	r3, [r7, #15]
  401b5c:	687a      	ldr	r2, [r7, #4]
  401b5e:	4413      	add	r3, r2
  401b60:	2200      	movs	r2, #0
  401b62:	701a      	strb	r2, [r3, #0]
/************************************************************************/

void limparvetor(uint8_t *vetor)
{
	uint8_t n;
	for(n=0;n<TAMANHO;n++)
  401b64:	7bfb      	ldrb	r3, [r7, #15]
  401b66:	3301      	adds	r3, #1
  401b68:	73fb      	strb	r3, [r7, #15]
  401b6a:	7bfb      	ldrb	r3, [r7, #15]
  401b6c:	2b0f      	cmp	r3, #15
  401b6e:	d9f4      	bls.n	401b5a <limparvetor+0xe>
	{
		*(vetor+n) = 0X00;
	}
}
  401b70:	3714      	adds	r7, #20
  401b72:	46bd      	mov	sp, r7
  401b74:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b78:	4770      	bx	lr
  401b7a:	bf00      	nop

00401b7c <main>:
/* Main                                                                 */
/************************************************************************/


int main(void)
{
  401b7c:	b590      	push	{r4, r7, lr}
  401b7e:	b089      	sub	sp, #36	; 0x24
  401b80:	af02      	add	r7, sp, #8
	uint8_t vetor[TAMANHO+1];
	uint8_t uc_key;
	uint8_t rtn;

	/* Initialize the system */
	sysclk_init();
  401b82:	4b29      	ldr	r3, [pc, #164]	; (401c28 <main+0xac>)
  401b84:	4798      	blx	r3
	board_init();
  401b86:	4b29      	ldr	r3, [pc, #164]	; (401c2c <main+0xb0>)
  401b88:	4798      	blx	r3

	/* Configure LED 1 */
	pmc_enable_periph_clk(ID_LED_BLUE);
  401b8a:	200b      	movs	r0, #11
  401b8c:	4b28      	ldr	r3, [pc, #160]	; (401c30 <main+0xb4>)
  401b8e:	4798      	blx	r3
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  401b90:	2300      	movs	r3, #0
  401b92:	9300      	str	r3, [sp, #0]
  401b94:	4827      	ldr	r0, [pc, #156]	; (401c34 <main+0xb8>)
  401b96:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401b9a:	2201      	movs	r2, #1
  401b9c:	2300      	movs	r3, #0
  401b9e:	4c26      	ldr	r4, [pc, #152]	; (401c38 <main+0xbc>)
  401ba0:	47a0      	blx	r4
	
	function(ID_PIOA, PIN_LED_GREEN, PIOA);
  401ba2:	200b      	movs	r0, #11
  401ba4:	2114      	movs	r1, #20
  401ba6:	4a23      	ldr	r2, [pc, #140]	; (401c34 <main+0xb8>)
  401ba8:	4b24      	ldr	r3, [pc, #144]	; (401c3c <main+0xc0>)
  401baa:	4798      	blx	r3
	function(ID_PIOC, PIN_LED_RED, PIOC);
  401bac:	200d      	movs	r0, #13
  401bae:	2114      	movs	r1, #20
  401bb0:	4a23      	ldr	r2, [pc, #140]	; (401c40 <main+0xc4>)
  401bb2:	4b22      	ldr	r3, [pc, #136]	; (401c3c <main+0xc0>)
  401bb4:	4798      	blx	r3

	/* Initialize debug console */
	config_uart();
  401bb6:	4b23      	ldr	r3, [pc, #140]	; (401c44 <main+0xc8>)
  401bb8:	4798      	blx	r3
	
	/* Initialize tc 
	configure_tc();  */
	
	/* frase de boas vindas */
	puts(" ---------------------------- \n\r"
  401bba:	4823      	ldr	r0, [pc, #140]	; (401c48 <main+0xcc>)
  401bbc:	4b23      	ldr	r3, [pc, #140]	; (401c4c <main+0xd0>)
  401bbe:	4798      	blx	r3
	 	 " Bem vindo terraquio !		\n\r"
		 " ---------------------------- \n\r");
		 
	/* display main menu */
	display_menu();
  401bc0:	4b23      	ldr	r3, [pc, #140]	; (401c50 <main+0xd4>)
  401bc2:	4798      	blx	r3
	
	/* init var */
	vetor[TAMANHO] = STRING_NULL;
  401bc4:	2300      	movs	r3, #0
  401bc6:	753b      	strb	r3, [r7, #20]
	
	while (1) {
		rtn = readvec(&vetor[0]);
  401bc8:	1d3b      	adds	r3, r7, #4
  401bca:	4618      	mov	r0, r3
  401bcc:	4b21      	ldr	r3, [pc, #132]	; (401c54 <main+0xd8>)
  401bce:	4798      	blx	r3
  401bd0:	4603      	mov	r3, r0
  401bd2:	75fb      	strb	r3, [r7, #23]
		if(rtn){
  401bd4:	7dfb      	ldrb	r3, [r7, #23]
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	d102      	bne.n	401be0 <main+0x64>
			
		}else{
			printf("[ERR ] Quantidade de dados > permitido \n");
  401bda:	481f      	ldr	r0, [pc, #124]	; (401c58 <main+0xdc>)
  401bdc:	4b1f      	ldr	r3, [pc, #124]	; (401c5c <main+0xe0>)
  401bde:	4798      	blx	r3
		}
		switch (*vetor) {
  401be0:	793b      	ldrb	r3, [r7, #4]
  401be2:	2b33      	cmp	r3, #51	; 0x33
  401be4:	d010      	beq.n	401c08 <main+0x8c>
  401be6:	2b4d      	cmp	r3, #77	; 0x4d
  401be8:	d002      	beq.n	401bf0 <main+0x74>
  401bea:	2b32      	cmp	r3, #50	; 0x32
  401bec:	d003      	beq.n	401bf6 <main+0x7a>
  401bee:	e014      	b.n	401c1a <main+0x9e>
			
			case 'M':
				display_menu();
  401bf0:	4b17      	ldr	r3, [pc, #92]	; (401c50 <main+0xd4>)
  401bf2:	4798      	blx	r3
				break;
  401bf4:	e016      	b.n	401c24 <main+0xa8>
			case '2':
				pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  401bf6:	480f      	ldr	r0, [pc, #60]	; (401c34 <main+0xb8>)
  401bf8:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401bfc:	4b18      	ldr	r3, [pc, #96]	; (401c60 <main+0xe4>)
  401bfe:	4798      	blx	r3
				puts("Led ON \n\r");
  401c00:	4818      	ldr	r0, [pc, #96]	; (401c64 <main+0xe8>)
  401c02:	4b12      	ldr	r3, [pc, #72]	; (401c4c <main+0xd0>)
  401c04:	4798      	blx	r3
				break;
  401c06:	e00d      	b.n	401c24 <main+0xa8>
			case '3' :
				pio_set(PORT_LED_BLUE, MASK_LED_BLUE);
  401c08:	480a      	ldr	r0, [pc, #40]	; (401c34 <main+0xb8>)
  401c0a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401c0e:	4b16      	ldr	r3, [pc, #88]	; (401c68 <main+0xec>)
  401c10:	4798      	blx	r3
				puts("Led OFF \n\r");
  401c12:	4816      	ldr	r0, [pc, #88]	; (401c6c <main+0xf0>)
  401c14:	4b0d      	ldr	r3, [pc, #52]	; (401c4c <main+0xd0>)
  401c16:	4798      	blx	r3
				break;
  401c18:	e004      	b.n	401c24 <main+0xa8>
			default:
				printf("[INFO] Opcao nao definida: %s \n\r", vetor);
  401c1a:	1d3b      	adds	r3, r7, #4
  401c1c:	4814      	ldr	r0, [pc, #80]	; (401c70 <main+0xf4>)
  401c1e:	4619      	mov	r1, r3
  401c20:	4b0e      	ldr	r3, [pc, #56]	; (401c5c <main+0xe0>)
  401c22:	4798      	blx	r3
				
		}	
	}
  401c24:	e7d0      	b.n	401bc8 <main+0x4c>
  401c26:	bf00      	nop
  401c28:	00400405 	.word	0x00400405
  401c2c:	00400571 	.word	0x00400571
  401c30:	00400eed 	.word	0x00400eed
  401c34:	400e0e00 	.word	0x400e0e00
  401c38:	004007c1 	.word	0x004007c1
  401c3c:	00401aad 	.word	0x00401aad
  401c40:	400e1200 	.word	0x400e1200
  401c44:	00401a35 	.word	0x00401a35
  401c48:	00404ce8 	.word	0x00404ce8
  401c4c:	00401de5 	.word	0x00401de5
  401c50:	00401a99 	.word	0x00401a99
  401c54:	00401af5 	.word	0x00401af5
  401c58:	00404d44 	.word	0x00404d44
  401c5c:	00401cc5 	.word	0x00401cc5
  401c60:	00400619 	.word	0x00400619
  401c64:	00404d70 	.word	0x00404d70
  401c68:	004005fd 	.word	0x004005fd
  401c6c:	00404d7c 	.word	0x00404d7c
  401c70:	00404d88 	.word	0x00404d88

00401c74 <__libc_init_array>:
  401c74:	b570      	push	{r4, r5, r6, lr}
  401c76:	4e0f      	ldr	r6, [pc, #60]	; (401cb4 <__libc_init_array+0x40>)
  401c78:	4d0f      	ldr	r5, [pc, #60]	; (401cb8 <__libc_init_array+0x44>)
  401c7a:	1b76      	subs	r6, r6, r5
  401c7c:	10b6      	asrs	r6, r6, #2
  401c7e:	bf18      	it	ne
  401c80:	2400      	movne	r4, #0
  401c82:	d005      	beq.n	401c90 <__libc_init_array+0x1c>
  401c84:	3401      	adds	r4, #1
  401c86:	f855 3b04 	ldr.w	r3, [r5], #4
  401c8a:	4798      	blx	r3
  401c8c:	42a6      	cmp	r6, r4
  401c8e:	d1f9      	bne.n	401c84 <__libc_init_array+0x10>
  401c90:	4e0a      	ldr	r6, [pc, #40]	; (401cbc <__libc_init_array+0x48>)
  401c92:	4d0b      	ldr	r5, [pc, #44]	; (401cc0 <__libc_init_array+0x4c>)
  401c94:	1b76      	subs	r6, r6, r5
  401c96:	f003 f8b7 	bl	404e08 <_init>
  401c9a:	10b6      	asrs	r6, r6, #2
  401c9c:	bf18      	it	ne
  401c9e:	2400      	movne	r4, #0
  401ca0:	d006      	beq.n	401cb0 <__libc_init_array+0x3c>
  401ca2:	3401      	adds	r4, #1
  401ca4:	f855 3b04 	ldr.w	r3, [r5], #4
  401ca8:	4798      	blx	r3
  401caa:	42a6      	cmp	r6, r4
  401cac:	d1f9      	bne.n	401ca2 <__libc_init_array+0x2e>
  401cae:	bd70      	pop	{r4, r5, r6, pc}
  401cb0:	bd70      	pop	{r4, r5, r6, pc}
  401cb2:	bf00      	nop
  401cb4:	00404e14 	.word	0x00404e14
  401cb8:	00404e14 	.word	0x00404e14
  401cbc:	00404e1c 	.word	0x00404e1c
  401cc0:	00404e14 	.word	0x00404e14

00401cc4 <iprintf>:
  401cc4:	b40f      	push	{r0, r1, r2, r3}
  401cc6:	b500      	push	{lr}
  401cc8:	4907      	ldr	r1, [pc, #28]	; (401ce8 <iprintf+0x24>)
  401cca:	b083      	sub	sp, #12
  401ccc:	ab04      	add	r3, sp, #16
  401cce:	6808      	ldr	r0, [r1, #0]
  401cd0:	f853 2b04 	ldr.w	r2, [r3], #4
  401cd4:	6881      	ldr	r1, [r0, #8]
  401cd6:	9301      	str	r3, [sp, #4]
  401cd8:	f000 f97a 	bl	401fd0 <_vfiprintf_r>
  401cdc:	b003      	add	sp, #12
  401cde:	f85d eb04 	ldr.w	lr, [sp], #4
  401ce2:	b004      	add	sp, #16
  401ce4:	4770      	bx	lr
  401ce6:	bf00      	nop
  401ce8:	20000430 	.word	0x20000430

00401cec <memset>:
  401cec:	b470      	push	{r4, r5, r6}
  401cee:	0784      	lsls	r4, r0, #30
  401cf0:	d046      	beq.n	401d80 <memset+0x94>
  401cf2:	1e54      	subs	r4, r2, #1
  401cf4:	2a00      	cmp	r2, #0
  401cf6:	d041      	beq.n	401d7c <memset+0x90>
  401cf8:	b2cd      	uxtb	r5, r1
  401cfa:	4603      	mov	r3, r0
  401cfc:	e002      	b.n	401d04 <memset+0x18>
  401cfe:	1e62      	subs	r2, r4, #1
  401d00:	b3e4      	cbz	r4, 401d7c <memset+0x90>
  401d02:	4614      	mov	r4, r2
  401d04:	f803 5b01 	strb.w	r5, [r3], #1
  401d08:	079a      	lsls	r2, r3, #30
  401d0a:	d1f8      	bne.n	401cfe <memset+0x12>
  401d0c:	2c03      	cmp	r4, #3
  401d0e:	d92e      	bls.n	401d6e <memset+0x82>
  401d10:	b2cd      	uxtb	r5, r1
  401d12:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d16:	2c0f      	cmp	r4, #15
  401d18:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d1c:	d919      	bls.n	401d52 <memset+0x66>
  401d1e:	f103 0210 	add.w	r2, r3, #16
  401d22:	4626      	mov	r6, r4
  401d24:	3e10      	subs	r6, #16
  401d26:	2e0f      	cmp	r6, #15
  401d28:	f842 5c10 	str.w	r5, [r2, #-16]
  401d2c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d30:	f842 5c08 	str.w	r5, [r2, #-8]
  401d34:	f842 5c04 	str.w	r5, [r2, #-4]
  401d38:	f102 0210 	add.w	r2, r2, #16
  401d3c:	d8f2      	bhi.n	401d24 <memset+0x38>
  401d3e:	f1a4 0210 	sub.w	r2, r4, #16
  401d42:	f022 020f 	bic.w	r2, r2, #15
  401d46:	f004 040f 	and.w	r4, r4, #15
  401d4a:	3210      	adds	r2, #16
  401d4c:	2c03      	cmp	r4, #3
  401d4e:	4413      	add	r3, r2
  401d50:	d90d      	bls.n	401d6e <memset+0x82>
  401d52:	461e      	mov	r6, r3
  401d54:	4622      	mov	r2, r4
  401d56:	3a04      	subs	r2, #4
  401d58:	2a03      	cmp	r2, #3
  401d5a:	f846 5b04 	str.w	r5, [r6], #4
  401d5e:	d8fa      	bhi.n	401d56 <memset+0x6a>
  401d60:	1f22      	subs	r2, r4, #4
  401d62:	f022 0203 	bic.w	r2, r2, #3
  401d66:	3204      	adds	r2, #4
  401d68:	4413      	add	r3, r2
  401d6a:	f004 0403 	and.w	r4, r4, #3
  401d6e:	b12c      	cbz	r4, 401d7c <memset+0x90>
  401d70:	b2c9      	uxtb	r1, r1
  401d72:	441c      	add	r4, r3
  401d74:	f803 1b01 	strb.w	r1, [r3], #1
  401d78:	42a3      	cmp	r3, r4
  401d7a:	d1fb      	bne.n	401d74 <memset+0x88>
  401d7c:	bc70      	pop	{r4, r5, r6}
  401d7e:	4770      	bx	lr
  401d80:	4614      	mov	r4, r2
  401d82:	4603      	mov	r3, r0
  401d84:	e7c2      	b.n	401d0c <memset+0x20>
  401d86:	bf00      	nop

00401d88 <_puts_r>:
  401d88:	b5f0      	push	{r4, r5, r6, r7, lr}
  401d8a:	4604      	mov	r4, r0
  401d8c:	b089      	sub	sp, #36	; 0x24
  401d8e:	4608      	mov	r0, r1
  401d90:	460d      	mov	r5, r1
  401d92:	f000 f8b3 	bl	401efc <strlen>
  401d96:	68a3      	ldr	r3, [r4, #8]
  401d98:	4f11      	ldr	r7, [pc, #68]	; (401de0 <_puts_r+0x58>)
  401d9a:	899a      	ldrh	r2, [r3, #12]
  401d9c:	9504      	str	r5, [sp, #16]
  401d9e:	2102      	movs	r1, #2
  401da0:	f100 0e01 	add.w	lr, r0, #1
  401da4:	2601      	movs	r6, #1
  401da6:	ad04      	add	r5, sp, #16
  401da8:	9102      	str	r1, [sp, #8]
  401daa:	0491      	lsls	r1, r2, #18
  401dac:	9005      	str	r0, [sp, #20]
  401dae:	f8cd e00c 	str.w	lr, [sp, #12]
  401db2:	9706      	str	r7, [sp, #24]
  401db4:	9607      	str	r6, [sp, #28]
  401db6:	9501      	str	r5, [sp, #4]
  401db8:	d406      	bmi.n	401dc8 <_puts_r+0x40>
  401dba:	6e59      	ldr	r1, [r3, #100]	; 0x64
  401dbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401dc0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401dc4:	819a      	strh	r2, [r3, #12]
  401dc6:	6659      	str	r1, [r3, #100]	; 0x64
  401dc8:	4620      	mov	r0, r4
  401dca:	4619      	mov	r1, r3
  401dcc:	aa01      	add	r2, sp, #4
  401dce:	f001 faa3 	bl	403318 <__sfvwrite_r>
  401dd2:	2800      	cmp	r0, #0
  401dd4:	bf14      	ite	ne
  401dd6:	f04f 30ff 	movne.w	r0, #4294967295
  401dda:	200a      	moveq	r0, #10
  401ddc:	b009      	add	sp, #36	; 0x24
  401dde:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401de0:	00404db4 	.word	0x00404db4

00401de4 <puts>:
  401de4:	4b02      	ldr	r3, [pc, #8]	; (401df0 <puts+0xc>)
  401de6:	4601      	mov	r1, r0
  401de8:	6818      	ldr	r0, [r3, #0]
  401dea:	f7ff bfcd 	b.w	401d88 <_puts_r>
  401dee:	bf00      	nop
  401df0:	20000430 	.word	0x20000430

00401df4 <setbuf>:
  401df4:	2900      	cmp	r1, #0
  401df6:	bf0c      	ite	eq
  401df8:	2202      	moveq	r2, #2
  401dfa:	2200      	movne	r2, #0
  401dfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401e00:	f000 b800 	b.w	401e04 <setvbuf>

00401e04 <setvbuf>:
  401e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401e08:	4c3a      	ldr	r4, [pc, #232]	; (401ef4 <setvbuf+0xf0>)
  401e0a:	6826      	ldr	r6, [r4, #0]
  401e0c:	460d      	mov	r5, r1
  401e0e:	4604      	mov	r4, r0
  401e10:	4690      	mov	r8, r2
  401e12:	461f      	mov	r7, r3
  401e14:	b116      	cbz	r6, 401e1c <setvbuf+0x18>
  401e16:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401e18:	2b00      	cmp	r3, #0
  401e1a:	d03c      	beq.n	401e96 <setvbuf+0x92>
  401e1c:	f1b8 0f02 	cmp.w	r8, #2
  401e20:	d82f      	bhi.n	401e82 <setvbuf+0x7e>
  401e22:	2f00      	cmp	r7, #0
  401e24:	db2d      	blt.n	401e82 <setvbuf+0x7e>
  401e26:	4621      	mov	r1, r4
  401e28:	4630      	mov	r0, r6
  401e2a:	f001 f831 	bl	402e90 <_fflush_r>
  401e2e:	89a1      	ldrh	r1, [r4, #12]
  401e30:	2300      	movs	r3, #0
  401e32:	6063      	str	r3, [r4, #4]
  401e34:	61a3      	str	r3, [r4, #24]
  401e36:	060b      	lsls	r3, r1, #24
  401e38:	d427      	bmi.n	401e8a <setvbuf+0x86>
  401e3a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  401e3e:	b289      	uxth	r1, r1
  401e40:	f1b8 0f02 	cmp.w	r8, #2
  401e44:	81a1      	strh	r1, [r4, #12]
  401e46:	d02a      	beq.n	401e9e <setvbuf+0x9a>
  401e48:	2d00      	cmp	r5, #0
  401e4a:	d036      	beq.n	401eba <setvbuf+0xb6>
  401e4c:	f1b8 0f01 	cmp.w	r8, #1
  401e50:	d011      	beq.n	401e76 <setvbuf+0x72>
  401e52:	b289      	uxth	r1, r1
  401e54:	f001 0008 	and.w	r0, r1, #8
  401e58:	4b27      	ldr	r3, [pc, #156]	; (401ef8 <setvbuf+0xf4>)
  401e5a:	63f3      	str	r3, [r6, #60]	; 0x3c
  401e5c:	b280      	uxth	r0, r0
  401e5e:	6025      	str	r5, [r4, #0]
  401e60:	6125      	str	r5, [r4, #16]
  401e62:	6167      	str	r7, [r4, #20]
  401e64:	b178      	cbz	r0, 401e86 <setvbuf+0x82>
  401e66:	f011 0f03 	tst.w	r1, #3
  401e6a:	bf18      	it	ne
  401e6c:	2700      	movne	r7, #0
  401e6e:	60a7      	str	r7, [r4, #8]
  401e70:	2000      	movs	r0, #0
  401e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e76:	f041 0101 	orr.w	r1, r1, #1
  401e7a:	427b      	negs	r3, r7
  401e7c:	81a1      	strh	r1, [r4, #12]
  401e7e:	61a3      	str	r3, [r4, #24]
  401e80:	e7e7      	b.n	401e52 <setvbuf+0x4e>
  401e82:	f04f 30ff 	mov.w	r0, #4294967295
  401e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401e8a:	6921      	ldr	r1, [r4, #16]
  401e8c:	4630      	mov	r0, r6
  401e8e:	f001 f96b 	bl	403168 <_free_r>
  401e92:	89a1      	ldrh	r1, [r4, #12]
  401e94:	e7d1      	b.n	401e3a <setvbuf+0x36>
  401e96:	4630      	mov	r0, r6
  401e98:	f001 f88e 	bl	402fb8 <__sinit>
  401e9c:	e7be      	b.n	401e1c <setvbuf+0x18>
  401e9e:	2000      	movs	r0, #0
  401ea0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  401ea4:	f041 0102 	orr.w	r1, r1, #2
  401ea8:	2500      	movs	r5, #0
  401eaa:	2201      	movs	r2, #1
  401eac:	81a1      	strh	r1, [r4, #12]
  401eae:	60a5      	str	r5, [r4, #8]
  401eb0:	6023      	str	r3, [r4, #0]
  401eb2:	6123      	str	r3, [r4, #16]
  401eb4:	6162      	str	r2, [r4, #20]
  401eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401eba:	2f00      	cmp	r7, #0
  401ebc:	bf08      	it	eq
  401ebe:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  401ec2:	4638      	mov	r0, r7
  401ec4:	f001 fc58 	bl	403778 <malloc>
  401ec8:	4605      	mov	r5, r0
  401eca:	b128      	cbz	r0, 401ed8 <setvbuf+0xd4>
  401ecc:	89a1      	ldrh	r1, [r4, #12]
  401ece:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  401ed2:	b289      	uxth	r1, r1
  401ed4:	81a1      	strh	r1, [r4, #12]
  401ed6:	e7b9      	b.n	401e4c <setvbuf+0x48>
  401ed8:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401edc:	f001 fc4c 	bl	403778 <malloc>
  401ee0:	4605      	mov	r5, r0
  401ee2:	b918      	cbnz	r0, 401eec <setvbuf+0xe8>
  401ee4:	89a1      	ldrh	r1, [r4, #12]
  401ee6:	f04f 30ff 	mov.w	r0, #4294967295
  401eea:	e7d9      	b.n	401ea0 <setvbuf+0x9c>
  401eec:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401ef0:	e7ec      	b.n	401ecc <setvbuf+0xc8>
  401ef2:	bf00      	nop
  401ef4:	20000430 	.word	0x20000430
  401ef8:	00402ebd 	.word	0x00402ebd

00401efc <strlen>:
  401efc:	f020 0103 	bic.w	r1, r0, #3
  401f00:	f010 0003 	ands.w	r0, r0, #3
  401f04:	f1c0 0000 	rsb	r0, r0, #0
  401f08:	f851 3b04 	ldr.w	r3, [r1], #4
  401f0c:	f100 0c04 	add.w	ip, r0, #4
  401f10:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401f14:	f06f 0200 	mvn.w	r2, #0
  401f18:	bf1c      	itt	ne
  401f1a:	fa22 f20c 	lsrne.w	r2, r2, ip
  401f1e:	4313      	orrne	r3, r2
  401f20:	f04f 0c01 	mov.w	ip, #1
  401f24:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401f28:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  401f2c:	eba3 020c 	sub.w	r2, r3, ip
  401f30:	ea22 0203 	bic.w	r2, r2, r3
  401f34:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401f38:	bf04      	itt	eq
  401f3a:	f851 3b04 	ldreq.w	r3, [r1], #4
  401f3e:	3004      	addeq	r0, #4
  401f40:	d0f4      	beq.n	401f2c <strlen+0x30>
  401f42:	f1c2 0100 	rsb	r1, r2, #0
  401f46:	ea02 0201 	and.w	r2, r2, r1
  401f4a:	fab2 f282 	clz	r2, r2
  401f4e:	f1c2 021f 	rsb	r2, r2, #31
  401f52:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401f56:	4770      	bx	lr

00401f58 <__sprint_r.part.0>:
  401f58:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401f5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f5e:	049c      	lsls	r4, r3, #18
  401f60:	460f      	mov	r7, r1
  401f62:	4692      	mov	sl, r2
  401f64:	d52b      	bpl.n	401fbe <__sprint_r.part.0+0x66>
  401f66:	6893      	ldr	r3, [r2, #8]
  401f68:	6812      	ldr	r2, [r2, #0]
  401f6a:	b333      	cbz	r3, 401fba <__sprint_r.part.0+0x62>
  401f6c:	4680      	mov	r8, r0
  401f6e:	f102 0908 	add.w	r9, r2, #8
  401f72:	e919 0060 	ldmdb	r9, {r5, r6}
  401f76:	08b6      	lsrs	r6, r6, #2
  401f78:	d017      	beq.n	401faa <__sprint_r.part.0+0x52>
  401f7a:	3d04      	subs	r5, #4
  401f7c:	2400      	movs	r4, #0
  401f7e:	e001      	b.n	401f84 <__sprint_r.part.0+0x2c>
  401f80:	42a6      	cmp	r6, r4
  401f82:	d010      	beq.n	401fa6 <__sprint_r.part.0+0x4e>
  401f84:	4640      	mov	r0, r8
  401f86:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401f8a:	463a      	mov	r2, r7
  401f8c:	f001 f88c 	bl	4030a8 <_fputwc_r>
  401f90:	1c43      	adds	r3, r0, #1
  401f92:	f104 0401 	add.w	r4, r4, #1
  401f96:	d1f3      	bne.n	401f80 <__sprint_r.part.0+0x28>
  401f98:	2300      	movs	r3, #0
  401f9a:	f8ca 3008 	str.w	r3, [sl, #8]
  401f9e:	f8ca 3004 	str.w	r3, [sl, #4]
  401fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fa6:	f8da 3008 	ldr.w	r3, [sl, #8]
  401faa:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401fae:	f8ca 3008 	str.w	r3, [sl, #8]
  401fb2:	f109 0908 	add.w	r9, r9, #8
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d1db      	bne.n	401f72 <__sprint_r.part.0+0x1a>
  401fba:	2000      	movs	r0, #0
  401fbc:	e7ec      	b.n	401f98 <__sprint_r.part.0+0x40>
  401fbe:	f001 f9ab 	bl	403318 <__sfvwrite_r>
  401fc2:	2300      	movs	r3, #0
  401fc4:	f8ca 3008 	str.w	r3, [sl, #8]
  401fc8:	f8ca 3004 	str.w	r3, [sl, #4]
  401fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401fd0 <_vfiprintf_r>:
  401fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401fd4:	b0ab      	sub	sp, #172	; 0xac
  401fd6:	461c      	mov	r4, r3
  401fd8:	9100      	str	r1, [sp, #0]
  401fda:	4693      	mov	fp, r2
  401fdc:	9304      	str	r3, [sp, #16]
  401fde:	9001      	str	r0, [sp, #4]
  401fe0:	b118      	cbz	r0, 401fea <_vfiprintf_r+0x1a>
  401fe2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401fe4:	2b00      	cmp	r3, #0
  401fe6:	f000 80e3 	beq.w	4021b0 <_vfiprintf_r+0x1e0>
  401fea:	9b00      	ldr	r3, [sp, #0]
  401fec:	8999      	ldrh	r1, [r3, #12]
  401fee:	b28a      	uxth	r2, r1
  401ff0:	0490      	lsls	r0, r2, #18
  401ff2:	d408      	bmi.n	402006 <_vfiprintf_r+0x36>
  401ff4:	4618      	mov	r0, r3
  401ff6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  401ff8:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401ffc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402000:	8182      	strh	r2, [r0, #12]
  402002:	6643      	str	r3, [r0, #100]	; 0x64
  402004:	b292      	uxth	r2, r2
  402006:	0711      	lsls	r1, r2, #28
  402008:	f140 80b2 	bpl.w	402170 <_vfiprintf_r+0x1a0>
  40200c:	9b00      	ldr	r3, [sp, #0]
  40200e:	691b      	ldr	r3, [r3, #16]
  402010:	2b00      	cmp	r3, #0
  402012:	f000 80ad 	beq.w	402170 <_vfiprintf_r+0x1a0>
  402016:	f002 021a 	and.w	r2, r2, #26
  40201a:	2a0a      	cmp	r2, #10
  40201c:	f000 80b4 	beq.w	402188 <_vfiprintf_r+0x1b8>
  402020:	2300      	movs	r3, #0
  402022:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  402026:	9309      	str	r3, [sp, #36]	; 0x24
  402028:	930f      	str	r3, [sp, #60]	; 0x3c
  40202a:	930e      	str	r3, [sp, #56]	; 0x38
  40202c:	9302      	str	r3, [sp, #8]
  40202e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  402032:	4654      	mov	r4, sl
  402034:	f89b 3000 	ldrb.w	r3, [fp]
  402038:	2b00      	cmp	r3, #0
  40203a:	f000 84a3 	beq.w	402984 <_vfiprintf_r+0x9b4>
  40203e:	2b25      	cmp	r3, #37	; 0x25
  402040:	f000 84a0 	beq.w	402984 <_vfiprintf_r+0x9b4>
  402044:	465a      	mov	r2, fp
  402046:	e001      	b.n	40204c <_vfiprintf_r+0x7c>
  402048:	2b25      	cmp	r3, #37	; 0x25
  40204a:	d003      	beq.n	402054 <_vfiprintf_r+0x84>
  40204c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  402050:	2b00      	cmp	r3, #0
  402052:	d1f9      	bne.n	402048 <_vfiprintf_r+0x78>
  402054:	ebcb 0602 	rsb	r6, fp, r2
  402058:	4615      	mov	r5, r2
  40205a:	b196      	cbz	r6, 402082 <_vfiprintf_r+0xb2>
  40205c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40205e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402060:	f8c4 b000 	str.w	fp, [r4]
  402064:	3301      	adds	r3, #1
  402066:	4432      	add	r2, r6
  402068:	2b07      	cmp	r3, #7
  40206a:	6066      	str	r6, [r4, #4]
  40206c:	920f      	str	r2, [sp, #60]	; 0x3c
  40206e:	930e      	str	r3, [sp, #56]	; 0x38
  402070:	dd79      	ble.n	402166 <_vfiprintf_r+0x196>
  402072:	2a00      	cmp	r2, #0
  402074:	f040 84af 	bne.w	4029d6 <_vfiprintf_r+0xa06>
  402078:	9b02      	ldr	r3, [sp, #8]
  40207a:	920e      	str	r2, [sp, #56]	; 0x38
  40207c:	4433      	add	r3, r6
  40207e:	4654      	mov	r4, sl
  402080:	9302      	str	r3, [sp, #8]
  402082:	782b      	ldrb	r3, [r5, #0]
  402084:	2b00      	cmp	r3, #0
  402086:	f000 8360 	beq.w	40274a <_vfiprintf_r+0x77a>
  40208a:	2100      	movs	r1, #0
  40208c:	f04f 0300 	mov.w	r3, #0
  402090:	f04f 3cff 	mov.w	ip, #4294967295
  402094:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402098:	1c68      	adds	r0, r5, #1
  40209a:	786b      	ldrb	r3, [r5, #1]
  40209c:	4688      	mov	r8, r1
  40209e:	460d      	mov	r5, r1
  4020a0:	4666      	mov	r6, ip
  4020a2:	f100 0b01 	add.w	fp, r0, #1
  4020a6:	f1a3 0220 	sub.w	r2, r3, #32
  4020aa:	2a58      	cmp	r2, #88	; 0x58
  4020ac:	f200 82ab 	bhi.w	402606 <_vfiprintf_r+0x636>
  4020b0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4020b4:	02a9029b 	.word	0x02a9029b
  4020b8:	02a302a9 	.word	0x02a302a9
  4020bc:	02a902a9 	.word	0x02a902a9
  4020c0:	02a902a9 	.word	0x02a902a9
  4020c4:	02a902a9 	.word	0x02a902a9
  4020c8:	02620255 	.word	0x02620255
  4020cc:	010d02a9 	.word	0x010d02a9
  4020d0:	02a9026e 	.word	0x02a9026e
  4020d4:	012f0129 	.word	0x012f0129
  4020d8:	012f012f 	.word	0x012f012f
  4020dc:	012f012f 	.word	0x012f012f
  4020e0:	012f012f 	.word	0x012f012f
  4020e4:	012f012f 	.word	0x012f012f
  4020e8:	02a902a9 	.word	0x02a902a9
  4020ec:	02a902a9 	.word	0x02a902a9
  4020f0:	02a902a9 	.word	0x02a902a9
  4020f4:	02a902a9 	.word	0x02a902a9
  4020f8:	02a902a9 	.word	0x02a902a9
  4020fc:	02a9013d 	.word	0x02a9013d
  402100:	02a902a9 	.word	0x02a902a9
  402104:	02a902a9 	.word	0x02a902a9
  402108:	02a902a9 	.word	0x02a902a9
  40210c:	02a902a9 	.word	0x02a902a9
  402110:	017402a9 	.word	0x017402a9
  402114:	02a902a9 	.word	0x02a902a9
  402118:	02a902a9 	.word	0x02a902a9
  40211c:	018b02a9 	.word	0x018b02a9
  402120:	02a902a9 	.word	0x02a902a9
  402124:	02a901a3 	.word	0x02a901a3
  402128:	02a902a9 	.word	0x02a902a9
  40212c:	02a902a9 	.word	0x02a902a9
  402130:	02a902a9 	.word	0x02a902a9
  402134:	02a902a9 	.word	0x02a902a9
  402138:	01c702a9 	.word	0x01c702a9
  40213c:	02a901da 	.word	0x02a901da
  402140:	02a902a9 	.word	0x02a902a9
  402144:	01da0123 	.word	0x01da0123
  402148:	02a902a9 	.word	0x02a902a9
  40214c:	02a9024c 	.word	0x02a9024c
  402150:	0113028a 	.word	0x0113028a
  402154:	020701f3 	.word	0x020701f3
  402158:	020d02a9 	.word	0x020d02a9
  40215c:	008102a9 	.word	0x008102a9
  402160:	02a902a9 	.word	0x02a902a9
  402164:	0233      	.short	0x0233
  402166:	3408      	adds	r4, #8
  402168:	9b02      	ldr	r3, [sp, #8]
  40216a:	4433      	add	r3, r6
  40216c:	9302      	str	r3, [sp, #8]
  40216e:	e788      	b.n	402082 <_vfiprintf_r+0xb2>
  402170:	9801      	ldr	r0, [sp, #4]
  402172:	9900      	ldr	r1, [sp, #0]
  402174:	f000 fd70 	bl	402c58 <__swsetup_r>
  402178:	b9a8      	cbnz	r0, 4021a6 <_vfiprintf_r+0x1d6>
  40217a:	9b00      	ldr	r3, [sp, #0]
  40217c:	899a      	ldrh	r2, [r3, #12]
  40217e:	f002 021a 	and.w	r2, r2, #26
  402182:	2a0a      	cmp	r2, #10
  402184:	f47f af4c 	bne.w	402020 <_vfiprintf_r+0x50>
  402188:	9b00      	ldr	r3, [sp, #0]
  40218a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  40218e:	2b00      	cmp	r3, #0
  402190:	f6ff af46 	blt.w	402020 <_vfiprintf_r+0x50>
  402194:	9801      	ldr	r0, [sp, #4]
  402196:	9900      	ldr	r1, [sp, #0]
  402198:	465a      	mov	r2, fp
  40219a:	4623      	mov	r3, r4
  40219c:	f000 fd20 	bl	402be0 <__sbprintf>
  4021a0:	b02b      	add	sp, #172	; 0xac
  4021a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021a6:	f04f 30ff 	mov.w	r0, #4294967295
  4021aa:	b02b      	add	sp, #172	; 0xac
  4021ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4021b0:	f000 ff02 	bl	402fb8 <__sinit>
  4021b4:	e719      	b.n	401fea <_vfiprintf_r+0x1a>
  4021b6:	f018 0f20 	tst.w	r8, #32
  4021ba:	9503      	str	r5, [sp, #12]
  4021bc:	46b4      	mov	ip, r6
  4021be:	f000 810c 	beq.w	4023da <_vfiprintf_r+0x40a>
  4021c2:	9b04      	ldr	r3, [sp, #16]
  4021c4:	3307      	adds	r3, #7
  4021c6:	f023 0307 	bic.w	r3, r3, #7
  4021ca:	f103 0208 	add.w	r2, r3, #8
  4021ce:	e9d3 6700 	ldrd	r6, r7, [r3]
  4021d2:	9204      	str	r2, [sp, #16]
  4021d4:	2301      	movs	r3, #1
  4021d6:	f04f 0200 	mov.w	r2, #0
  4021da:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4021de:	46e1      	mov	r9, ip
  4021e0:	2500      	movs	r5, #0
  4021e2:	f1bc 0f00 	cmp.w	ip, #0
  4021e6:	bfa8      	it	ge
  4021e8:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  4021ec:	ea56 0207 	orrs.w	r2, r6, r7
  4021f0:	f040 80c4 	bne.w	40237c <_vfiprintf_r+0x3ac>
  4021f4:	f1bc 0f00 	cmp.w	ip, #0
  4021f8:	f000 8381 	beq.w	4028fe <_vfiprintf_r+0x92e>
  4021fc:	2b01      	cmp	r3, #1
  4021fe:	f000 80c5 	beq.w	40238c <_vfiprintf_r+0x3bc>
  402202:	2b02      	cmp	r3, #2
  402204:	f000 8387 	beq.w	402916 <_vfiprintf_r+0x946>
  402208:	4651      	mov	r1, sl
  40220a:	08f2      	lsrs	r2, r6, #3
  40220c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  402210:	08f8      	lsrs	r0, r7, #3
  402212:	f006 0307 	and.w	r3, r6, #7
  402216:	4607      	mov	r7, r0
  402218:	4616      	mov	r6, r2
  40221a:	3330      	adds	r3, #48	; 0x30
  40221c:	ea56 0207 	orrs.w	r2, r6, r7
  402220:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402224:	d1f1      	bne.n	40220a <_vfiprintf_r+0x23a>
  402226:	f018 0f01 	tst.w	r8, #1
  40222a:	9107      	str	r1, [sp, #28]
  40222c:	f040 83fc 	bne.w	402a28 <_vfiprintf_r+0xa58>
  402230:	ebc1 090a 	rsb	r9, r1, sl
  402234:	45e1      	cmp	r9, ip
  402236:	464e      	mov	r6, r9
  402238:	bfb8      	it	lt
  40223a:	4666      	movlt	r6, ip
  40223c:	b105      	cbz	r5, 402240 <_vfiprintf_r+0x270>
  40223e:	3601      	adds	r6, #1
  402240:	f018 0302 	ands.w	r3, r8, #2
  402244:	9305      	str	r3, [sp, #20]
  402246:	bf18      	it	ne
  402248:	3602      	addne	r6, #2
  40224a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  40224e:	9306      	str	r3, [sp, #24]
  402250:	f040 81fa 	bne.w	402648 <_vfiprintf_r+0x678>
  402254:	9b03      	ldr	r3, [sp, #12]
  402256:	1b9d      	subs	r5, r3, r6
  402258:	2d00      	cmp	r5, #0
  40225a:	f340 81f5 	ble.w	402648 <_vfiprintf_r+0x678>
  40225e:	2d10      	cmp	r5, #16
  402260:	f340 848c 	ble.w	402b7c <_vfiprintf_r+0xbac>
  402264:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  402268:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40226a:	4fc6      	ldr	r7, [pc, #792]	; (402584 <_vfiprintf_r+0x5b4>)
  40226c:	4620      	mov	r0, r4
  40226e:	2310      	movs	r3, #16
  402270:	4664      	mov	r4, ip
  402272:	4671      	mov	r1, lr
  402274:	4684      	mov	ip, r0
  402276:	e007      	b.n	402288 <_vfiprintf_r+0x2b8>
  402278:	f101 0e02 	add.w	lr, r1, #2
  40227c:	f10c 0c08 	add.w	ip, ip, #8
  402280:	4601      	mov	r1, r0
  402282:	3d10      	subs	r5, #16
  402284:	2d10      	cmp	r5, #16
  402286:	dd13      	ble.n	4022b0 <_vfiprintf_r+0x2e0>
  402288:	1c48      	adds	r0, r1, #1
  40228a:	3210      	adds	r2, #16
  40228c:	2807      	cmp	r0, #7
  40228e:	920f      	str	r2, [sp, #60]	; 0x3c
  402290:	f8cc 7000 	str.w	r7, [ip]
  402294:	f8cc 3004 	str.w	r3, [ip, #4]
  402298:	900e      	str	r0, [sp, #56]	; 0x38
  40229a:	dded      	ble.n	402278 <_vfiprintf_r+0x2a8>
  40229c:	2a00      	cmp	r2, #0
  40229e:	f040 81c3 	bne.w	402628 <_vfiprintf_r+0x658>
  4022a2:	3d10      	subs	r5, #16
  4022a4:	2d10      	cmp	r5, #16
  4022a6:	4611      	mov	r1, r2
  4022a8:	f04f 0e01 	mov.w	lr, #1
  4022ac:	46d4      	mov	ip, sl
  4022ae:	dceb      	bgt.n	402288 <_vfiprintf_r+0x2b8>
  4022b0:	4663      	mov	r3, ip
  4022b2:	4671      	mov	r1, lr
  4022b4:	46a4      	mov	ip, r4
  4022b6:	461c      	mov	r4, r3
  4022b8:	442a      	add	r2, r5
  4022ba:	2907      	cmp	r1, #7
  4022bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4022be:	6027      	str	r7, [r4, #0]
  4022c0:	6065      	str	r5, [r4, #4]
  4022c2:	910e      	str	r1, [sp, #56]	; 0x38
  4022c4:	f300 8346 	bgt.w	402954 <_vfiprintf_r+0x984>
  4022c8:	3408      	adds	r4, #8
  4022ca:	1c48      	adds	r0, r1, #1
  4022cc:	e1bf      	b.n	40264e <_vfiprintf_r+0x67e>
  4022ce:	4658      	mov	r0, fp
  4022d0:	f048 0804 	orr.w	r8, r8, #4
  4022d4:	f89b 3000 	ldrb.w	r3, [fp]
  4022d8:	e6e3      	b.n	4020a2 <_vfiprintf_r+0xd2>
  4022da:	f018 0320 	ands.w	r3, r8, #32
  4022de:	9503      	str	r5, [sp, #12]
  4022e0:	46b4      	mov	ip, r6
  4022e2:	d062      	beq.n	4023aa <_vfiprintf_r+0x3da>
  4022e4:	9b04      	ldr	r3, [sp, #16]
  4022e6:	3307      	adds	r3, #7
  4022e8:	f023 0307 	bic.w	r3, r3, #7
  4022ec:	f103 0208 	add.w	r2, r3, #8
  4022f0:	e9d3 6700 	ldrd	r6, r7, [r3]
  4022f4:	9204      	str	r2, [sp, #16]
  4022f6:	2300      	movs	r3, #0
  4022f8:	e76d      	b.n	4021d6 <_vfiprintf_r+0x206>
  4022fa:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  4022fe:	f89b 3000 	ldrb.w	r3, [fp]
  402302:	4658      	mov	r0, fp
  402304:	e6cd      	b.n	4020a2 <_vfiprintf_r+0xd2>
  402306:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40230a:	f89b 3000 	ldrb.w	r3, [fp]
  40230e:	4658      	mov	r0, fp
  402310:	e6c7      	b.n	4020a2 <_vfiprintf_r+0xd2>
  402312:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402316:	2500      	movs	r5, #0
  402318:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40231c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  402320:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  402324:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  402328:	2a09      	cmp	r2, #9
  40232a:	d9f5      	bls.n	402318 <_vfiprintf_r+0x348>
  40232c:	e6bb      	b.n	4020a6 <_vfiprintf_r+0xd6>
  40232e:	f048 0810 	orr.w	r8, r8, #16
  402332:	f018 0f20 	tst.w	r8, #32
  402336:	9503      	str	r5, [sp, #12]
  402338:	46b4      	mov	ip, r6
  40233a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40233e:	f000 809b 	beq.w	402478 <_vfiprintf_r+0x4a8>
  402342:	9904      	ldr	r1, [sp, #16]
  402344:	3107      	adds	r1, #7
  402346:	f021 0107 	bic.w	r1, r1, #7
  40234a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40234e:	3108      	adds	r1, #8
  402350:	9104      	str	r1, [sp, #16]
  402352:	4616      	mov	r6, r2
  402354:	461f      	mov	r7, r3
  402356:	2a00      	cmp	r2, #0
  402358:	f173 0300 	sbcs.w	r3, r3, #0
  40235c:	f2c0 83a6 	blt.w	402aac <_vfiprintf_r+0xadc>
  402360:	f1bc 0f00 	cmp.w	ip, #0
  402364:	bfa8      	it	ge
  402366:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40236a:	ea56 0207 	orrs.w	r2, r6, r7
  40236e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402372:	46e1      	mov	r9, ip
  402374:	f04f 0301 	mov.w	r3, #1
  402378:	f43f af3c 	beq.w	4021f4 <_vfiprintf_r+0x224>
  40237c:	2b01      	cmp	r3, #1
  40237e:	f47f af40 	bne.w	402202 <_vfiprintf_r+0x232>
  402382:	2f00      	cmp	r7, #0
  402384:	bf08      	it	eq
  402386:	2e0a      	cmpeq	r6, #10
  402388:	f080 8334 	bcs.w	4029f4 <_vfiprintf_r+0xa24>
  40238c:	ab2a      	add	r3, sp, #168	; 0xa8
  40238e:	3630      	adds	r6, #48	; 0x30
  402390:	f803 6d41 	strb.w	r6, [r3, #-65]!
  402394:	ebc3 090a 	rsb	r9, r3, sl
  402398:	9307      	str	r3, [sp, #28]
  40239a:	e74b      	b.n	402234 <_vfiprintf_r+0x264>
  40239c:	f048 0810 	orr.w	r8, r8, #16
  4023a0:	f018 0320 	ands.w	r3, r8, #32
  4023a4:	9503      	str	r5, [sp, #12]
  4023a6:	46b4      	mov	ip, r6
  4023a8:	d19c      	bne.n	4022e4 <_vfiprintf_r+0x314>
  4023aa:	f018 0210 	ands.w	r2, r8, #16
  4023ae:	f040 82f7 	bne.w	4029a0 <_vfiprintf_r+0x9d0>
  4023b2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  4023b6:	f000 82f3 	beq.w	4029a0 <_vfiprintf_r+0x9d0>
  4023ba:	9904      	ldr	r1, [sp, #16]
  4023bc:	4613      	mov	r3, r2
  4023be:	460a      	mov	r2, r1
  4023c0:	3204      	adds	r2, #4
  4023c2:	880e      	ldrh	r6, [r1, #0]
  4023c4:	9204      	str	r2, [sp, #16]
  4023c6:	2700      	movs	r7, #0
  4023c8:	e705      	b.n	4021d6 <_vfiprintf_r+0x206>
  4023ca:	f048 0810 	orr.w	r8, r8, #16
  4023ce:	f018 0f20 	tst.w	r8, #32
  4023d2:	9503      	str	r5, [sp, #12]
  4023d4:	46b4      	mov	ip, r6
  4023d6:	f47f aef4 	bne.w	4021c2 <_vfiprintf_r+0x1f2>
  4023da:	9a04      	ldr	r2, [sp, #16]
  4023dc:	f018 0f10 	tst.w	r8, #16
  4023e0:	4613      	mov	r3, r2
  4023e2:	f040 82e4 	bne.w	4029ae <_vfiprintf_r+0x9de>
  4023e6:	f018 0f40 	tst.w	r8, #64	; 0x40
  4023ea:	f000 82e0 	beq.w	4029ae <_vfiprintf_r+0x9de>
  4023ee:	8816      	ldrh	r6, [r2, #0]
  4023f0:	3204      	adds	r2, #4
  4023f2:	2700      	movs	r7, #0
  4023f4:	2301      	movs	r3, #1
  4023f6:	9204      	str	r2, [sp, #16]
  4023f8:	e6ed      	b.n	4021d6 <_vfiprintf_r+0x206>
  4023fa:	4a63      	ldr	r2, [pc, #396]	; (402588 <_vfiprintf_r+0x5b8>)
  4023fc:	9503      	str	r5, [sp, #12]
  4023fe:	f018 0f20 	tst.w	r8, #32
  402402:	46b4      	mov	ip, r6
  402404:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402408:	9209      	str	r2, [sp, #36]	; 0x24
  40240a:	f000 8090 	beq.w	40252e <_vfiprintf_r+0x55e>
  40240e:	9a04      	ldr	r2, [sp, #16]
  402410:	3207      	adds	r2, #7
  402412:	f022 0207 	bic.w	r2, r2, #7
  402416:	e9d2 6700 	ldrd	r6, r7, [r2]
  40241a:	f102 0108 	add.w	r1, r2, #8
  40241e:	9104      	str	r1, [sp, #16]
  402420:	f018 0f01 	tst.w	r8, #1
  402424:	f000 8290 	beq.w	402948 <_vfiprintf_r+0x978>
  402428:	ea56 0207 	orrs.w	r2, r6, r7
  40242c:	f000 828c 	beq.w	402948 <_vfiprintf_r+0x978>
  402430:	2230      	movs	r2, #48	; 0x30
  402432:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  402436:	f048 0802 	orr.w	r8, r8, #2
  40243a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40243e:	2302      	movs	r3, #2
  402440:	e6c9      	b.n	4021d6 <_vfiprintf_r+0x206>
  402442:	9a04      	ldr	r2, [sp, #16]
  402444:	9503      	str	r5, [sp, #12]
  402446:	6813      	ldr	r3, [r2, #0]
  402448:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40244c:	4613      	mov	r3, r2
  40244e:	3304      	adds	r3, #4
  402450:	2601      	movs	r6, #1
  402452:	f04f 0100 	mov.w	r1, #0
  402456:	9304      	str	r3, [sp, #16]
  402458:	ab10      	add	r3, sp, #64	; 0x40
  40245a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40245e:	46b1      	mov	r9, r6
  402460:	9307      	str	r3, [sp, #28]
  402462:	f04f 0c00 	mov.w	ip, #0
  402466:	e6eb      	b.n	402240 <_vfiprintf_r+0x270>
  402468:	f018 0f20 	tst.w	r8, #32
  40246c:	9503      	str	r5, [sp, #12]
  40246e:	46b4      	mov	ip, r6
  402470:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  402474:	f47f af65 	bne.w	402342 <_vfiprintf_r+0x372>
  402478:	f018 0f10 	tst.w	r8, #16
  40247c:	f040 82a2 	bne.w	4029c4 <_vfiprintf_r+0x9f4>
  402480:	f018 0f40 	tst.w	r8, #64	; 0x40
  402484:	f000 829e 	beq.w	4029c4 <_vfiprintf_r+0x9f4>
  402488:	9904      	ldr	r1, [sp, #16]
  40248a:	f9b1 6000 	ldrsh.w	r6, [r1]
  40248e:	3104      	adds	r1, #4
  402490:	17f7      	asrs	r7, r6, #31
  402492:	4632      	mov	r2, r6
  402494:	463b      	mov	r3, r7
  402496:	9104      	str	r1, [sp, #16]
  402498:	e75d      	b.n	402356 <_vfiprintf_r+0x386>
  40249a:	9904      	ldr	r1, [sp, #16]
  40249c:	9503      	str	r5, [sp, #12]
  40249e:	2330      	movs	r3, #48	; 0x30
  4024a0:	460a      	mov	r2, r1
  4024a2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  4024a6:	2378      	movs	r3, #120	; 0x78
  4024a8:	3204      	adds	r2, #4
  4024aa:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4024ae:	4b37      	ldr	r3, [pc, #220]	; (40258c <_vfiprintf_r+0x5bc>)
  4024b0:	9309      	str	r3, [sp, #36]	; 0x24
  4024b2:	46b4      	mov	ip, r6
  4024b4:	f048 0802 	orr.w	r8, r8, #2
  4024b8:	680e      	ldr	r6, [r1, #0]
  4024ba:	9204      	str	r2, [sp, #16]
  4024bc:	2700      	movs	r7, #0
  4024be:	2302      	movs	r3, #2
  4024c0:	e689      	b.n	4021d6 <_vfiprintf_r+0x206>
  4024c2:	f048 0820 	orr.w	r8, r8, #32
  4024c6:	f89b 3000 	ldrb.w	r3, [fp]
  4024ca:	4658      	mov	r0, fp
  4024cc:	e5e9      	b.n	4020a2 <_vfiprintf_r+0xd2>
  4024ce:	9a04      	ldr	r2, [sp, #16]
  4024d0:	9503      	str	r5, [sp, #12]
  4024d2:	6813      	ldr	r3, [r2, #0]
  4024d4:	9307      	str	r3, [sp, #28]
  4024d6:	f04f 0100 	mov.w	r1, #0
  4024da:	46b4      	mov	ip, r6
  4024dc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4024e0:	1d16      	adds	r6, r2, #4
  4024e2:	2b00      	cmp	r3, #0
  4024e4:	f000 8350 	beq.w	402b88 <_vfiprintf_r+0xbb8>
  4024e8:	f1bc 0f00 	cmp.w	ip, #0
  4024ec:	f2c0 832a 	blt.w	402b44 <_vfiprintf_r+0xb74>
  4024f0:	9d07      	ldr	r5, [sp, #28]
  4024f2:	f8cd c010 	str.w	ip, [sp, #16]
  4024f6:	4662      	mov	r2, ip
  4024f8:	4628      	mov	r0, r5
  4024fa:	2100      	movs	r1, #0
  4024fc:	f001 fbd6 	bl	403cac <memchr>
  402500:	f8dd c010 	ldr.w	ip, [sp, #16]
  402504:	2800      	cmp	r0, #0
  402506:	f000 8350 	beq.w	402baa <_vfiprintf_r+0xbda>
  40250a:	ebc5 0900 	rsb	r9, r5, r0
  40250e:	9604      	str	r6, [sp, #16]
  402510:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402514:	f04f 0c00 	mov.w	ip, #0
  402518:	e68c      	b.n	402234 <_vfiprintf_r+0x264>
  40251a:	4a1c      	ldr	r2, [pc, #112]	; (40258c <_vfiprintf_r+0x5bc>)
  40251c:	9503      	str	r5, [sp, #12]
  40251e:	f018 0f20 	tst.w	r8, #32
  402522:	46b4      	mov	ip, r6
  402524:	9209      	str	r2, [sp, #36]	; 0x24
  402526:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40252a:	f47f af70 	bne.w	40240e <_vfiprintf_r+0x43e>
  40252e:	9904      	ldr	r1, [sp, #16]
  402530:	f018 0f10 	tst.w	r8, #16
  402534:	460a      	mov	r2, r1
  402536:	f040 8240 	bne.w	4029ba <_vfiprintf_r+0x9ea>
  40253a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40253e:	f000 823c 	beq.w	4029ba <_vfiprintf_r+0x9ea>
  402542:	3204      	adds	r2, #4
  402544:	880e      	ldrh	r6, [r1, #0]
  402546:	9204      	str	r2, [sp, #16]
  402548:	2700      	movs	r7, #0
  40254a:	e769      	b.n	402420 <_vfiprintf_r+0x450>
  40254c:	f89b 3000 	ldrb.w	r3, [fp]
  402550:	2b6c      	cmp	r3, #108	; 0x6c
  402552:	f000 82ea 	beq.w	402b2a <_vfiprintf_r+0xb5a>
  402556:	f048 0810 	orr.w	r8, r8, #16
  40255a:	4658      	mov	r0, fp
  40255c:	e5a1      	b.n	4020a2 <_vfiprintf_r+0xd2>
  40255e:	9a04      	ldr	r2, [sp, #16]
  402560:	6815      	ldr	r5, [r2, #0]
  402562:	4613      	mov	r3, r2
  402564:	2d00      	cmp	r5, #0
  402566:	f103 0304 	add.w	r3, r3, #4
  40256a:	f2c0 82e6 	blt.w	402b3a <_vfiprintf_r+0xb6a>
  40256e:	9304      	str	r3, [sp, #16]
  402570:	f89b 3000 	ldrb.w	r3, [fp]
  402574:	4658      	mov	r0, fp
  402576:	e594      	b.n	4020a2 <_vfiprintf_r+0xd2>
  402578:	f89b 3000 	ldrb.w	r3, [fp]
  40257c:	4658      	mov	r0, fp
  40257e:	212b      	movs	r1, #43	; 0x2b
  402580:	e58f      	b.n	4020a2 <_vfiprintf_r+0xd2>
  402582:	bf00      	nop
  402584:	00404df8 	.word	0x00404df8
  402588:	00404dc8 	.word	0x00404dc8
  40258c:	00404ddc 	.word	0x00404ddc
  402590:	f89b 3000 	ldrb.w	r3, [fp]
  402594:	2b2a      	cmp	r3, #42	; 0x2a
  402596:	f10b 0001 	add.w	r0, fp, #1
  40259a:	f000 830f 	beq.w	402bbc <_vfiprintf_r+0xbec>
  40259e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4025a2:	2a09      	cmp	r2, #9
  4025a4:	4683      	mov	fp, r0
  4025a6:	f04f 0600 	mov.w	r6, #0
  4025aa:	f63f ad7c 	bhi.w	4020a6 <_vfiprintf_r+0xd6>
  4025ae:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4025b2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4025b6:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  4025ba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4025be:	2a09      	cmp	r2, #9
  4025c0:	d9f5      	bls.n	4025ae <_vfiprintf_r+0x5de>
  4025c2:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  4025c6:	e56e      	b.n	4020a6 <_vfiprintf_r+0xd6>
  4025c8:	f018 0f20 	tst.w	r8, #32
  4025cc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4025d0:	f000 8283 	beq.w	402ada <_vfiprintf_r+0xb0a>
  4025d4:	9a04      	ldr	r2, [sp, #16]
  4025d6:	9902      	ldr	r1, [sp, #8]
  4025d8:	6813      	ldr	r3, [r2, #0]
  4025da:	17cf      	asrs	r7, r1, #31
  4025dc:	4608      	mov	r0, r1
  4025de:	3204      	adds	r2, #4
  4025e0:	4639      	mov	r1, r7
  4025e2:	9204      	str	r2, [sp, #16]
  4025e4:	e9c3 0100 	strd	r0, r1, [r3]
  4025e8:	e524      	b.n	402034 <_vfiprintf_r+0x64>
  4025ea:	4658      	mov	r0, fp
  4025ec:	f89b 3000 	ldrb.w	r3, [fp]
  4025f0:	2900      	cmp	r1, #0
  4025f2:	f47f ad56 	bne.w	4020a2 <_vfiprintf_r+0xd2>
  4025f6:	2120      	movs	r1, #32
  4025f8:	e553      	b.n	4020a2 <_vfiprintf_r+0xd2>
  4025fa:	f048 0801 	orr.w	r8, r8, #1
  4025fe:	4658      	mov	r0, fp
  402600:	f89b 3000 	ldrb.w	r3, [fp]
  402604:	e54d      	b.n	4020a2 <_vfiprintf_r+0xd2>
  402606:	9503      	str	r5, [sp, #12]
  402608:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40260c:	2b00      	cmp	r3, #0
  40260e:	f000 809c 	beq.w	40274a <_vfiprintf_r+0x77a>
  402612:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  402616:	f04f 0300 	mov.w	r3, #0
  40261a:	2601      	movs	r6, #1
  40261c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  402620:	ab10      	add	r3, sp, #64	; 0x40
  402622:	46b1      	mov	r9, r6
  402624:	9307      	str	r3, [sp, #28]
  402626:	e71c      	b.n	402462 <_vfiprintf_r+0x492>
  402628:	9801      	ldr	r0, [sp, #4]
  40262a:	9900      	ldr	r1, [sp, #0]
  40262c:	9308      	str	r3, [sp, #32]
  40262e:	aa0d      	add	r2, sp, #52	; 0x34
  402630:	f7ff fc92 	bl	401f58 <__sprint_r.part.0>
  402634:	2800      	cmp	r0, #0
  402636:	f040 808f 	bne.w	402758 <_vfiprintf_r+0x788>
  40263a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40263c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40263e:	9b08      	ldr	r3, [sp, #32]
  402640:	f101 0e01 	add.w	lr, r1, #1
  402644:	46d4      	mov	ip, sl
  402646:	e61c      	b.n	402282 <_vfiprintf_r+0x2b2>
  402648:	990e      	ldr	r1, [sp, #56]	; 0x38
  40264a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40264c:	1c48      	adds	r0, r1, #1
  40264e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  402652:	b16b      	cbz	r3, 402670 <_vfiprintf_r+0x6a0>
  402654:	3201      	adds	r2, #1
  402656:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  40265a:	2101      	movs	r1, #1
  40265c:	2807      	cmp	r0, #7
  40265e:	920f      	str	r2, [sp, #60]	; 0x3c
  402660:	900e      	str	r0, [sp, #56]	; 0x38
  402662:	6023      	str	r3, [r4, #0]
  402664:	6061      	str	r1, [r4, #4]
  402666:	f300 8134 	bgt.w	4028d2 <_vfiprintf_r+0x902>
  40266a:	4601      	mov	r1, r0
  40266c:	3408      	adds	r4, #8
  40266e:	3001      	adds	r0, #1
  402670:	9b05      	ldr	r3, [sp, #20]
  402672:	b163      	cbz	r3, 40268e <_vfiprintf_r+0x6be>
  402674:	3202      	adds	r2, #2
  402676:	a90c      	add	r1, sp, #48	; 0x30
  402678:	2302      	movs	r3, #2
  40267a:	2807      	cmp	r0, #7
  40267c:	920f      	str	r2, [sp, #60]	; 0x3c
  40267e:	900e      	str	r0, [sp, #56]	; 0x38
  402680:	e884 000a 	stmia.w	r4, {r1, r3}
  402684:	f300 8134 	bgt.w	4028f0 <_vfiprintf_r+0x920>
  402688:	4601      	mov	r1, r0
  40268a:	3408      	adds	r4, #8
  40268c:	3001      	adds	r0, #1
  40268e:	9b06      	ldr	r3, [sp, #24]
  402690:	2b80      	cmp	r3, #128	; 0x80
  402692:	f000 80d4 	beq.w	40283e <_vfiprintf_r+0x86e>
  402696:	ebc9 070c 	rsb	r7, r9, ip
  40269a:	2f00      	cmp	r7, #0
  40269c:	dd2b      	ble.n	4026f6 <_vfiprintf_r+0x726>
  40269e:	2f10      	cmp	r7, #16
  4026a0:	4daa      	ldr	r5, [pc, #680]	; (40294c <_vfiprintf_r+0x97c>)
  4026a2:	dd1f      	ble.n	4026e4 <_vfiprintf_r+0x714>
  4026a4:	46a6      	mov	lr, r4
  4026a6:	2310      	movs	r3, #16
  4026a8:	9c01      	ldr	r4, [sp, #4]
  4026aa:	e007      	b.n	4026bc <_vfiprintf_r+0x6ec>
  4026ac:	f101 0c02 	add.w	ip, r1, #2
  4026b0:	f10e 0e08 	add.w	lr, lr, #8
  4026b4:	4601      	mov	r1, r0
  4026b6:	3f10      	subs	r7, #16
  4026b8:	2f10      	cmp	r7, #16
  4026ba:	dd11      	ble.n	4026e0 <_vfiprintf_r+0x710>
  4026bc:	1c48      	adds	r0, r1, #1
  4026be:	3210      	adds	r2, #16
  4026c0:	2807      	cmp	r0, #7
  4026c2:	920f      	str	r2, [sp, #60]	; 0x3c
  4026c4:	f8ce 5000 	str.w	r5, [lr]
  4026c8:	f8ce 3004 	str.w	r3, [lr, #4]
  4026cc:	900e      	str	r0, [sp, #56]	; 0x38
  4026ce:	dded      	ble.n	4026ac <_vfiprintf_r+0x6dc>
  4026d0:	bb6a      	cbnz	r2, 40272e <_vfiprintf_r+0x75e>
  4026d2:	3f10      	subs	r7, #16
  4026d4:	2f10      	cmp	r7, #16
  4026d6:	f04f 0c01 	mov.w	ip, #1
  4026da:	4611      	mov	r1, r2
  4026dc:	46d6      	mov	lr, sl
  4026de:	dced      	bgt.n	4026bc <_vfiprintf_r+0x6ec>
  4026e0:	4674      	mov	r4, lr
  4026e2:	4660      	mov	r0, ip
  4026e4:	443a      	add	r2, r7
  4026e6:	2807      	cmp	r0, #7
  4026e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026ea:	e884 00a0 	stmia.w	r4, {r5, r7}
  4026ee:	900e      	str	r0, [sp, #56]	; 0x38
  4026f0:	dc3b      	bgt.n	40276a <_vfiprintf_r+0x79a>
  4026f2:	3408      	adds	r4, #8
  4026f4:	3001      	adds	r0, #1
  4026f6:	eb02 0309 	add.w	r3, r2, r9
  4026fa:	9a07      	ldr	r2, [sp, #28]
  4026fc:	930f      	str	r3, [sp, #60]	; 0x3c
  4026fe:	2807      	cmp	r0, #7
  402700:	e884 0204 	stmia.w	r4, {r2, r9}
  402704:	900e      	str	r0, [sp, #56]	; 0x38
  402706:	dd3d      	ble.n	402784 <_vfiprintf_r+0x7b4>
  402708:	2b00      	cmp	r3, #0
  40270a:	f040 813e 	bne.w	40298a <_vfiprintf_r+0x9ba>
  40270e:	f018 0f04 	tst.w	r8, #4
  402712:	930e      	str	r3, [sp, #56]	; 0x38
  402714:	f040 812f 	bne.w	402976 <_vfiprintf_r+0x9a6>
  402718:	9b02      	ldr	r3, [sp, #8]
  40271a:	9a03      	ldr	r2, [sp, #12]
  40271c:	4296      	cmp	r6, r2
  40271e:	bfac      	ite	ge
  402720:	199b      	addge	r3, r3, r6
  402722:	189b      	addlt	r3, r3, r2
  402724:	9302      	str	r3, [sp, #8]
  402726:	2300      	movs	r3, #0
  402728:	930e      	str	r3, [sp, #56]	; 0x38
  40272a:	4654      	mov	r4, sl
  40272c:	e482      	b.n	402034 <_vfiprintf_r+0x64>
  40272e:	4620      	mov	r0, r4
  402730:	9900      	ldr	r1, [sp, #0]
  402732:	9305      	str	r3, [sp, #20]
  402734:	aa0d      	add	r2, sp, #52	; 0x34
  402736:	f7ff fc0f 	bl	401f58 <__sprint_r.part.0>
  40273a:	b968      	cbnz	r0, 402758 <_vfiprintf_r+0x788>
  40273c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40273e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402740:	9b05      	ldr	r3, [sp, #20]
  402742:	f101 0c01 	add.w	ip, r1, #1
  402746:	46d6      	mov	lr, sl
  402748:	e7b5      	b.n	4026b6 <_vfiprintf_r+0x6e6>
  40274a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40274c:	b123      	cbz	r3, 402758 <_vfiprintf_r+0x788>
  40274e:	9801      	ldr	r0, [sp, #4]
  402750:	9900      	ldr	r1, [sp, #0]
  402752:	aa0d      	add	r2, sp, #52	; 0x34
  402754:	f7ff fc00 	bl	401f58 <__sprint_r.part.0>
  402758:	9b00      	ldr	r3, [sp, #0]
  40275a:	899b      	ldrh	r3, [r3, #12]
  40275c:	065b      	lsls	r3, r3, #25
  40275e:	f53f ad22 	bmi.w	4021a6 <_vfiprintf_r+0x1d6>
  402762:	9802      	ldr	r0, [sp, #8]
  402764:	b02b      	add	sp, #172	; 0xac
  402766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40276a:	2a00      	cmp	r2, #0
  40276c:	f040 8191 	bne.w	402a92 <_vfiprintf_r+0xac2>
  402770:	2201      	movs	r2, #1
  402772:	9907      	ldr	r1, [sp, #28]
  402774:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  402778:	464b      	mov	r3, r9
  40277a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40277e:	911a      	str	r1, [sp, #104]	; 0x68
  402780:	920e      	str	r2, [sp, #56]	; 0x38
  402782:	4654      	mov	r4, sl
  402784:	f104 0208 	add.w	r2, r4, #8
  402788:	f018 0f04 	tst.w	r8, #4
  40278c:	d039      	beq.n	402802 <_vfiprintf_r+0x832>
  40278e:	9903      	ldr	r1, [sp, #12]
  402790:	1b8d      	subs	r5, r1, r6
  402792:	2d00      	cmp	r5, #0
  402794:	dd35      	ble.n	402802 <_vfiprintf_r+0x832>
  402796:	2d10      	cmp	r5, #16
  402798:	f340 8202 	ble.w	402ba0 <_vfiprintf_r+0xbd0>
  40279c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40279e:	4f6c      	ldr	r7, [pc, #432]	; (402950 <_vfiprintf_r+0x980>)
  4027a0:	f8dd 8004 	ldr.w	r8, [sp, #4]
  4027a4:	f8dd 9000 	ldr.w	r9, [sp]
  4027a8:	2410      	movs	r4, #16
  4027aa:	e006      	b.n	4027ba <_vfiprintf_r+0x7ea>
  4027ac:	f100 0e02 	add.w	lr, r0, #2
  4027b0:	3208      	adds	r2, #8
  4027b2:	4608      	mov	r0, r1
  4027b4:	3d10      	subs	r5, #16
  4027b6:	2d10      	cmp	r5, #16
  4027b8:	dd10      	ble.n	4027dc <_vfiprintf_r+0x80c>
  4027ba:	1c41      	adds	r1, r0, #1
  4027bc:	3310      	adds	r3, #16
  4027be:	2907      	cmp	r1, #7
  4027c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4027c2:	6017      	str	r7, [r2, #0]
  4027c4:	6054      	str	r4, [r2, #4]
  4027c6:	910e      	str	r1, [sp, #56]	; 0x38
  4027c8:	ddf0      	ble.n	4027ac <_vfiprintf_r+0x7dc>
  4027ca:	2b00      	cmp	r3, #0
  4027cc:	d12a      	bne.n	402824 <_vfiprintf_r+0x854>
  4027ce:	3d10      	subs	r5, #16
  4027d0:	2d10      	cmp	r5, #16
  4027d2:	f04f 0e01 	mov.w	lr, #1
  4027d6:	4618      	mov	r0, r3
  4027d8:	4652      	mov	r2, sl
  4027da:	dcee      	bgt.n	4027ba <_vfiprintf_r+0x7ea>
  4027dc:	442b      	add	r3, r5
  4027de:	f1be 0f07 	cmp.w	lr, #7
  4027e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4027e4:	6017      	str	r7, [r2, #0]
  4027e6:	6055      	str	r5, [r2, #4]
  4027e8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4027ec:	dd09      	ble.n	402802 <_vfiprintf_r+0x832>
  4027ee:	2b00      	cmp	r3, #0
  4027f0:	d092      	beq.n	402718 <_vfiprintf_r+0x748>
  4027f2:	9801      	ldr	r0, [sp, #4]
  4027f4:	9900      	ldr	r1, [sp, #0]
  4027f6:	aa0d      	add	r2, sp, #52	; 0x34
  4027f8:	f7ff fbae 	bl	401f58 <__sprint_r.part.0>
  4027fc:	2800      	cmp	r0, #0
  4027fe:	d1ab      	bne.n	402758 <_vfiprintf_r+0x788>
  402800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402802:	9a02      	ldr	r2, [sp, #8]
  402804:	9903      	ldr	r1, [sp, #12]
  402806:	428e      	cmp	r6, r1
  402808:	bfac      	ite	ge
  40280a:	1992      	addge	r2, r2, r6
  40280c:	1852      	addlt	r2, r2, r1
  40280e:	9202      	str	r2, [sp, #8]
  402810:	2b00      	cmp	r3, #0
  402812:	d088      	beq.n	402726 <_vfiprintf_r+0x756>
  402814:	9801      	ldr	r0, [sp, #4]
  402816:	9900      	ldr	r1, [sp, #0]
  402818:	aa0d      	add	r2, sp, #52	; 0x34
  40281a:	f7ff fb9d 	bl	401f58 <__sprint_r.part.0>
  40281e:	2800      	cmp	r0, #0
  402820:	d081      	beq.n	402726 <_vfiprintf_r+0x756>
  402822:	e799      	b.n	402758 <_vfiprintf_r+0x788>
  402824:	4640      	mov	r0, r8
  402826:	4649      	mov	r1, r9
  402828:	aa0d      	add	r2, sp, #52	; 0x34
  40282a:	f7ff fb95 	bl	401f58 <__sprint_r.part.0>
  40282e:	2800      	cmp	r0, #0
  402830:	d192      	bne.n	402758 <_vfiprintf_r+0x788>
  402832:	980e      	ldr	r0, [sp, #56]	; 0x38
  402834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402836:	f100 0e01 	add.w	lr, r0, #1
  40283a:	4652      	mov	r2, sl
  40283c:	e7ba      	b.n	4027b4 <_vfiprintf_r+0x7e4>
  40283e:	9b03      	ldr	r3, [sp, #12]
  402840:	1b9f      	subs	r7, r3, r6
  402842:	2f00      	cmp	r7, #0
  402844:	f77f af27 	ble.w	402696 <_vfiprintf_r+0x6c6>
  402848:	2f10      	cmp	r7, #16
  40284a:	4d40      	ldr	r5, [pc, #256]	; (40294c <_vfiprintf_r+0x97c>)
  40284c:	f340 81b4 	ble.w	402bb8 <_vfiprintf_r+0xbe8>
  402850:	4620      	mov	r0, r4
  402852:	2310      	movs	r3, #16
  402854:	4664      	mov	r4, ip
  402856:	4684      	mov	ip, r0
  402858:	e007      	b.n	40286a <_vfiprintf_r+0x89a>
  40285a:	f101 0e02 	add.w	lr, r1, #2
  40285e:	f10c 0c08 	add.w	ip, ip, #8
  402862:	4601      	mov	r1, r0
  402864:	3f10      	subs	r7, #16
  402866:	2f10      	cmp	r7, #16
  402868:	dd11      	ble.n	40288e <_vfiprintf_r+0x8be>
  40286a:	1c48      	adds	r0, r1, #1
  40286c:	3210      	adds	r2, #16
  40286e:	2807      	cmp	r0, #7
  402870:	920f      	str	r2, [sp, #60]	; 0x3c
  402872:	f8cc 5000 	str.w	r5, [ip]
  402876:	f8cc 3004 	str.w	r3, [ip, #4]
  40287a:	900e      	str	r0, [sp, #56]	; 0x38
  40287c:	dded      	ble.n	40285a <_vfiprintf_r+0x88a>
  40287e:	b9c2      	cbnz	r2, 4028b2 <_vfiprintf_r+0x8e2>
  402880:	3f10      	subs	r7, #16
  402882:	2f10      	cmp	r7, #16
  402884:	f04f 0e01 	mov.w	lr, #1
  402888:	4611      	mov	r1, r2
  40288a:	46d4      	mov	ip, sl
  40288c:	dced      	bgt.n	40286a <_vfiprintf_r+0x89a>
  40288e:	4663      	mov	r3, ip
  402890:	46a4      	mov	ip, r4
  402892:	461c      	mov	r4, r3
  402894:	443a      	add	r2, r7
  402896:	f1be 0f07 	cmp.w	lr, #7
  40289a:	920f      	str	r2, [sp, #60]	; 0x3c
  40289c:	e884 00a0 	stmia.w	r4, {r5, r7}
  4028a0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  4028a4:	f300 80ef 	bgt.w	402a86 <_vfiprintf_r+0xab6>
  4028a8:	3408      	adds	r4, #8
  4028aa:	f10e 0001 	add.w	r0, lr, #1
  4028ae:	4671      	mov	r1, lr
  4028b0:	e6f1      	b.n	402696 <_vfiprintf_r+0x6c6>
  4028b2:	9801      	ldr	r0, [sp, #4]
  4028b4:	9900      	ldr	r1, [sp, #0]
  4028b6:	9305      	str	r3, [sp, #20]
  4028b8:	aa0d      	add	r2, sp, #52	; 0x34
  4028ba:	f7ff fb4d 	bl	401f58 <__sprint_r.part.0>
  4028be:	2800      	cmp	r0, #0
  4028c0:	f47f af4a 	bne.w	402758 <_vfiprintf_r+0x788>
  4028c4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4028c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028c8:	9b05      	ldr	r3, [sp, #20]
  4028ca:	f101 0e01 	add.w	lr, r1, #1
  4028ce:	46d4      	mov	ip, sl
  4028d0:	e7c8      	b.n	402864 <_vfiprintf_r+0x894>
  4028d2:	2a00      	cmp	r2, #0
  4028d4:	f040 80c6 	bne.w	402a64 <_vfiprintf_r+0xa94>
  4028d8:	9b05      	ldr	r3, [sp, #20]
  4028da:	2b00      	cmp	r3, #0
  4028dc:	f000 8086 	beq.w	4029ec <_vfiprintf_r+0xa1c>
  4028e0:	aa0c      	add	r2, sp, #48	; 0x30
  4028e2:	2302      	movs	r3, #2
  4028e4:	921a      	str	r2, [sp, #104]	; 0x68
  4028e6:	4608      	mov	r0, r1
  4028e8:	931b      	str	r3, [sp, #108]	; 0x6c
  4028ea:	461a      	mov	r2, r3
  4028ec:	4654      	mov	r4, sl
  4028ee:	e6cb      	b.n	402688 <_vfiprintf_r+0x6b8>
  4028f0:	2a00      	cmp	r2, #0
  4028f2:	f040 80a6 	bne.w	402a42 <_vfiprintf_r+0xa72>
  4028f6:	2001      	movs	r0, #1
  4028f8:	4611      	mov	r1, r2
  4028fa:	4654      	mov	r4, sl
  4028fc:	e6c7      	b.n	40268e <_vfiprintf_r+0x6be>
  4028fe:	bb03      	cbnz	r3, 402942 <_vfiprintf_r+0x972>
  402900:	f018 0f01 	tst.w	r8, #1
  402904:	d01d      	beq.n	402942 <_vfiprintf_r+0x972>
  402906:	ab2a      	add	r3, sp, #168	; 0xa8
  402908:	2230      	movs	r2, #48	; 0x30
  40290a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  40290e:	ebc3 090a 	rsb	r9, r3, sl
  402912:	9307      	str	r3, [sp, #28]
  402914:	e48e      	b.n	402234 <_vfiprintf_r+0x264>
  402916:	9809      	ldr	r0, [sp, #36]	; 0x24
  402918:	46d1      	mov	r9, sl
  40291a:	0933      	lsrs	r3, r6, #4
  40291c:	f006 010f 	and.w	r1, r6, #15
  402920:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  402924:	093a      	lsrs	r2, r7, #4
  402926:	461e      	mov	r6, r3
  402928:	4617      	mov	r7, r2
  40292a:	5c43      	ldrb	r3, [r0, r1]
  40292c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  402930:	ea56 0307 	orrs.w	r3, r6, r7
  402934:	d1f1      	bne.n	40291a <_vfiprintf_r+0x94a>
  402936:	464b      	mov	r3, r9
  402938:	f8cd 901c 	str.w	r9, [sp, #28]
  40293c:	ebc3 090a 	rsb	r9, r3, sl
  402940:	e478      	b.n	402234 <_vfiprintf_r+0x264>
  402942:	f8cd a01c 	str.w	sl, [sp, #28]
  402946:	e475      	b.n	402234 <_vfiprintf_r+0x264>
  402948:	2302      	movs	r3, #2
  40294a:	e444      	b.n	4021d6 <_vfiprintf_r+0x206>
  40294c:	00404db8 	.word	0x00404db8
  402950:	00404df8 	.word	0x00404df8
  402954:	2a00      	cmp	r2, #0
  402956:	f040 80d7 	bne.w	402b08 <_vfiprintf_r+0xb38>
  40295a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40295e:	2b00      	cmp	r3, #0
  402960:	f000 80ae 	beq.w	402ac0 <_vfiprintf_r+0xaf0>
  402964:	2301      	movs	r3, #1
  402966:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  40296a:	4618      	mov	r0, r3
  40296c:	931b      	str	r3, [sp, #108]	; 0x6c
  40296e:	461a      	mov	r2, r3
  402970:	911a      	str	r1, [sp, #104]	; 0x68
  402972:	4654      	mov	r4, sl
  402974:	e679      	b.n	40266a <_vfiprintf_r+0x69a>
  402976:	9a03      	ldr	r2, [sp, #12]
  402978:	1b95      	subs	r5, r2, r6
  40297a:	2d00      	cmp	r5, #0
  40297c:	4652      	mov	r2, sl
  40297e:	f73f af0a 	bgt.w	402796 <_vfiprintf_r+0x7c6>
  402982:	e6c9      	b.n	402718 <_vfiprintf_r+0x748>
  402984:	465d      	mov	r5, fp
  402986:	f7ff bb7c 	b.w	402082 <_vfiprintf_r+0xb2>
  40298a:	9801      	ldr	r0, [sp, #4]
  40298c:	9900      	ldr	r1, [sp, #0]
  40298e:	aa0d      	add	r2, sp, #52	; 0x34
  402990:	f7ff fae2 	bl	401f58 <__sprint_r.part.0>
  402994:	2800      	cmp	r0, #0
  402996:	f47f aedf 	bne.w	402758 <_vfiprintf_r+0x788>
  40299a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40299c:	4652      	mov	r2, sl
  40299e:	e6f3      	b.n	402788 <_vfiprintf_r+0x7b8>
  4029a0:	9904      	ldr	r1, [sp, #16]
  4029a2:	460a      	mov	r2, r1
  4029a4:	3204      	adds	r2, #4
  4029a6:	680e      	ldr	r6, [r1, #0]
  4029a8:	9204      	str	r2, [sp, #16]
  4029aa:	2700      	movs	r7, #0
  4029ac:	e413      	b.n	4021d6 <_vfiprintf_r+0x206>
  4029ae:	3204      	adds	r2, #4
  4029b0:	681e      	ldr	r6, [r3, #0]
  4029b2:	9204      	str	r2, [sp, #16]
  4029b4:	2301      	movs	r3, #1
  4029b6:	2700      	movs	r7, #0
  4029b8:	e40d      	b.n	4021d6 <_vfiprintf_r+0x206>
  4029ba:	6816      	ldr	r6, [r2, #0]
  4029bc:	3204      	adds	r2, #4
  4029be:	9204      	str	r2, [sp, #16]
  4029c0:	2700      	movs	r7, #0
  4029c2:	e52d      	b.n	402420 <_vfiprintf_r+0x450>
  4029c4:	9a04      	ldr	r2, [sp, #16]
  4029c6:	6816      	ldr	r6, [r2, #0]
  4029c8:	4613      	mov	r3, r2
  4029ca:	3304      	adds	r3, #4
  4029cc:	17f7      	asrs	r7, r6, #31
  4029ce:	9304      	str	r3, [sp, #16]
  4029d0:	4632      	mov	r2, r6
  4029d2:	463b      	mov	r3, r7
  4029d4:	e4bf      	b.n	402356 <_vfiprintf_r+0x386>
  4029d6:	9801      	ldr	r0, [sp, #4]
  4029d8:	9900      	ldr	r1, [sp, #0]
  4029da:	aa0d      	add	r2, sp, #52	; 0x34
  4029dc:	f7ff fabc 	bl	401f58 <__sprint_r.part.0>
  4029e0:	2800      	cmp	r0, #0
  4029e2:	f47f aeb9 	bne.w	402758 <_vfiprintf_r+0x788>
  4029e6:	4654      	mov	r4, sl
  4029e8:	f7ff bbbe 	b.w	402168 <_vfiprintf_r+0x198>
  4029ec:	4608      	mov	r0, r1
  4029ee:	4654      	mov	r4, sl
  4029f0:	4611      	mov	r1, r2
  4029f2:	e64c      	b.n	40268e <_vfiprintf_r+0x6be>
  4029f4:	46d1      	mov	r9, sl
  4029f6:	f8cd c014 	str.w	ip, [sp, #20]
  4029fa:	4630      	mov	r0, r6
  4029fc:	4639      	mov	r1, r7
  4029fe:	220a      	movs	r2, #10
  402a00:	2300      	movs	r3, #0
  402a02:	f001 fe7d 	bl	404700 <__aeabi_uldivmod>
  402a06:	3230      	adds	r2, #48	; 0x30
  402a08:	4630      	mov	r0, r6
  402a0a:	4639      	mov	r1, r7
  402a0c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  402a10:	2300      	movs	r3, #0
  402a12:	220a      	movs	r2, #10
  402a14:	f001 fe74 	bl	404700 <__aeabi_uldivmod>
  402a18:	4606      	mov	r6, r0
  402a1a:	460f      	mov	r7, r1
  402a1c:	ea56 0307 	orrs.w	r3, r6, r7
  402a20:	d1eb      	bne.n	4029fa <_vfiprintf_r+0xa2a>
  402a22:	f8dd c014 	ldr.w	ip, [sp, #20]
  402a26:	e786      	b.n	402936 <_vfiprintf_r+0x966>
  402a28:	2b30      	cmp	r3, #48	; 0x30
  402a2a:	9b07      	ldr	r3, [sp, #28]
  402a2c:	d086      	beq.n	40293c <_vfiprintf_r+0x96c>
  402a2e:	3b01      	subs	r3, #1
  402a30:	461a      	mov	r2, r3
  402a32:	9307      	str	r3, [sp, #28]
  402a34:	2330      	movs	r3, #48	; 0x30
  402a36:	ebc2 090a 	rsb	r9, r2, sl
  402a3a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402a3e:	f7ff bbf9 	b.w	402234 <_vfiprintf_r+0x264>
  402a42:	9801      	ldr	r0, [sp, #4]
  402a44:	9900      	ldr	r1, [sp, #0]
  402a46:	f8cd c014 	str.w	ip, [sp, #20]
  402a4a:	aa0d      	add	r2, sp, #52	; 0x34
  402a4c:	f7ff fa84 	bl	401f58 <__sprint_r.part.0>
  402a50:	2800      	cmp	r0, #0
  402a52:	f47f ae81 	bne.w	402758 <_vfiprintf_r+0x788>
  402a56:	990e      	ldr	r1, [sp, #56]	; 0x38
  402a58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a5a:	f8dd c014 	ldr.w	ip, [sp, #20]
  402a5e:	1c48      	adds	r0, r1, #1
  402a60:	4654      	mov	r4, sl
  402a62:	e614      	b.n	40268e <_vfiprintf_r+0x6be>
  402a64:	9801      	ldr	r0, [sp, #4]
  402a66:	9900      	ldr	r1, [sp, #0]
  402a68:	f8cd c020 	str.w	ip, [sp, #32]
  402a6c:	aa0d      	add	r2, sp, #52	; 0x34
  402a6e:	f7ff fa73 	bl	401f58 <__sprint_r.part.0>
  402a72:	2800      	cmp	r0, #0
  402a74:	f47f ae70 	bne.w	402758 <_vfiprintf_r+0x788>
  402a78:	990e      	ldr	r1, [sp, #56]	; 0x38
  402a7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a7c:	f8dd c020 	ldr.w	ip, [sp, #32]
  402a80:	1c48      	adds	r0, r1, #1
  402a82:	4654      	mov	r4, sl
  402a84:	e5f4      	b.n	402670 <_vfiprintf_r+0x6a0>
  402a86:	2a00      	cmp	r2, #0
  402a88:	d167      	bne.n	402b5a <_vfiprintf_r+0xb8a>
  402a8a:	2001      	movs	r0, #1
  402a8c:	4611      	mov	r1, r2
  402a8e:	4654      	mov	r4, sl
  402a90:	e601      	b.n	402696 <_vfiprintf_r+0x6c6>
  402a92:	9801      	ldr	r0, [sp, #4]
  402a94:	9900      	ldr	r1, [sp, #0]
  402a96:	aa0d      	add	r2, sp, #52	; 0x34
  402a98:	f7ff fa5e 	bl	401f58 <__sprint_r.part.0>
  402a9c:	2800      	cmp	r0, #0
  402a9e:	f47f ae5b 	bne.w	402758 <_vfiprintf_r+0x788>
  402aa2:	980e      	ldr	r0, [sp, #56]	; 0x38
  402aa4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402aa6:	3001      	adds	r0, #1
  402aa8:	4654      	mov	r4, sl
  402aaa:	e624      	b.n	4026f6 <_vfiprintf_r+0x726>
  402aac:	252d      	movs	r5, #45	; 0x2d
  402aae:	4276      	negs	r6, r6
  402ab0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402ab4:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  402ab8:	46e1      	mov	r9, ip
  402aba:	2301      	movs	r3, #1
  402abc:	f7ff bb91 	b.w	4021e2 <_vfiprintf_r+0x212>
  402ac0:	9b05      	ldr	r3, [sp, #20]
  402ac2:	4611      	mov	r1, r2
  402ac4:	2001      	movs	r0, #1
  402ac6:	4654      	mov	r4, sl
  402ac8:	2b00      	cmp	r3, #0
  402aca:	f43f ade4 	beq.w	402696 <_vfiprintf_r+0x6c6>
  402ace:	aa0c      	add	r2, sp, #48	; 0x30
  402ad0:	2302      	movs	r3, #2
  402ad2:	e88a 000c 	stmia.w	sl, {r2, r3}
  402ad6:	461a      	mov	r2, r3
  402ad8:	e5d6      	b.n	402688 <_vfiprintf_r+0x6b8>
  402ada:	f018 0f10 	tst.w	r8, #16
  402ade:	d10b      	bne.n	402af8 <_vfiprintf_r+0xb28>
  402ae0:	f018 0f40 	tst.w	r8, #64	; 0x40
  402ae4:	d008      	beq.n	402af8 <_vfiprintf_r+0xb28>
  402ae6:	9a04      	ldr	r2, [sp, #16]
  402ae8:	6813      	ldr	r3, [r2, #0]
  402aea:	3204      	adds	r2, #4
  402aec:	9204      	str	r2, [sp, #16]
  402aee:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  402af2:	801a      	strh	r2, [r3, #0]
  402af4:	f7ff ba9e 	b.w	402034 <_vfiprintf_r+0x64>
  402af8:	9a04      	ldr	r2, [sp, #16]
  402afa:	6813      	ldr	r3, [r2, #0]
  402afc:	3204      	adds	r2, #4
  402afe:	9204      	str	r2, [sp, #16]
  402b00:	9a02      	ldr	r2, [sp, #8]
  402b02:	601a      	str	r2, [r3, #0]
  402b04:	f7ff ba96 	b.w	402034 <_vfiprintf_r+0x64>
  402b08:	9801      	ldr	r0, [sp, #4]
  402b0a:	9900      	ldr	r1, [sp, #0]
  402b0c:	f8cd c020 	str.w	ip, [sp, #32]
  402b10:	aa0d      	add	r2, sp, #52	; 0x34
  402b12:	f7ff fa21 	bl	401f58 <__sprint_r.part.0>
  402b16:	2800      	cmp	r0, #0
  402b18:	f47f ae1e 	bne.w	402758 <_vfiprintf_r+0x788>
  402b1c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b1e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b20:	f8dd c020 	ldr.w	ip, [sp, #32]
  402b24:	1c48      	adds	r0, r1, #1
  402b26:	4654      	mov	r4, sl
  402b28:	e591      	b.n	40264e <_vfiprintf_r+0x67e>
  402b2a:	f048 0820 	orr.w	r8, r8, #32
  402b2e:	f10b 0001 	add.w	r0, fp, #1
  402b32:	f89b 3001 	ldrb.w	r3, [fp, #1]
  402b36:	f7ff bab4 	b.w	4020a2 <_vfiprintf_r+0xd2>
  402b3a:	426d      	negs	r5, r5
  402b3c:	9304      	str	r3, [sp, #16]
  402b3e:	4658      	mov	r0, fp
  402b40:	f7ff bbc6 	b.w	4022d0 <_vfiprintf_r+0x300>
  402b44:	9807      	ldr	r0, [sp, #28]
  402b46:	9604      	str	r6, [sp, #16]
  402b48:	f7ff f9d8 	bl	401efc <strlen>
  402b4c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402b50:	4681      	mov	r9, r0
  402b52:	f04f 0c00 	mov.w	ip, #0
  402b56:	f7ff bb6d 	b.w	402234 <_vfiprintf_r+0x264>
  402b5a:	9801      	ldr	r0, [sp, #4]
  402b5c:	9900      	ldr	r1, [sp, #0]
  402b5e:	f8cd c014 	str.w	ip, [sp, #20]
  402b62:	aa0d      	add	r2, sp, #52	; 0x34
  402b64:	f7ff f9f8 	bl	401f58 <__sprint_r.part.0>
  402b68:	2800      	cmp	r0, #0
  402b6a:	f47f adf5 	bne.w	402758 <_vfiprintf_r+0x788>
  402b6e:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b70:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b72:	f8dd c014 	ldr.w	ip, [sp, #20]
  402b76:	1c48      	adds	r0, r1, #1
  402b78:	4654      	mov	r4, sl
  402b7a:	e58c      	b.n	402696 <_vfiprintf_r+0x6c6>
  402b7c:	990e      	ldr	r1, [sp, #56]	; 0x38
  402b7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402b80:	4f15      	ldr	r7, [pc, #84]	; (402bd8 <_vfiprintf_r+0xc08>)
  402b82:	3101      	adds	r1, #1
  402b84:	f7ff bb98 	b.w	4022b8 <_vfiprintf_r+0x2e8>
  402b88:	f1bc 0f06 	cmp.w	ip, #6
  402b8c:	bf28      	it	cs
  402b8e:	f04f 0c06 	movcs.w	ip, #6
  402b92:	4b12      	ldr	r3, [pc, #72]	; (402bdc <_vfiprintf_r+0xc0c>)
  402b94:	9604      	str	r6, [sp, #16]
  402b96:	46e1      	mov	r9, ip
  402b98:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  402b9c:	9307      	str	r3, [sp, #28]
  402b9e:	e460      	b.n	402462 <_vfiprintf_r+0x492>
  402ba0:	990e      	ldr	r1, [sp, #56]	; 0x38
  402ba2:	4f0d      	ldr	r7, [pc, #52]	; (402bd8 <_vfiprintf_r+0xc08>)
  402ba4:	f101 0e01 	add.w	lr, r1, #1
  402ba8:	e618      	b.n	4027dc <_vfiprintf_r+0x80c>
  402baa:	46e1      	mov	r9, ip
  402bac:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  402bb0:	9604      	str	r6, [sp, #16]
  402bb2:	4684      	mov	ip, r0
  402bb4:	f7ff bb3e 	b.w	402234 <_vfiprintf_r+0x264>
  402bb8:	4686      	mov	lr, r0
  402bba:	e66b      	b.n	402894 <_vfiprintf_r+0x8c4>
  402bbc:	9a04      	ldr	r2, [sp, #16]
  402bbe:	f89b 3001 	ldrb.w	r3, [fp, #1]
  402bc2:	6816      	ldr	r6, [r2, #0]
  402bc4:	3204      	adds	r2, #4
  402bc6:	2e00      	cmp	r6, #0
  402bc8:	9204      	str	r2, [sp, #16]
  402bca:	f6bf aa6a 	bge.w	4020a2 <_vfiprintf_r+0xd2>
  402bce:	f04f 36ff 	mov.w	r6, #4294967295
  402bd2:	f7ff ba66 	b.w	4020a2 <_vfiprintf_r+0xd2>
  402bd6:	bf00      	nop
  402bd8:	00404df8 	.word	0x00404df8
  402bdc:	00404df0 	.word	0x00404df0

00402be0 <__sbprintf>:
  402be0:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  402be4:	460c      	mov	r4, r1
  402be6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402bea:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  402bee:	69e7      	ldr	r7, [r4, #28]
  402bf0:	6e49      	ldr	r1, [r1, #100]	; 0x64
  402bf2:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  402bf6:	9119      	str	r1, [sp, #100]	; 0x64
  402bf8:	ad1a      	add	r5, sp, #104	; 0x68
  402bfa:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402bfe:	f02e 0e02 	bic.w	lr, lr, #2
  402c02:	f04f 0c00 	mov.w	ip, #0
  402c06:	9707      	str	r7, [sp, #28]
  402c08:	4669      	mov	r1, sp
  402c0a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402c0c:	9500      	str	r5, [sp, #0]
  402c0e:	9504      	str	r5, [sp, #16]
  402c10:	9602      	str	r6, [sp, #8]
  402c12:	9605      	str	r6, [sp, #20]
  402c14:	f8ad e00c 	strh.w	lr, [sp, #12]
  402c18:	f8ad 900e 	strh.w	r9, [sp, #14]
  402c1c:	9709      	str	r7, [sp, #36]	; 0x24
  402c1e:	f8cd c018 	str.w	ip, [sp, #24]
  402c22:	4606      	mov	r6, r0
  402c24:	f7ff f9d4 	bl	401fd0 <_vfiprintf_r>
  402c28:	1e05      	subs	r5, r0, #0
  402c2a:	db07      	blt.n	402c3c <__sbprintf+0x5c>
  402c2c:	4630      	mov	r0, r6
  402c2e:	4669      	mov	r1, sp
  402c30:	f000 f92e 	bl	402e90 <_fflush_r>
  402c34:	2800      	cmp	r0, #0
  402c36:	bf18      	it	ne
  402c38:	f04f 35ff 	movne.w	r5, #4294967295
  402c3c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402c40:	065b      	lsls	r3, r3, #25
  402c42:	d503      	bpl.n	402c4c <__sbprintf+0x6c>
  402c44:	89a3      	ldrh	r3, [r4, #12]
  402c46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c4a:	81a3      	strh	r3, [r4, #12]
  402c4c:	4628      	mov	r0, r5
  402c4e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402c52:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  402c56:	bf00      	nop

00402c58 <__swsetup_r>:
  402c58:	b538      	push	{r3, r4, r5, lr}
  402c5a:	4b2f      	ldr	r3, [pc, #188]	; (402d18 <__swsetup_r+0xc0>)
  402c5c:	681b      	ldr	r3, [r3, #0]
  402c5e:	4605      	mov	r5, r0
  402c60:	460c      	mov	r4, r1
  402c62:	b113      	cbz	r3, 402c6a <__swsetup_r+0x12>
  402c64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402c66:	2a00      	cmp	r2, #0
  402c68:	d036      	beq.n	402cd8 <__swsetup_r+0x80>
  402c6a:	89a2      	ldrh	r2, [r4, #12]
  402c6c:	b293      	uxth	r3, r2
  402c6e:	0718      	lsls	r0, r3, #28
  402c70:	d50c      	bpl.n	402c8c <__swsetup_r+0x34>
  402c72:	6920      	ldr	r0, [r4, #16]
  402c74:	b1a8      	cbz	r0, 402ca2 <__swsetup_r+0x4a>
  402c76:	f013 0201 	ands.w	r2, r3, #1
  402c7a:	d01e      	beq.n	402cba <__swsetup_r+0x62>
  402c7c:	6963      	ldr	r3, [r4, #20]
  402c7e:	2200      	movs	r2, #0
  402c80:	425b      	negs	r3, r3
  402c82:	61a3      	str	r3, [r4, #24]
  402c84:	60a2      	str	r2, [r4, #8]
  402c86:	b1f0      	cbz	r0, 402cc6 <__swsetup_r+0x6e>
  402c88:	2000      	movs	r0, #0
  402c8a:	bd38      	pop	{r3, r4, r5, pc}
  402c8c:	06d9      	lsls	r1, r3, #27
  402c8e:	d53b      	bpl.n	402d08 <__swsetup_r+0xb0>
  402c90:	0758      	lsls	r0, r3, #29
  402c92:	d425      	bmi.n	402ce0 <__swsetup_r+0x88>
  402c94:	6920      	ldr	r0, [r4, #16]
  402c96:	f042 0308 	orr.w	r3, r2, #8
  402c9a:	81a3      	strh	r3, [r4, #12]
  402c9c:	b29b      	uxth	r3, r3
  402c9e:	2800      	cmp	r0, #0
  402ca0:	d1e9      	bne.n	402c76 <__swsetup_r+0x1e>
  402ca2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402ca6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402caa:	d0e4      	beq.n	402c76 <__swsetup_r+0x1e>
  402cac:	4628      	mov	r0, r5
  402cae:	4621      	mov	r1, r4
  402cb0:	f000 fcf2 	bl	403698 <__smakebuf_r>
  402cb4:	89a3      	ldrh	r3, [r4, #12]
  402cb6:	6920      	ldr	r0, [r4, #16]
  402cb8:	e7dd      	b.n	402c76 <__swsetup_r+0x1e>
  402cba:	0799      	lsls	r1, r3, #30
  402cbc:	bf58      	it	pl
  402cbe:	6962      	ldrpl	r2, [r4, #20]
  402cc0:	60a2      	str	r2, [r4, #8]
  402cc2:	2800      	cmp	r0, #0
  402cc4:	d1e0      	bne.n	402c88 <__swsetup_r+0x30>
  402cc6:	89a3      	ldrh	r3, [r4, #12]
  402cc8:	061a      	lsls	r2, r3, #24
  402cca:	d5de      	bpl.n	402c8a <__swsetup_r+0x32>
  402ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402cd0:	81a3      	strh	r3, [r4, #12]
  402cd2:	f04f 30ff 	mov.w	r0, #4294967295
  402cd6:	bd38      	pop	{r3, r4, r5, pc}
  402cd8:	4618      	mov	r0, r3
  402cda:	f000 f96d 	bl	402fb8 <__sinit>
  402cde:	e7c4      	b.n	402c6a <__swsetup_r+0x12>
  402ce0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402ce2:	b149      	cbz	r1, 402cf8 <__swsetup_r+0xa0>
  402ce4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402ce8:	4299      	cmp	r1, r3
  402cea:	d003      	beq.n	402cf4 <__swsetup_r+0x9c>
  402cec:	4628      	mov	r0, r5
  402cee:	f000 fa3b 	bl	403168 <_free_r>
  402cf2:	89a2      	ldrh	r2, [r4, #12]
  402cf4:	2300      	movs	r3, #0
  402cf6:	6323      	str	r3, [r4, #48]	; 0x30
  402cf8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402cfc:	2300      	movs	r3, #0
  402cfe:	6920      	ldr	r0, [r4, #16]
  402d00:	6063      	str	r3, [r4, #4]
  402d02:	b292      	uxth	r2, r2
  402d04:	6020      	str	r0, [r4, #0]
  402d06:	e7c6      	b.n	402c96 <__swsetup_r+0x3e>
  402d08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402d0c:	2309      	movs	r3, #9
  402d0e:	602b      	str	r3, [r5, #0]
  402d10:	f04f 30ff 	mov.w	r0, #4294967295
  402d14:	81a2      	strh	r2, [r4, #12]
  402d16:	bd38      	pop	{r3, r4, r5, pc}
  402d18:	20000430 	.word	0x20000430

00402d1c <register_fini>:
  402d1c:	4b02      	ldr	r3, [pc, #8]	; (402d28 <register_fini+0xc>)
  402d1e:	b113      	cbz	r3, 402d26 <register_fini+0xa>
  402d20:	4802      	ldr	r0, [pc, #8]	; (402d2c <register_fini+0x10>)
  402d22:	f000 b805 	b.w	402d30 <atexit>
  402d26:	4770      	bx	lr
  402d28:	00000000 	.word	0x00000000
  402d2c:	00402fcd 	.word	0x00402fcd

00402d30 <atexit>:
  402d30:	4601      	mov	r1, r0
  402d32:	2000      	movs	r0, #0
  402d34:	4602      	mov	r2, r0
  402d36:	4603      	mov	r3, r0
  402d38:	f001 bbee 	b.w	404518 <__register_exitproc>

00402d3c <__sflush_r>:
  402d3c:	898b      	ldrh	r3, [r1, #12]
  402d3e:	b29a      	uxth	r2, r3
  402d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402d44:	460d      	mov	r5, r1
  402d46:	0711      	lsls	r1, r2, #28
  402d48:	4680      	mov	r8, r0
  402d4a:	d43c      	bmi.n	402dc6 <__sflush_r+0x8a>
  402d4c:	686a      	ldr	r2, [r5, #4]
  402d4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402d52:	2a00      	cmp	r2, #0
  402d54:	81ab      	strh	r3, [r5, #12]
  402d56:	dd65      	ble.n	402e24 <__sflush_r+0xe8>
  402d58:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402d5a:	2e00      	cmp	r6, #0
  402d5c:	d04b      	beq.n	402df6 <__sflush_r+0xba>
  402d5e:	b29b      	uxth	r3, r3
  402d60:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402d64:	2100      	movs	r1, #0
  402d66:	b292      	uxth	r2, r2
  402d68:	f8d8 4000 	ldr.w	r4, [r8]
  402d6c:	f8c8 1000 	str.w	r1, [r8]
  402d70:	2a00      	cmp	r2, #0
  402d72:	d05b      	beq.n	402e2c <__sflush_r+0xf0>
  402d74:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402d76:	075f      	lsls	r7, r3, #29
  402d78:	d505      	bpl.n	402d86 <__sflush_r+0x4a>
  402d7a:	6869      	ldr	r1, [r5, #4]
  402d7c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402d7e:	1a52      	subs	r2, r2, r1
  402d80:	b10b      	cbz	r3, 402d86 <__sflush_r+0x4a>
  402d82:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402d84:	1ad2      	subs	r2, r2, r3
  402d86:	4640      	mov	r0, r8
  402d88:	69e9      	ldr	r1, [r5, #28]
  402d8a:	2300      	movs	r3, #0
  402d8c:	47b0      	blx	r6
  402d8e:	1c46      	adds	r6, r0, #1
  402d90:	d056      	beq.n	402e40 <__sflush_r+0x104>
  402d92:	89ab      	ldrh	r3, [r5, #12]
  402d94:	692a      	ldr	r2, [r5, #16]
  402d96:	602a      	str	r2, [r5, #0]
  402d98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402d9c:	b29b      	uxth	r3, r3
  402d9e:	2200      	movs	r2, #0
  402da0:	606a      	str	r2, [r5, #4]
  402da2:	04da      	lsls	r2, r3, #19
  402da4:	81ab      	strh	r3, [r5, #12]
  402da6:	d43b      	bmi.n	402e20 <__sflush_r+0xe4>
  402da8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402daa:	f8c8 4000 	str.w	r4, [r8]
  402dae:	b311      	cbz	r1, 402df6 <__sflush_r+0xba>
  402db0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402db4:	4299      	cmp	r1, r3
  402db6:	d002      	beq.n	402dbe <__sflush_r+0x82>
  402db8:	4640      	mov	r0, r8
  402dba:	f000 f9d5 	bl	403168 <_free_r>
  402dbe:	2000      	movs	r0, #0
  402dc0:	6328      	str	r0, [r5, #48]	; 0x30
  402dc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dc6:	692e      	ldr	r6, [r5, #16]
  402dc8:	b1ae      	cbz	r6, 402df6 <__sflush_r+0xba>
  402dca:	682c      	ldr	r4, [r5, #0]
  402dcc:	602e      	str	r6, [r5, #0]
  402dce:	0791      	lsls	r1, r2, #30
  402dd0:	bf0c      	ite	eq
  402dd2:	696b      	ldreq	r3, [r5, #20]
  402dd4:	2300      	movne	r3, #0
  402dd6:	1ba4      	subs	r4, r4, r6
  402dd8:	60ab      	str	r3, [r5, #8]
  402dda:	e00a      	b.n	402df2 <__sflush_r+0xb6>
  402ddc:	4632      	mov	r2, r6
  402dde:	4623      	mov	r3, r4
  402de0:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402de2:	69e9      	ldr	r1, [r5, #28]
  402de4:	4640      	mov	r0, r8
  402de6:	47b8      	blx	r7
  402de8:	2800      	cmp	r0, #0
  402dea:	eba4 0400 	sub.w	r4, r4, r0
  402dee:	4406      	add	r6, r0
  402df0:	dd04      	ble.n	402dfc <__sflush_r+0xc0>
  402df2:	2c00      	cmp	r4, #0
  402df4:	dcf2      	bgt.n	402ddc <__sflush_r+0xa0>
  402df6:	2000      	movs	r0, #0
  402df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402dfc:	89ab      	ldrh	r3, [r5, #12]
  402dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402e02:	81ab      	strh	r3, [r5, #12]
  402e04:	f04f 30ff 	mov.w	r0, #4294967295
  402e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e0c:	89ab      	ldrh	r3, [r5, #12]
  402e0e:	692a      	ldr	r2, [r5, #16]
  402e10:	6069      	str	r1, [r5, #4]
  402e12:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402e16:	b29b      	uxth	r3, r3
  402e18:	81ab      	strh	r3, [r5, #12]
  402e1a:	04db      	lsls	r3, r3, #19
  402e1c:	602a      	str	r2, [r5, #0]
  402e1e:	d5c3      	bpl.n	402da8 <__sflush_r+0x6c>
  402e20:	6528      	str	r0, [r5, #80]	; 0x50
  402e22:	e7c1      	b.n	402da8 <__sflush_r+0x6c>
  402e24:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402e26:	2a00      	cmp	r2, #0
  402e28:	dc96      	bgt.n	402d58 <__sflush_r+0x1c>
  402e2a:	e7e4      	b.n	402df6 <__sflush_r+0xba>
  402e2c:	2301      	movs	r3, #1
  402e2e:	4640      	mov	r0, r8
  402e30:	69e9      	ldr	r1, [r5, #28]
  402e32:	47b0      	blx	r6
  402e34:	1c43      	adds	r3, r0, #1
  402e36:	4602      	mov	r2, r0
  402e38:	d019      	beq.n	402e6e <__sflush_r+0x132>
  402e3a:	89ab      	ldrh	r3, [r5, #12]
  402e3c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  402e3e:	e79a      	b.n	402d76 <__sflush_r+0x3a>
  402e40:	f8d8 1000 	ldr.w	r1, [r8]
  402e44:	2900      	cmp	r1, #0
  402e46:	d0e1      	beq.n	402e0c <__sflush_r+0xd0>
  402e48:	291d      	cmp	r1, #29
  402e4a:	d007      	beq.n	402e5c <__sflush_r+0x120>
  402e4c:	2916      	cmp	r1, #22
  402e4e:	d005      	beq.n	402e5c <__sflush_r+0x120>
  402e50:	89ab      	ldrh	r3, [r5, #12]
  402e52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402e56:	81ab      	strh	r3, [r5, #12]
  402e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e5c:	89ab      	ldrh	r3, [r5, #12]
  402e5e:	692a      	ldr	r2, [r5, #16]
  402e60:	602a      	str	r2, [r5, #0]
  402e62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402e66:	2200      	movs	r2, #0
  402e68:	81ab      	strh	r3, [r5, #12]
  402e6a:	606a      	str	r2, [r5, #4]
  402e6c:	e79c      	b.n	402da8 <__sflush_r+0x6c>
  402e6e:	f8d8 3000 	ldr.w	r3, [r8]
  402e72:	2b00      	cmp	r3, #0
  402e74:	d0e1      	beq.n	402e3a <__sflush_r+0xfe>
  402e76:	2b1d      	cmp	r3, #29
  402e78:	d007      	beq.n	402e8a <__sflush_r+0x14e>
  402e7a:	2b16      	cmp	r3, #22
  402e7c:	d005      	beq.n	402e8a <__sflush_r+0x14e>
  402e7e:	89ab      	ldrh	r3, [r5, #12]
  402e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402e84:	81ab      	strh	r3, [r5, #12]
  402e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402e8a:	f8c8 4000 	str.w	r4, [r8]
  402e8e:	e7b2      	b.n	402df6 <__sflush_r+0xba>

00402e90 <_fflush_r>:
  402e90:	b510      	push	{r4, lr}
  402e92:	4604      	mov	r4, r0
  402e94:	b082      	sub	sp, #8
  402e96:	b108      	cbz	r0, 402e9c <_fflush_r+0xc>
  402e98:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402e9a:	b153      	cbz	r3, 402eb2 <_fflush_r+0x22>
  402e9c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402ea0:	b908      	cbnz	r0, 402ea6 <_fflush_r+0x16>
  402ea2:	b002      	add	sp, #8
  402ea4:	bd10      	pop	{r4, pc}
  402ea6:	4620      	mov	r0, r4
  402ea8:	b002      	add	sp, #8
  402eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402eae:	f7ff bf45 	b.w	402d3c <__sflush_r>
  402eb2:	9101      	str	r1, [sp, #4]
  402eb4:	f000 f880 	bl	402fb8 <__sinit>
  402eb8:	9901      	ldr	r1, [sp, #4]
  402eba:	e7ef      	b.n	402e9c <_fflush_r+0xc>

00402ebc <_cleanup_r>:
  402ebc:	4901      	ldr	r1, [pc, #4]	; (402ec4 <_cleanup_r+0x8>)
  402ebe:	f000 bbb7 	b.w	403630 <_fwalk_reent>
  402ec2:	bf00      	nop
  402ec4:	004045e1 	.word	0x004045e1

00402ec8 <__sinit.part.1>:
  402ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ecc:	4b35      	ldr	r3, [pc, #212]	; (402fa4 <__sinit.part.1+0xdc>)
  402ece:	6845      	ldr	r5, [r0, #4]
  402ed0:	63c3      	str	r3, [r0, #60]	; 0x3c
  402ed2:	2400      	movs	r4, #0
  402ed4:	4607      	mov	r7, r0
  402ed6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402eda:	2304      	movs	r3, #4
  402edc:	2103      	movs	r1, #3
  402ede:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402ee2:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402ee6:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402eea:	b083      	sub	sp, #12
  402eec:	602c      	str	r4, [r5, #0]
  402eee:	606c      	str	r4, [r5, #4]
  402ef0:	60ac      	str	r4, [r5, #8]
  402ef2:	666c      	str	r4, [r5, #100]	; 0x64
  402ef4:	81ec      	strh	r4, [r5, #14]
  402ef6:	612c      	str	r4, [r5, #16]
  402ef8:	616c      	str	r4, [r5, #20]
  402efa:	61ac      	str	r4, [r5, #24]
  402efc:	81ab      	strh	r3, [r5, #12]
  402efe:	4621      	mov	r1, r4
  402f00:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402f04:	2208      	movs	r2, #8
  402f06:	f7fe fef1 	bl	401cec <memset>
  402f0a:	68be      	ldr	r6, [r7, #8]
  402f0c:	f8df b098 	ldr.w	fp, [pc, #152]	; 402fa8 <__sinit.part.1+0xe0>
  402f10:	f8df a098 	ldr.w	sl, [pc, #152]	; 402fac <__sinit.part.1+0xe4>
  402f14:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402fb0 <__sinit.part.1+0xe8>
  402f18:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402fb4 <__sinit.part.1+0xec>
  402f1c:	f8c5 b020 	str.w	fp, [r5, #32]
  402f20:	2301      	movs	r3, #1
  402f22:	2209      	movs	r2, #9
  402f24:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402f28:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402f2c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402f30:	61ed      	str	r5, [r5, #28]
  402f32:	4621      	mov	r1, r4
  402f34:	81f3      	strh	r3, [r6, #14]
  402f36:	81b2      	strh	r2, [r6, #12]
  402f38:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402f3c:	6034      	str	r4, [r6, #0]
  402f3e:	6074      	str	r4, [r6, #4]
  402f40:	60b4      	str	r4, [r6, #8]
  402f42:	6674      	str	r4, [r6, #100]	; 0x64
  402f44:	6134      	str	r4, [r6, #16]
  402f46:	6174      	str	r4, [r6, #20]
  402f48:	61b4      	str	r4, [r6, #24]
  402f4a:	2208      	movs	r2, #8
  402f4c:	9301      	str	r3, [sp, #4]
  402f4e:	f7fe fecd 	bl	401cec <memset>
  402f52:	68fd      	ldr	r5, [r7, #12]
  402f54:	61f6      	str	r6, [r6, #28]
  402f56:	2012      	movs	r0, #18
  402f58:	2202      	movs	r2, #2
  402f5a:	f8c6 b020 	str.w	fp, [r6, #32]
  402f5e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402f62:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402f66:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  402f6a:	4621      	mov	r1, r4
  402f6c:	81a8      	strh	r0, [r5, #12]
  402f6e:	81ea      	strh	r2, [r5, #14]
  402f70:	602c      	str	r4, [r5, #0]
  402f72:	606c      	str	r4, [r5, #4]
  402f74:	60ac      	str	r4, [r5, #8]
  402f76:	666c      	str	r4, [r5, #100]	; 0x64
  402f78:	612c      	str	r4, [r5, #16]
  402f7a:	616c      	str	r4, [r5, #20]
  402f7c:	61ac      	str	r4, [r5, #24]
  402f7e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402f82:	2208      	movs	r2, #8
  402f84:	f7fe feb2 	bl	401cec <memset>
  402f88:	9b01      	ldr	r3, [sp, #4]
  402f8a:	61ed      	str	r5, [r5, #28]
  402f8c:	f8c5 b020 	str.w	fp, [r5, #32]
  402f90:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402f94:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402f98:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  402f9e:	b003      	add	sp, #12
  402fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fa4:	00402ebd 	.word	0x00402ebd
  402fa8:	00404355 	.word	0x00404355
  402fac:	00404379 	.word	0x00404379
  402fb0:	004043b1 	.word	0x004043b1
  402fb4:	004043d1 	.word	0x004043d1

00402fb8 <__sinit>:
  402fb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402fba:	b103      	cbz	r3, 402fbe <__sinit+0x6>
  402fbc:	4770      	bx	lr
  402fbe:	f7ff bf83 	b.w	402ec8 <__sinit.part.1>
  402fc2:	bf00      	nop

00402fc4 <__sfp_lock_acquire>:
  402fc4:	4770      	bx	lr
  402fc6:	bf00      	nop

00402fc8 <__sfp_lock_release>:
  402fc8:	4770      	bx	lr
  402fca:	bf00      	nop

00402fcc <__libc_fini_array>:
  402fcc:	b538      	push	{r3, r4, r5, lr}
  402fce:	4b08      	ldr	r3, [pc, #32]	; (402ff0 <__libc_fini_array+0x24>)
  402fd0:	4d08      	ldr	r5, [pc, #32]	; (402ff4 <__libc_fini_array+0x28>)
  402fd2:	1aed      	subs	r5, r5, r3
  402fd4:	10ac      	asrs	r4, r5, #2
  402fd6:	bf18      	it	ne
  402fd8:	18ed      	addne	r5, r5, r3
  402fda:	d005      	beq.n	402fe8 <__libc_fini_array+0x1c>
  402fdc:	3c01      	subs	r4, #1
  402fde:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402fe2:	4798      	blx	r3
  402fe4:	2c00      	cmp	r4, #0
  402fe6:	d1f9      	bne.n	402fdc <__libc_fini_array+0x10>
  402fe8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402fec:	f001 bf16 	b.w	404e1c <_fini>
  402ff0:	00404e28 	.word	0x00404e28
  402ff4:	00404e2c 	.word	0x00404e2c

00402ff8 <__fputwc>:
  402ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ffc:	b082      	sub	sp, #8
  402ffe:	4607      	mov	r7, r0
  403000:	460e      	mov	r6, r1
  403002:	4614      	mov	r4, r2
  403004:	f000 fb42 	bl	40368c <__locale_mb_cur_max>
  403008:	2801      	cmp	r0, #1
  40300a:	d041      	beq.n	403090 <__fputwc+0x98>
  40300c:	4638      	mov	r0, r7
  40300e:	a901      	add	r1, sp, #4
  403010:	4632      	mov	r2, r6
  403012:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  403016:	f001 fa33 	bl	404480 <_wcrtomb_r>
  40301a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40301e:	4680      	mov	r8, r0
  403020:	d02f      	beq.n	403082 <__fputwc+0x8a>
  403022:	2800      	cmp	r0, #0
  403024:	d03c      	beq.n	4030a0 <__fputwc+0xa8>
  403026:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40302a:	2500      	movs	r5, #0
  40302c:	e009      	b.n	403042 <__fputwc+0x4a>
  40302e:	6823      	ldr	r3, [r4, #0]
  403030:	7019      	strb	r1, [r3, #0]
  403032:	6823      	ldr	r3, [r4, #0]
  403034:	3301      	adds	r3, #1
  403036:	6023      	str	r3, [r4, #0]
  403038:	3501      	adds	r5, #1
  40303a:	45a8      	cmp	r8, r5
  40303c:	d930      	bls.n	4030a0 <__fputwc+0xa8>
  40303e:	ab01      	add	r3, sp, #4
  403040:	5d59      	ldrb	r1, [r3, r5]
  403042:	68a3      	ldr	r3, [r4, #8]
  403044:	3b01      	subs	r3, #1
  403046:	2b00      	cmp	r3, #0
  403048:	60a3      	str	r3, [r4, #8]
  40304a:	daf0      	bge.n	40302e <__fputwc+0x36>
  40304c:	69a2      	ldr	r2, [r4, #24]
  40304e:	4293      	cmp	r3, r2
  403050:	db07      	blt.n	403062 <__fputwc+0x6a>
  403052:	6823      	ldr	r3, [r4, #0]
  403054:	7019      	strb	r1, [r3, #0]
  403056:	6823      	ldr	r3, [r4, #0]
  403058:	7819      	ldrb	r1, [r3, #0]
  40305a:	290a      	cmp	r1, #10
  40305c:	f103 0301 	add.w	r3, r3, #1
  403060:	d1e9      	bne.n	403036 <__fputwc+0x3e>
  403062:	4638      	mov	r0, r7
  403064:	4622      	mov	r2, r4
  403066:	f001 f9b7 	bl	4043d8 <__swbuf_r>
  40306a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40306e:	fab0 f080 	clz	r0, r0
  403072:	0940      	lsrs	r0, r0, #5
  403074:	2800      	cmp	r0, #0
  403076:	d0df      	beq.n	403038 <__fputwc+0x40>
  403078:	f04f 30ff 	mov.w	r0, #4294967295
  40307c:	b002      	add	sp, #8
  40307e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403082:	89a3      	ldrh	r3, [r4, #12]
  403084:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403088:	81a3      	strh	r3, [r4, #12]
  40308a:	b002      	add	sp, #8
  40308c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403090:	1e73      	subs	r3, r6, #1
  403092:	2bfe      	cmp	r3, #254	; 0xfe
  403094:	d8ba      	bhi.n	40300c <__fputwc+0x14>
  403096:	b2f1      	uxtb	r1, r6
  403098:	4680      	mov	r8, r0
  40309a:	f88d 1004 	strb.w	r1, [sp, #4]
  40309e:	e7c4      	b.n	40302a <__fputwc+0x32>
  4030a0:	4630      	mov	r0, r6
  4030a2:	b002      	add	sp, #8
  4030a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004030a8 <_fputwc_r>:
  4030a8:	8993      	ldrh	r3, [r2, #12]
  4030aa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4030ae:	d10b      	bne.n	4030c8 <_fputwc_r+0x20>
  4030b0:	b410      	push	{r4}
  4030b2:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4030b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4030b8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4030bc:	6654      	str	r4, [r2, #100]	; 0x64
  4030be:	8193      	strh	r3, [r2, #12]
  4030c0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4030c4:	f7ff bf98 	b.w	402ff8 <__fputwc>
  4030c8:	f7ff bf96 	b.w	402ff8 <__fputwc>

004030cc <_malloc_trim_r>:
  4030cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4030ce:	4f23      	ldr	r7, [pc, #140]	; (40315c <_malloc_trim_r+0x90>)
  4030d0:	460c      	mov	r4, r1
  4030d2:	4606      	mov	r6, r0
  4030d4:	f000 ff32 	bl	403f3c <__malloc_lock>
  4030d8:	68bb      	ldr	r3, [r7, #8]
  4030da:	685d      	ldr	r5, [r3, #4]
  4030dc:	f025 0503 	bic.w	r5, r5, #3
  4030e0:	1b29      	subs	r1, r5, r4
  4030e2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4030e6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4030ea:	f021 010f 	bic.w	r1, r1, #15
  4030ee:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4030f2:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4030f6:	db07      	blt.n	403108 <_malloc_trim_r+0x3c>
  4030f8:	4630      	mov	r0, r6
  4030fa:	2100      	movs	r1, #0
  4030fc:	f001 f918 	bl	404330 <_sbrk_r>
  403100:	68bb      	ldr	r3, [r7, #8]
  403102:	442b      	add	r3, r5
  403104:	4298      	cmp	r0, r3
  403106:	d004      	beq.n	403112 <_malloc_trim_r+0x46>
  403108:	4630      	mov	r0, r6
  40310a:	f000 ff19 	bl	403f40 <__malloc_unlock>
  40310e:	2000      	movs	r0, #0
  403110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403112:	4630      	mov	r0, r6
  403114:	4261      	negs	r1, r4
  403116:	f001 f90b 	bl	404330 <_sbrk_r>
  40311a:	3001      	adds	r0, #1
  40311c:	d00d      	beq.n	40313a <_malloc_trim_r+0x6e>
  40311e:	4b10      	ldr	r3, [pc, #64]	; (403160 <_malloc_trim_r+0x94>)
  403120:	68ba      	ldr	r2, [r7, #8]
  403122:	6819      	ldr	r1, [r3, #0]
  403124:	1b2d      	subs	r5, r5, r4
  403126:	f045 0501 	orr.w	r5, r5, #1
  40312a:	4630      	mov	r0, r6
  40312c:	1b09      	subs	r1, r1, r4
  40312e:	6055      	str	r5, [r2, #4]
  403130:	6019      	str	r1, [r3, #0]
  403132:	f000 ff05 	bl	403f40 <__malloc_unlock>
  403136:	2001      	movs	r0, #1
  403138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40313a:	4630      	mov	r0, r6
  40313c:	2100      	movs	r1, #0
  40313e:	f001 f8f7 	bl	404330 <_sbrk_r>
  403142:	68ba      	ldr	r2, [r7, #8]
  403144:	1a83      	subs	r3, r0, r2
  403146:	2b0f      	cmp	r3, #15
  403148:	ddde      	ble.n	403108 <_malloc_trim_r+0x3c>
  40314a:	4c06      	ldr	r4, [pc, #24]	; (403164 <_malloc_trim_r+0x98>)
  40314c:	4904      	ldr	r1, [pc, #16]	; (403160 <_malloc_trim_r+0x94>)
  40314e:	6824      	ldr	r4, [r4, #0]
  403150:	f043 0301 	orr.w	r3, r3, #1
  403154:	1b00      	subs	r0, r0, r4
  403156:	6053      	str	r3, [r2, #4]
  403158:	6008      	str	r0, [r1, #0]
  40315a:	e7d5      	b.n	403108 <_malloc_trim_r+0x3c>
  40315c:	20000458 	.word	0x20000458
  403160:	20000910 	.word	0x20000910
  403164:	20000864 	.word	0x20000864

00403168 <_free_r>:
  403168:	2900      	cmp	r1, #0
  40316a:	d04e      	beq.n	40320a <_free_r+0xa2>
  40316c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403170:	460c      	mov	r4, r1
  403172:	4680      	mov	r8, r0
  403174:	f000 fee2 	bl	403f3c <__malloc_lock>
  403178:	f854 7c04 	ldr.w	r7, [r4, #-4]
  40317c:	4962      	ldr	r1, [pc, #392]	; (403308 <_free_r+0x1a0>)
  40317e:	f027 0201 	bic.w	r2, r7, #1
  403182:	f1a4 0508 	sub.w	r5, r4, #8
  403186:	18ab      	adds	r3, r5, r2
  403188:	688e      	ldr	r6, [r1, #8]
  40318a:	6858      	ldr	r0, [r3, #4]
  40318c:	429e      	cmp	r6, r3
  40318e:	f020 0003 	bic.w	r0, r0, #3
  403192:	d05a      	beq.n	40324a <_free_r+0xe2>
  403194:	07fe      	lsls	r6, r7, #31
  403196:	6058      	str	r0, [r3, #4]
  403198:	d40b      	bmi.n	4031b2 <_free_r+0x4a>
  40319a:	f854 7c08 	ldr.w	r7, [r4, #-8]
  40319e:	1bed      	subs	r5, r5, r7
  4031a0:	f101 0e08 	add.w	lr, r1, #8
  4031a4:	68ac      	ldr	r4, [r5, #8]
  4031a6:	4574      	cmp	r4, lr
  4031a8:	443a      	add	r2, r7
  4031aa:	d067      	beq.n	40327c <_free_r+0x114>
  4031ac:	68ef      	ldr	r7, [r5, #12]
  4031ae:	60e7      	str	r7, [r4, #12]
  4031b0:	60bc      	str	r4, [r7, #8]
  4031b2:	181c      	adds	r4, r3, r0
  4031b4:	6864      	ldr	r4, [r4, #4]
  4031b6:	07e4      	lsls	r4, r4, #31
  4031b8:	d40c      	bmi.n	4031d4 <_free_r+0x6c>
  4031ba:	4f54      	ldr	r7, [pc, #336]	; (40330c <_free_r+0x1a4>)
  4031bc:	689c      	ldr	r4, [r3, #8]
  4031be:	42bc      	cmp	r4, r7
  4031c0:	4402      	add	r2, r0
  4031c2:	d07c      	beq.n	4032be <_free_r+0x156>
  4031c4:	68d8      	ldr	r0, [r3, #12]
  4031c6:	60e0      	str	r0, [r4, #12]
  4031c8:	f042 0301 	orr.w	r3, r2, #1
  4031cc:	6084      	str	r4, [r0, #8]
  4031ce:	606b      	str	r3, [r5, #4]
  4031d0:	50aa      	str	r2, [r5, r2]
  4031d2:	e003      	b.n	4031dc <_free_r+0x74>
  4031d4:	f042 0301 	orr.w	r3, r2, #1
  4031d8:	606b      	str	r3, [r5, #4]
  4031da:	50aa      	str	r2, [r5, r2]
  4031dc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4031e0:	d214      	bcs.n	40320c <_free_r+0xa4>
  4031e2:	08d2      	lsrs	r2, r2, #3
  4031e4:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  4031e8:	6848      	ldr	r0, [r1, #4]
  4031ea:	689f      	ldr	r7, [r3, #8]
  4031ec:	60af      	str	r7, [r5, #8]
  4031ee:	1092      	asrs	r2, r2, #2
  4031f0:	2401      	movs	r4, #1
  4031f2:	fa04 f202 	lsl.w	r2, r4, r2
  4031f6:	4310      	orrs	r0, r2
  4031f8:	60eb      	str	r3, [r5, #12]
  4031fa:	6048      	str	r0, [r1, #4]
  4031fc:	609d      	str	r5, [r3, #8]
  4031fe:	60fd      	str	r5, [r7, #12]
  403200:	4640      	mov	r0, r8
  403202:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403206:	f000 be9b 	b.w	403f40 <__malloc_unlock>
  40320a:	4770      	bx	lr
  40320c:	0a53      	lsrs	r3, r2, #9
  40320e:	2b04      	cmp	r3, #4
  403210:	d847      	bhi.n	4032a2 <_free_r+0x13a>
  403212:	0993      	lsrs	r3, r2, #6
  403214:	f103 0438 	add.w	r4, r3, #56	; 0x38
  403218:	0060      	lsls	r0, r4, #1
  40321a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40321e:	493a      	ldr	r1, [pc, #232]	; (403308 <_free_r+0x1a0>)
  403220:	6883      	ldr	r3, [r0, #8]
  403222:	4283      	cmp	r3, r0
  403224:	d043      	beq.n	4032ae <_free_r+0x146>
  403226:	6859      	ldr	r1, [r3, #4]
  403228:	f021 0103 	bic.w	r1, r1, #3
  40322c:	4291      	cmp	r1, r2
  40322e:	d902      	bls.n	403236 <_free_r+0xce>
  403230:	689b      	ldr	r3, [r3, #8]
  403232:	4298      	cmp	r0, r3
  403234:	d1f7      	bne.n	403226 <_free_r+0xbe>
  403236:	68da      	ldr	r2, [r3, #12]
  403238:	60ea      	str	r2, [r5, #12]
  40323a:	60ab      	str	r3, [r5, #8]
  40323c:	4640      	mov	r0, r8
  40323e:	6095      	str	r5, [r2, #8]
  403240:	60dd      	str	r5, [r3, #12]
  403242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403246:	f000 be7b 	b.w	403f40 <__malloc_unlock>
  40324a:	07ff      	lsls	r7, r7, #31
  40324c:	4402      	add	r2, r0
  40324e:	d407      	bmi.n	403260 <_free_r+0xf8>
  403250:	f854 3c08 	ldr.w	r3, [r4, #-8]
  403254:	1aed      	subs	r5, r5, r3
  403256:	441a      	add	r2, r3
  403258:	68a8      	ldr	r0, [r5, #8]
  40325a:	68eb      	ldr	r3, [r5, #12]
  40325c:	60c3      	str	r3, [r0, #12]
  40325e:	6098      	str	r0, [r3, #8]
  403260:	4b2b      	ldr	r3, [pc, #172]	; (403310 <_free_r+0x1a8>)
  403262:	681b      	ldr	r3, [r3, #0]
  403264:	f042 0001 	orr.w	r0, r2, #1
  403268:	429a      	cmp	r2, r3
  40326a:	6068      	str	r0, [r5, #4]
  40326c:	608d      	str	r5, [r1, #8]
  40326e:	d3c7      	bcc.n	403200 <_free_r+0x98>
  403270:	4b28      	ldr	r3, [pc, #160]	; (403314 <_free_r+0x1ac>)
  403272:	4640      	mov	r0, r8
  403274:	6819      	ldr	r1, [r3, #0]
  403276:	f7ff ff29 	bl	4030cc <_malloc_trim_r>
  40327a:	e7c1      	b.n	403200 <_free_r+0x98>
  40327c:	1819      	adds	r1, r3, r0
  40327e:	6849      	ldr	r1, [r1, #4]
  403280:	07c9      	lsls	r1, r1, #31
  403282:	d409      	bmi.n	403298 <_free_r+0x130>
  403284:	68d9      	ldr	r1, [r3, #12]
  403286:	689b      	ldr	r3, [r3, #8]
  403288:	4402      	add	r2, r0
  40328a:	f042 0001 	orr.w	r0, r2, #1
  40328e:	60d9      	str	r1, [r3, #12]
  403290:	608b      	str	r3, [r1, #8]
  403292:	6068      	str	r0, [r5, #4]
  403294:	50aa      	str	r2, [r5, r2]
  403296:	e7b3      	b.n	403200 <_free_r+0x98>
  403298:	f042 0301 	orr.w	r3, r2, #1
  40329c:	606b      	str	r3, [r5, #4]
  40329e:	50aa      	str	r2, [r5, r2]
  4032a0:	e7ae      	b.n	403200 <_free_r+0x98>
  4032a2:	2b14      	cmp	r3, #20
  4032a4:	d814      	bhi.n	4032d0 <_free_r+0x168>
  4032a6:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4032aa:	0060      	lsls	r0, r4, #1
  4032ac:	e7b5      	b.n	40321a <_free_r+0xb2>
  4032ae:	684a      	ldr	r2, [r1, #4]
  4032b0:	10a4      	asrs	r4, r4, #2
  4032b2:	2001      	movs	r0, #1
  4032b4:	40a0      	lsls	r0, r4
  4032b6:	4302      	orrs	r2, r0
  4032b8:	604a      	str	r2, [r1, #4]
  4032ba:	461a      	mov	r2, r3
  4032bc:	e7bc      	b.n	403238 <_free_r+0xd0>
  4032be:	f042 0301 	orr.w	r3, r2, #1
  4032c2:	614d      	str	r5, [r1, #20]
  4032c4:	610d      	str	r5, [r1, #16]
  4032c6:	60ec      	str	r4, [r5, #12]
  4032c8:	60ac      	str	r4, [r5, #8]
  4032ca:	606b      	str	r3, [r5, #4]
  4032cc:	50aa      	str	r2, [r5, r2]
  4032ce:	e797      	b.n	403200 <_free_r+0x98>
  4032d0:	2b54      	cmp	r3, #84	; 0x54
  4032d2:	d804      	bhi.n	4032de <_free_r+0x176>
  4032d4:	0b13      	lsrs	r3, r2, #12
  4032d6:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4032da:	0060      	lsls	r0, r4, #1
  4032dc:	e79d      	b.n	40321a <_free_r+0xb2>
  4032de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4032e2:	d804      	bhi.n	4032ee <_free_r+0x186>
  4032e4:	0bd3      	lsrs	r3, r2, #15
  4032e6:	f103 0477 	add.w	r4, r3, #119	; 0x77
  4032ea:	0060      	lsls	r0, r4, #1
  4032ec:	e795      	b.n	40321a <_free_r+0xb2>
  4032ee:	f240 5054 	movw	r0, #1364	; 0x554
  4032f2:	4283      	cmp	r3, r0
  4032f4:	d804      	bhi.n	403300 <_free_r+0x198>
  4032f6:	0c93      	lsrs	r3, r2, #18
  4032f8:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  4032fc:	0060      	lsls	r0, r4, #1
  4032fe:	e78c      	b.n	40321a <_free_r+0xb2>
  403300:	20fc      	movs	r0, #252	; 0xfc
  403302:	247e      	movs	r4, #126	; 0x7e
  403304:	e789      	b.n	40321a <_free_r+0xb2>
  403306:	bf00      	nop
  403308:	20000458 	.word	0x20000458
  40330c:	20000460 	.word	0x20000460
  403310:	20000860 	.word	0x20000860
  403314:	2000090c 	.word	0x2000090c

00403318 <__sfvwrite_r>:
  403318:	6893      	ldr	r3, [r2, #8]
  40331a:	2b00      	cmp	r3, #0
  40331c:	d07a      	beq.n	403414 <__sfvwrite_r+0xfc>
  40331e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403322:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  403326:	f01e 0f08 	tst.w	lr, #8
  40332a:	b083      	sub	sp, #12
  40332c:	460c      	mov	r4, r1
  40332e:	4681      	mov	r9, r0
  403330:	4616      	mov	r6, r2
  403332:	d026      	beq.n	403382 <__sfvwrite_r+0x6a>
  403334:	690b      	ldr	r3, [r1, #16]
  403336:	b323      	cbz	r3, 403382 <__sfvwrite_r+0x6a>
  403338:	f00e 0802 	and.w	r8, lr, #2
  40333c:	fa1f f088 	uxth.w	r0, r8
  403340:	6835      	ldr	r5, [r6, #0]
  403342:	b370      	cbz	r0, 4033a2 <__sfvwrite_r+0x8a>
  403344:	f04f 0a00 	mov.w	sl, #0
  403348:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 40362c <__sfvwrite_r+0x314>
  40334c:	46d0      	mov	r8, sl
  40334e:	45d8      	cmp	r8, fp
  403350:	4643      	mov	r3, r8
  403352:	4652      	mov	r2, sl
  403354:	bf28      	it	cs
  403356:	465b      	movcs	r3, fp
  403358:	4648      	mov	r0, r9
  40335a:	f1b8 0f00 	cmp.w	r8, #0
  40335e:	d053      	beq.n	403408 <__sfvwrite_r+0xf0>
  403360:	69e1      	ldr	r1, [r4, #28]
  403362:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403364:	47b8      	blx	r7
  403366:	2800      	cmp	r0, #0
  403368:	dd73      	ble.n	403452 <__sfvwrite_r+0x13a>
  40336a:	68b3      	ldr	r3, [r6, #8]
  40336c:	1a1b      	subs	r3, r3, r0
  40336e:	4482      	add	sl, r0
  403370:	ebc0 0808 	rsb	r8, r0, r8
  403374:	60b3      	str	r3, [r6, #8]
  403376:	2b00      	cmp	r3, #0
  403378:	d1e9      	bne.n	40334e <__sfvwrite_r+0x36>
  40337a:	2000      	movs	r0, #0
  40337c:	b003      	add	sp, #12
  40337e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403382:	4648      	mov	r0, r9
  403384:	4621      	mov	r1, r4
  403386:	f7ff fc67 	bl	402c58 <__swsetup_r>
  40338a:	2800      	cmp	r0, #0
  40338c:	f040 8145 	bne.w	40361a <__sfvwrite_r+0x302>
  403390:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  403394:	6835      	ldr	r5, [r6, #0]
  403396:	f00e 0802 	and.w	r8, lr, #2
  40339a:	fa1f f088 	uxth.w	r0, r8
  40339e:	2800      	cmp	r0, #0
  4033a0:	d1d0      	bne.n	403344 <__sfvwrite_r+0x2c>
  4033a2:	f01e 0b01 	ands.w	fp, lr, #1
  4033a6:	d15d      	bne.n	403464 <__sfvwrite_r+0x14c>
  4033a8:	46d8      	mov	r8, fp
  4033aa:	f1b8 0f00 	cmp.w	r8, #0
  4033ae:	d025      	beq.n	4033fc <__sfvwrite_r+0xe4>
  4033b0:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4033b4:	68a7      	ldr	r7, [r4, #8]
  4033b6:	d02f      	beq.n	403418 <__sfvwrite_r+0x100>
  4033b8:	45b8      	cmp	r8, r7
  4033ba:	46ba      	mov	sl, r7
  4033bc:	f0c0 80a9 	bcc.w	403512 <__sfvwrite_r+0x1fa>
  4033c0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4033c4:	f040 80b6 	bne.w	403534 <__sfvwrite_r+0x21c>
  4033c8:	6820      	ldr	r0, [r4, #0]
  4033ca:	4652      	mov	r2, sl
  4033cc:	4659      	mov	r1, fp
  4033ce:	f000 fd51 	bl	403e74 <memmove>
  4033d2:	68a0      	ldr	r0, [r4, #8]
  4033d4:	6822      	ldr	r2, [r4, #0]
  4033d6:	1bc0      	subs	r0, r0, r7
  4033d8:	eb02 030a 	add.w	r3, r2, sl
  4033dc:	60a0      	str	r0, [r4, #8]
  4033de:	6023      	str	r3, [r4, #0]
  4033e0:	4640      	mov	r0, r8
  4033e2:	68b3      	ldr	r3, [r6, #8]
  4033e4:	1a1b      	subs	r3, r3, r0
  4033e6:	4483      	add	fp, r0
  4033e8:	ebc0 0808 	rsb	r8, r0, r8
  4033ec:	60b3      	str	r3, [r6, #8]
  4033ee:	2b00      	cmp	r3, #0
  4033f0:	d0c3      	beq.n	40337a <__sfvwrite_r+0x62>
  4033f2:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4033f6:	f1b8 0f00 	cmp.w	r8, #0
  4033fa:	d1d9      	bne.n	4033b0 <__sfvwrite_r+0x98>
  4033fc:	f8d5 b000 	ldr.w	fp, [r5]
  403400:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403404:	3508      	adds	r5, #8
  403406:	e7d0      	b.n	4033aa <__sfvwrite_r+0x92>
  403408:	f8d5 a000 	ldr.w	sl, [r5]
  40340c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  403410:	3508      	adds	r5, #8
  403412:	e79c      	b.n	40334e <__sfvwrite_r+0x36>
  403414:	2000      	movs	r0, #0
  403416:	4770      	bx	lr
  403418:	6820      	ldr	r0, [r4, #0]
  40341a:	6923      	ldr	r3, [r4, #16]
  40341c:	4298      	cmp	r0, r3
  40341e:	d803      	bhi.n	403428 <__sfvwrite_r+0x110>
  403420:	6962      	ldr	r2, [r4, #20]
  403422:	4590      	cmp	r8, r2
  403424:	f080 80b9 	bcs.w	40359a <__sfvwrite_r+0x282>
  403428:	4547      	cmp	r7, r8
  40342a:	bf28      	it	cs
  40342c:	4647      	movcs	r7, r8
  40342e:	463a      	mov	r2, r7
  403430:	4659      	mov	r1, fp
  403432:	f000 fd1f 	bl	403e74 <memmove>
  403436:	68a3      	ldr	r3, [r4, #8]
  403438:	6822      	ldr	r2, [r4, #0]
  40343a:	1bdb      	subs	r3, r3, r7
  40343c:	443a      	add	r2, r7
  40343e:	60a3      	str	r3, [r4, #8]
  403440:	6022      	str	r2, [r4, #0]
  403442:	2b00      	cmp	r3, #0
  403444:	d14a      	bne.n	4034dc <__sfvwrite_r+0x1c4>
  403446:	4648      	mov	r0, r9
  403448:	4621      	mov	r1, r4
  40344a:	f7ff fd21 	bl	402e90 <_fflush_r>
  40344e:	2800      	cmp	r0, #0
  403450:	d044      	beq.n	4034dc <__sfvwrite_r+0x1c4>
  403452:	89a3      	ldrh	r3, [r4, #12]
  403454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403458:	f04f 30ff 	mov.w	r0, #4294967295
  40345c:	81a3      	strh	r3, [r4, #12]
  40345e:	b003      	add	sp, #12
  403460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403464:	4680      	mov	r8, r0
  403466:	9000      	str	r0, [sp, #0]
  403468:	4683      	mov	fp, r0
  40346a:	4682      	mov	sl, r0
  40346c:	f1ba 0f00 	cmp.w	sl, #0
  403470:	d02c      	beq.n	4034cc <__sfvwrite_r+0x1b4>
  403472:	9b00      	ldr	r3, [sp, #0]
  403474:	2b00      	cmp	r3, #0
  403476:	d050      	beq.n	40351a <__sfvwrite_r+0x202>
  403478:	6820      	ldr	r0, [r4, #0]
  40347a:	6921      	ldr	r1, [r4, #16]
  40347c:	f8d4 e008 	ldr.w	lr, [r4, #8]
  403480:	6962      	ldr	r2, [r4, #20]
  403482:	45d0      	cmp	r8, sl
  403484:	4643      	mov	r3, r8
  403486:	bf28      	it	cs
  403488:	4653      	movcs	r3, sl
  40348a:	4288      	cmp	r0, r1
  40348c:	461f      	mov	r7, r3
  40348e:	d904      	bls.n	40349a <__sfvwrite_r+0x182>
  403490:	eb0e 0c02 	add.w	ip, lr, r2
  403494:	4563      	cmp	r3, ip
  403496:	f300 8092 	bgt.w	4035be <__sfvwrite_r+0x2a6>
  40349a:	4293      	cmp	r3, r2
  40349c:	db20      	blt.n	4034e0 <__sfvwrite_r+0x1c8>
  40349e:	4613      	mov	r3, r2
  4034a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4034a2:	69e1      	ldr	r1, [r4, #28]
  4034a4:	4648      	mov	r0, r9
  4034a6:	465a      	mov	r2, fp
  4034a8:	47b8      	blx	r7
  4034aa:	1e07      	subs	r7, r0, #0
  4034ac:	ddd1      	ble.n	403452 <__sfvwrite_r+0x13a>
  4034ae:	ebb8 0807 	subs.w	r8, r8, r7
  4034b2:	d025      	beq.n	403500 <__sfvwrite_r+0x1e8>
  4034b4:	68b3      	ldr	r3, [r6, #8]
  4034b6:	1bdb      	subs	r3, r3, r7
  4034b8:	44bb      	add	fp, r7
  4034ba:	ebc7 0a0a 	rsb	sl, r7, sl
  4034be:	60b3      	str	r3, [r6, #8]
  4034c0:	2b00      	cmp	r3, #0
  4034c2:	f43f af5a 	beq.w	40337a <__sfvwrite_r+0x62>
  4034c6:	f1ba 0f00 	cmp.w	sl, #0
  4034ca:	d1d2      	bne.n	403472 <__sfvwrite_r+0x15a>
  4034cc:	2300      	movs	r3, #0
  4034ce:	f8d5 b000 	ldr.w	fp, [r5]
  4034d2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  4034d6:	9300      	str	r3, [sp, #0]
  4034d8:	3508      	adds	r5, #8
  4034da:	e7c7      	b.n	40346c <__sfvwrite_r+0x154>
  4034dc:	4638      	mov	r0, r7
  4034de:	e780      	b.n	4033e2 <__sfvwrite_r+0xca>
  4034e0:	461a      	mov	r2, r3
  4034e2:	4659      	mov	r1, fp
  4034e4:	9301      	str	r3, [sp, #4]
  4034e6:	f000 fcc5 	bl	403e74 <memmove>
  4034ea:	68a2      	ldr	r2, [r4, #8]
  4034ec:	6821      	ldr	r1, [r4, #0]
  4034ee:	9b01      	ldr	r3, [sp, #4]
  4034f0:	ebb8 0807 	subs.w	r8, r8, r7
  4034f4:	eba2 0203 	sub.w	r2, r2, r3
  4034f8:	440b      	add	r3, r1
  4034fa:	60a2      	str	r2, [r4, #8]
  4034fc:	6023      	str	r3, [r4, #0]
  4034fe:	d1d9      	bne.n	4034b4 <__sfvwrite_r+0x19c>
  403500:	4648      	mov	r0, r9
  403502:	4621      	mov	r1, r4
  403504:	f7ff fcc4 	bl	402e90 <_fflush_r>
  403508:	2800      	cmp	r0, #0
  40350a:	d1a2      	bne.n	403452 <__sfvwrite_r+0x13a>
  40350c:	f8cd 8000 	str.w	r8, [sp]
  403510:	e7d0      	b.n	4034b4 <__sfvwrite_r+0x19c>
  403512:	6820      	ldr	r0, [r4, #0]
  403514:	4647      	mov	r7, r8
  403516:	46c2      	mov	sl, r8
  403518:	e757      	b.n	4033ca <__sfvwrite_r+0xb2>
  40351a:	4658      	mov	r0, fp
  40351c:	210a      	movs	r1, #10
  40351e:	4652      	mov	r2, sl
  403520:	f000 fbc4 	bl	403cac <memchr>
  403524:	2800      	cmp	r0, #0
  403526:	d073      	beq.n	403610 <__sfvwrite_r+0x2f8>
  403528:	3001      	adds	r0, #1
  40352a:	2301      	movs	r3, #1
  40352c:	ebcb 0800 	rsb	r8, fp, r0
  403530:	9300      	str	r3, [sp, #0]
  403532:	e7a1      	b.n	403478 <__sfvwrite_r+0x160>
  403534:	6967      	ldr	r7, [r4, #20]
  403536:	6921      	ldr	r1, [r4, #16]
  403538:	6823      	ldr	r3, [r4, #0]
  40353a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40353e:	1a5b      	subs	r3, r3, r1
  403540:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  403544:	1c58      	adds	r0, r3, #1
  403546:	107f      	asrs	r7, r7, #1
  403548:	4440      	add	r0, r8
  40354a:	4287      	cmp	r7, r0
  40354c:	463a      	mov	r2, r7
  40354e:	bf3c      	itt	cc
  403550:	4607      	movcc	r7, r0
  403552:	463a      	movcc	r2, r7
  403554:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  403558:	9300      	str	r3, [sp, #0]
  40355a:	d046      	beq.n	4035ea <__sfvwrite_r+0x2d2>
  40355c:	4611      	mov	r1, r2
  40355e:	4648      	mov	r0, r9
  403560:	f000 f912 	bl	403788 <_malloc_r>
  403564:	9b00      	ldr	r3, [sp, #0]
  403566:	4682      	mov	sl, r0
  403568:	2800      	cmp	r0, #0
  40356a:	d059      	beq.n	403620 <__sfvwrite_r+0x308>
  40356c:	461a      	mov	r2, r3
  40356e:	6921      	ldr	r1, [r4, #16]
  403570:	9300      	str	r3, [sp, #0]
  403572:	f000 fbe5 	bl	403d40 <memcpy>
  403576:	89a2      	ldrh	r2, [r4, #12]
  403578:	9b00      	ldr	r3, [sp, #0]
  40357a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40357e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  403582:	81a2      	strh	r2, [r4, #12]
  403584:	eb0a 0003 	add.w	r0, sl, r3
  403588:	1afb      	subs	r3, r7, r3
  40358a:	f8c4 a010 	str.w	sl, [r4, #16]
  40358e:	6167      	str	r7, [r4, #20]
  403590:	6020      	str	r0, [r4, #0]
  403592:	60a3      	str	r3, [r4, #8]
  403594:	4647      	mov	r7, r8
  403596:	46c2      	mov	sl, r8
  403598:	e717      	b.n	4033ca <__sfvwrite_r+0xb2>
  40359a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40359e:	4543      	cmp	r3, r8
  4035a0:	bf28      	it	cs
  4035a2:	4643      	movcs	r3, r8
  4035a4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4035a6:	fb93 f3f2 	sdiv	r3, r3, r2
  4035aa:	4648      	mov	r0, r9
  4035ac:	fb03 f302 	mul.w	r3, r3, r2
  4035b0:	69e1      	ldr	r1, [r4, #28]
  4035b2:	465a      	mov	r2, fp
  4035b4:	47b8      	blx	r7
  4035b6:	2800      	cmp	r0, #0
  4035b8:	f73f af13 	bgt.w	4033e2 <__sfvwrite_r+0xca>
  4035bc:	e749      	b.n	403452 <__sfvwrite_r+0x13a>
  4035be:	4662      	mov	r2, ip
  4035c0:	4659      	mov	r1, fp
  4035c2:	f8cd c004 	str.w	ip, [sp, #4]
  4035c6:	f000 fc55 	bl	403e74 <memmove>
  4035ca:	6823      	ldr	r3, [r4, #0]
  4035cc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4035d0:	4463      	add	r3, ip
  4035d2:	6023      	str	r3, [r4, #0]
  4035d4:	4648      	mov	r0, r9
  4035d6:	4621      	mov	r1, r4
  4035d8:	f7ff fc5a 	bl	402e90 <_fflush_r>
  4035dc:	f8dd c004 	ldr.w	ip, [sp, #4]
  4035e0:	2800      	cmp	r0, #0
  4035e2:	f47f af36 	bne.w	403452 <__sfvwrite_r+0x13a>
  4035e6:	4667      	mov	r7, ip
  4035e8:	e761      	b.n	4034ae <__sfvwrite_r+0x196>
  4035ea:	4648      	mov	r0, r9
  4035ec:	f000 fcaa 	bl	403f44 <_realloc_r>
  4035f0:	9b00      	ldr	r3, [sp, #0]
  4035f2:	4682      	mov	sl, r0
  4035f4:	2800      	cmp	r0, #0
  4035f6:	d1c5      	bne.n	403584 <__sfvwrite_r+0x26c>
  4035f8:	4648      	mov	r0, r9
  4035fa:	6921      	ldr	r1, [r4, #16]
  4035fc:	f7ff fdb4 	bl	403168 <_free_r>
  403600:	89a3      	ldrh	r3, [r4, #12]
  403602:	220c      	movs	r2, #12
  403604:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  403608:	b29b      	uxth	r3, r3
  40360a:	f8c9 2000 	str.w	r2, [r9]
  40360e:	e721      	b.n	403454 <__sfvwrite_r+0x13c>
  403610:	2301      	movs	r3, #1
  403612:	f10a 0801 	add.w	r8, sl, #1
  403616:	9300      	str	r3, [sp, #0]
  403618:	e72e      	b.n	403478 <__sfvwrite_r+0x160>
  40361a:	f04f 30ff 	mov.w	r0, #4294967295
  40361e:	e6ad      	b.n	40337c <__sfvwrite_r+0x64>
  403620:	230c      	movs	r3, #12
  403622:	f8c9 3000 	str.w	r3, [r9]
  403626:	89a3      	ldrh	r3, [r4, #12]
  403628:	e714      	b.n	403454 <__sfvwrite_r+0x13c>
  40362a:	bf00      	nop
  40362c:	7ffffc00 	.word	0x7ffffc00

00403630 <_fwalk_reent>:
  403630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403634:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403638:	d01f      	beq.n	40367a <_fwalk_reent+0x4a>
  40363a:	4688      	mov	r8, r1
  40363c:	4606      	mov	r6, r0
  40363e:	f04f 0900 	mov.w	r9, #0
  403642:	687d      	ldr	r5, [r7, #4]
  403644:	68bc      	ldr	r4, [r7, #8]
  403646:	3d01      	subs	r5, #1
  403648:	d411      	bmi.n	40366e <_fwalk_reent+0x3e>
  40364a:	89a3      	ldrh	r3, [r4, #12]
  40364c:	2b01      	cmp	r3, #1
  40364e:	f105 35ff 	add.w	r5, r5, #4294967295
  403652:	d908      	bls.n	403666 <_fwalk_reent+0x36>
  403654:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403658:	3301      	adds	r3, #1
  40365a:	4621      	mov	r1, r4
  40365c:	4630      	mov	r0, r6
  40365e:	d002      	beq.n	403666 <_fwalk_reent+0x36>
  403660:	47c0      	blx	r8
  403662:	ea49 0900 	orr.w	r9, r9, r0
  403666:	1c6b      	adds	r3, r5, #1
  403668:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40366c:	d1ed      	bne.n	40364a <_fwalk_reent+0x1a>
  40366e:	683f      	ldr	r7, [r7, #0]
  403670:	2f00      	cmp	r7, #0
  403672:	d1e6      	bne.n	403642 <_fwalk_reent+0x12>
  403674:	4648      	mov	r0, r9
  403676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40367a:	46b9      	mov	r9, r7
  40367c:	4648      	mov	r0, r9
  40367e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403682:	bf00      	nop

00403684 <__locale_charset>:
  403684:	4800      	ldr	r0, [pc, #0]	; (403688 <__locale_charset+0x4>)
  403686:	4770      	bx	lr
  403688:	20000434 	.word	0x20000434

0040368c <__locale_mb_cur_max>:
  40368c:	4b01      	ldr	r3, [pc, #4]	; (403694 <__locale_mb_cur_max+0x8>)
  40368e:	6818      	ldr	r0, [r3, #0]
  403690:	4770      	bx	lr
  403692:	bf00      	nop
  403694:	20000454 	.word	0x20000454

00403698 <__smakebuf_r>:
  403698:	898b      	ldrh	r3, [r1, #12]
  40369a:	b29a      	uxth	r2, r3
  40369c:	f012 0f02 	tst.w	r2, #2
  4036a0:	d13c      	bne.n	40371c <__smakebuf_r+0x84>
  4036a2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036a4:	460c      	mov	r4, r1
  4036a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036aa:	2900      	cmp	r1, #0
  4036ac:	b091      	sub	sp, #68	; 0x44
  4036ae:	4605      	mov	r5, r0
  4036b0:	db19      	blt.n	4036e6 <__smakebuf_r+0x4e>
  4036b2:	aa01      	add	r2, sp, #4
  4036b4:	f000 ffd6 	bl	404664 <_fstat_r>
  4036b8:	2800      	cmp	r0, #0
  4036ba:	db12      	blt.n	4036e2 <__smakebuf_r+0x4a>
  4036bc:	9b02      	ldr	r3, [sp, #8]
  4036be:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4036c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  4036c6:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  4036ca:	fab7 f787 	clz	r7, r7
  4036ce:	ea4f 1757 	mov.w	r7, r7, lsr #5
  4036d2:	d02a      	beq.n	40372a <__smakebuf_r+0x92>
  4036d4:	89a3      	ldrh	r3, [r4, #12]
  4036d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4036da:	81a3      	strh	r3, [r4, #12]
  4036dc:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4036e0:	e00b      	b.n	4036fa <__smakebuf_r+0x62>
  4036e2:	89a3      	ldrh	r3, [r4, #12]
  4036e4:	b29a      	uxth	r2, r3
  4036e6:	f012 0f80 	tst.w	r2, #128	; 0x80
  4036ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4036ee:	81a3      	strh	r3, [r4, #12]
  4036f0:	bf0c      	ite	eq
  4036f2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  4036f6:	2640      	movne	r6, #64	; 0x40
  4036f8:	2700      	movs	r7, #0
  4036fa:	4628      	mov	r0, r5
  4036fc:	4631      	mov	r1, r6
  4036fe:	f000 f843 	bl	403788 <_malloc_r>
  403702:	89a3      	ldrh	r3, [r4, #12]
  403704:	b340      	cbz	r0, 403758 <__smakebuf_r+0xc0>
  403706:	4a1a      	ldr	r2, [pc, #104]	; (403770 <__smakebuf_r+0xd8>)
  403708:	63ea      	str	r2, [r5, #60]	; 0x3c
  40370a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40370e:	81a3      	strh	r3, [r4, #12]
  403710:	6020      	str	r0, [r4, #0]
  403712:	6120      	str	r0, [r4, #16]
  403714:	6166      	str	r6, [r4, #20]
  403716:	b99f      	cbnz	r7, 403740 <__smakebuf_r+0xa8>
  403718:	b011      	add	sp, #68	; 0x44
  40371a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40371c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  403720:	2201      	movs	r2, #1
  403722:	600b      	str	r3, [r1, #0]
  403724:	610b      	str	r3, [r1, #16]
  403726:	614a      	str	r2, [r1, #20]
  403728:	4770      	bx	lr
  40372a:	4b12      	ldr	r3, [pc, #72]	; (403774 <__smakebuf_r+0xdc>)
  40372c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  40372e:	429a      	cmp	r2, r3
  403730:	d1d0      	bne.n	4036d4 <__smakebuf_r+0x3c>
  403732:	89a3      	ldrh	r3, [r4, #12]
  403734:	f44f 6680 	mov.w	r6, #1024	; 0x400
  403738:	4333      	orrs	r3, r6
  40373a:	81a3      	strh	r3, [r4, #12]
  40373c:	64e6      	str	r6, [r4, #76]	; 0x4c
  40373e:	e7dc      	b.n	4036fa <__smakebuf_r+0x62>
  403740:	4628      	mov	r0, r5
  403742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403746:	f000 ffa1 	bl	40468c <_isatty_r>
  40374a:	2800      	cmp	r0, #0
  40374c:	d0e4      	beq.n	403718 <__smakebuf_r+0x80>
  40374e:	89a3      	ldrh	r3, [r4, #12]
  403750:	f043 0301 	orr.w	r3, r3, #1
  403754:	81a3      	strh	r3, [r4, #12]
  403756:	e7df      	b.n	403718 <__smakebuf_r+0x80>
  403758:	059a      	lsls	r2, r3, #22
  40375a:	d4dd      	bmi.n	403718 <__smakebuf_r+0x80>
  40375c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403760:	f043 0302 	orr.w	r3, r3, #2
  403764:	2101      	movs	r1, #1
  403766:	81a3      	strh	r3, [r4, #12]
  403768:	6022      	str	r2, [r4, #0]
  40376a:	6122      	str	r2, [r4, #16]
  40376c:	6161      	str	r1, [r4, #20]
  40376e:	e7d3      	b.n	403718 <__smakebuf_r+0x80>
  403770:	00402ebd 	.word	0x00402ebd
  403774:	004043b1 	.word	0x004043b1

00403778 <malloc>:
  403778:	4b02      	ldr	r3, [pc, #8]	; (403784 <malloc+0xc>)
  40377a:	4601      	mov	r1, r0
  40377c:	6818      	ldr	r0, [r3, #0]
  40377e:	f000 b803 	b.w	403788 <_malloc_r>
  403782:	bf00      	nop
  403784:	20000430 	.word	0x20000430

00403788 <_malloc_r>:
  403788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40378c:	f101 050b 	add.w	r5, r1, #11
  403790:	2d16      	cmp	r5, #22
  403792:	b083      	sub	sp, #12
  403794:	4606      	mov	r6, r0
  403796:	d927      	bls.n	4037e8 <_malloc_r+0x60>
  403798:	f035 0507 	bics.w	r5, r5, #7
  40379c:	f100 80b6 	bmi.w	40390c <_malloc_r+0x184>
  4037a0:	42a9      	cmp	r1, r5
  4037a2:	f200 80b3 	bhi.w	40390c <_malloc_r+0x184>
  4037a6:	f000 fbc9 	bl	403f3c <__malloc_lock>
  4037aa:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4037ae:	d222      	bcs.n	4037f6 <_malloc_r+0x6e>
  4037b0:	4fc2      	ldr	r7, [pc, #776]	; (403abc <_malloc_r+0x334>)
  4037b2:	08e8      	lsrs	r0, r5, #3
  4037b4:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4037b8:	68dc      	ldr	r4, [r3, #12]
  4037ba:	429c      	cmp	r4, r3
  4037bc:	f000 81c8 	beq.w	403b50 <_malloc_r+0x3c8>
  4037c0:	6863      	ldr	r3, [r4, #4]
  4037c2:	68e1      	ldr	r1, [r4, #12]
  4037c4:	68a5      	ldr	r5, [r4, #8]
  4037c6:	f023 0303 	bic.w	r3, r3, #3
  4037ca:	4423      	add	r3, r4
  4037cc:	4630      	mov	r0, r6
  4037ce:	685a      	ldr	r2, [r3, #4]
  4037d0:	60e9      	str	r1, [r5, #12]
  4037d2:	f042 0201 	orr.w	r2, r2, #1
  4037d6:	608d      	str	r5, [r1, #8]
  4037d8:	605a      	str	r2, [r3, #4]
  4037da:	f000 fbb1 	bl	403f40 <__malloc_unlock>
  4037de:	3408      	adds	r4, #8
  4037e0:	4620      	mov	r0, r4
  4037e2:	b003      	add	sp, #12
  4037e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037e8:	2910      	cmp	r1, #16
  4037ea:	f200 808f 	bhi.w	40390c <_malloc_r+0x184>
  4037ee:	f000 fba5 	bl	403f3c <__malloc_lock>
  4037f2:	2510      	movs	r5, #16
  4037f4:	e7dc      	b.n	4037b0 <_malloc_r+0x28>
  4037f6:	0a68      	lsrs	r0, r5, #9
  4037f8:	f000 808f 	beq.w	40391a <_malloc_r+0x192>
  4037fc:	2804      	cmp	r0, #4
  4037fe:	f200 8154 	bhi.w	403aaa <_malloc_r+0x322>
  403802:	09a8      	lsrs	r0, r5, #6
  403804:	3038      	adds	r0, #56	; 0x38
  403806:	0041      	lsls	r1, r0, #1
  403808:	4fac      	ldr	r7, [pc, #688]	; (403abc <_malloc_r+0x334>)
  40380a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40380e:	68cc      	ldr	r4, [r1, #12]
  403810:	42a1      	cmp	r1, r4
  403812:	d106      	bne.n	403822 <_malloc_r+0x9a>
  403814:	e00c      	b.n	403830 <_malloc_r+0xa8>
  403816:	2a00      	cmp	r2, #0
  403818:	f280 8082 	bge.w	403920 <_malloc_r+0x198>
  40381c:	68e4      	ldr	r4, [r4, #12]
  40381e:	42a1      	cmp	r1, r4
  403820:	d006      	beq.n	403830 <_malloc_r+0xa8>
  403822:	6863      	ldr	r3, [r4, #4]
  403824:	f023 0303 	bic.w	r3, r3, #3
  403828:	1b5a      	subs	r2, r3, r5
  40382a:	2a0f      	cmp	r2, #15
  40382c:	ddf3      	ble.n	403816 <_malloc_r+0x8e>
  40382e:	3801      	subs	r0, #1
  403830:	3001      	adds	r0, #1
  403832:	49a2      	ldr	r1, [pc, #648]	; (403abc <_malloc_r+0x334>)
  403834:	693c      	ldr	r4, [r7, #16]
  403836:	f101 0e08 	add.w	lr, r1, #8
  40383a:	4574      	cmp	r4, lr
  40383c:	f000 817d 	beq.w	403b3a <_malloc_r+0x3b2>
  403840:	6863      	ldr	r3, [r4, #4]
  403842:	f023 0303 	bic.w	r3, r3, #3
  403846:	1b5a      	subs	r2, r3, r5
  403848:	2a0f      	cmp	r2, #15
  40384a:	f300 8163 	bgt.w	403b14 <_malloc_r+0x38c>
  40384e:	2a00      	cmp	r2, #0
  403850:	f8c1 e014 	str.w	lr, [r1, #20]
  403854:	f8c1 e010 	str.w	lr, [r1, #16]
  403858:	da73      	bge.n	403942 <_malloc_r+0x1ba>
  40385a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40385e:	f080 8139 	bcs.w	403ad4 <_malloc_r+0x34c>
  403862:	08db      	lsrs	r3, r3, #3
  403864:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  403868:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  40386c:	684a      	ldr	r2, [r1, #4]
  40386e:	f8d8 9008 	ldr.w	r9, [r8, #8]
  403872:	f8c4 9008 	str.w	r9, [r4, #8]
  403876:	2301      	movs	r3, #1
  403878:	fa03 f30c 	lsl.w	r3, r3, ip
  40387c:	4313      	orrs	r3, r2
  40387e:	f8c4 800c 	str.w	r8, [r4, #12]
  403882:	604b      	str	r3, [r1, #4]
  403884:	f8c8 4008 	str.w	r4, [r8, #8]
  403888:	f8c9 400c 	str.w	r4, [r9, #12]
  40388c:	1082      	asrs	r2, r0, #2
  40388e:	2401      	movs	r4, #1
  403890:	4094      	lsls	r4, r2
  403892:	429c      	cmp	r4, r3
  403894:	d862      	bhi.n	40395c <_malloc_r+0x1d4>
  403896:	4223      	tst	r3, r4
  403898:	d106      	bne.n	4038a8 <_malloc_r+0x120>
  40389a:	f020 0003 	bic.w	r0, r0, #3
  40389e:	0064      	lsls	r4, r4, #1
  4038a0:	4223      	tst	r3, r4
  4038a2:	f100 0004 	add.w	r0, r0, #4
  4038a6:	d0fa      	beq.n	40389e <_malloc_r+0x116>
  4038a8:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4038ac:	46c4      	mov	ip, r8
  4038ae:	4681      	mov	r9, r0
  4038b0:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4038b4:	459c      	cmp	ip, r3
  4038b6:	d107      	bne.n	4038c8 <_malloc_r+0x140>
  4038b8:	e141      	b.n	403b3e <_malloc_r+0x3b6>
  4038ba:	2900      	cmp	r1, #0
  4038bc:	f280 8151 	bge.w	403b62 <_malloc_r+0x3da>
  4038c0:	68db      	ldr	r3, [r3, #12]
  4038c2:	459c      	cmp	ip, r3
  4038c4:	f000 813b 	beq.w	403b3e <_malloc_r+0x3b6>
  4038c8:	685a      	ldr	r2, [r3, #4]
  4038ca:	f022 0203 	bic.w	r2, r2, #3
  4038ce:	1b51      	subs	r1, r2, r5
  4038d0:	290f      	cmp	r1, #15
  4038d2:	ddf2      	ble.n	4038ba <_malloc_r+0x132>
  4038d4:	461c      	mov	r4, r3
  4038d6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4038da:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4038de:	195a      	adds	r2, r3, r5
  4038e0:	f045 0901 	orr.w	r9, r5, #1
  4038e4:	f041 0501 	orr.w	r5, r1, #1
  4038e8:	f8c3 9004 	str.w	r9, [r3, #4]
  4038ec:	4630      	mov	r0, r6
  4038ee:	f8c8 c00c 	str.w	ip, [r8, #12]
  4038f2:	f8cc 8008 	str.w	r8, [ip, #8]
  4038f6:	617a      	str	r2, [r7, #20]
  4038f8:	613a      	str	r2, [r7, #16]
  4038fa:	f8c2 e00c 	str.w	lr, [r2, #12]
  4038fe:	f8c2 e008 	str.w	lr, [r2, #8]
  403902:	6055      	str	r5, [r2, #4]
  403904:	5051      	str	r1, [r2, r1]
  403906:	f000 fb1b 	bl	403f40 <__malloc_unlock>
  40390a:	e769      	b.n	4037e0 <_malloc_r+0x58>
  40390c:	2400      	movs	r4, #0
  40390e:	230c      	movs	r3, #12
  403910:	4620      	mov	r0, r4
  403912:	6033      	str	r3, [r6, #0]
  403914:	b003      	add	sp, #12
  403916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40391a:	217e      	movs	r1, #126	; 0x7e
  40391c:	203f      	movs	r0, #63	; 0x3f
  40391e:	e773      	b.n	403808 <_malloc_r+0x80>
  403920:	4423      	add	r3, r4
  403922:	68e1      	ldr	r1, [r4, #12]
  403924:	685a      	ldr	r2, [r3, #4]
  403926:	68a5      	ldr	r5, [r4, #8]
  403928:	f042 0201 	orr.w	r2, r2, #1
  40392c:	60e9      	str	r1, [r5, #12]
  40392e:	4630      	mov	r0, r6
  403930:	608d      	str	r5, [r1, #8]
  403932:	605a      	str	r2, [r3, #4]
  403934:	f000 fb04 	bl	403f40 <__malloc_unlock>
  403938:	3408      	adds	r4, #8
  40393a:	4620      	mov	r0, r4
  40393c:	b003      	add	sp, #12
  40393e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403942:	4423      	add	r3, r4
  403944:	4630      	mov	r0, r6
  403946:	685a      	ldr	r2, [r3, #4]
  403948:	f042 0201 	orr.w	r2, r2, #1
  40394c:	605a      	str	r2, [r3, #4]
  40394e:	f000 faf7 	bl	403f40 <__malloc_unlock>
  403952:	3408      	adds	r4, #8
  403954:	4620      	mov	r0, r4
  403956:	b003      	add	sp, #12
  403958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40395c:	68bc      	ldr	r4, [r7, #8]
  40395e:	6863      	ldr	r3, [r4, #4]
  403960:	f023 0803 	bic.w	r8, r3, #3
  403964:	4545      	cmp	r5, r8
  403966:	d804      	bhi.n	403972 <_malloc_r+0x1ea>
  403968:	ebc5 0308 	rsb	r3, r5, r8
  40396c:	2b0f      	cmp	r3, #15
  40396e:	f300 808c 	bgt.w	403a8a <_malloc_r+0x302>
  403972:	4b53      	ldr	r3, [pc, #332]	; (403ac0 <_malloc_r+0x338>)
  403974:	f8df a158 	ldr.w	sl, [pc, #344]	; 403ad0 <_malloc_r+0x348>
  403978:	681a      	ldr	r2, [r3, #0]
  40397a:	f8da 3000 	ldr.w	r3, [sl]
  40397e:	3301      	adds	r3, #1
  403980:	442a      	add	r2, r5
  403982:	eb04 0b08 	add.w	fp, r4, r8
  403986:	f000 8150 	beq.w	403c2a <_malloc_r+0x4a2>
  40398a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40398e:	320f      	adds	r2, #15
  403990:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  403994:	f022 020f 	bic.w	r2, r2, #15
  403998:	4611      	mov	r1, r2
  40399a:	4630      	mov	r0, r6
  40399c:	9201      	str	r2, [sp, #4]
  40399e:	f000 fcc7 	bl	404330 <_sbrk_r>
  4039a2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4039a6:	4681      	mov	r9, r0
  4039a8:	9a01      	ldr	r2, [sp, #4]
  4039aa:	f000 8147 	beq.w	403c3c <_malloc_r+0x4b4>
  4039ae:	4583      	cmp	fp, r0
  4039b0:	f200 80ee 	bhi.w	403b90 <_malloc_r+0x408>
  4039b4:	4b43      	ldr	r3, [pc, #268]	; (403ac4 <_malloc_r+0x33c>)
  4039b6:	6819      	ldr	r1, [r3, #0]
  4039b8:	45cb      	cmp	fp, r9
  4039ba:	4411      	add	r1, r2
  4039bc:	6019      	str	r1, [r3, #0]
  4039be:	f000 8142 	beq.w	403c46 <_malloc_r+0x4be>
  4039c2:	f8da 0000 	ldr.w	r0, [sl]
  4039c6:	f8df e108 	ldr.w	lr, [pc, #264]	; 403ad0 <_malloc_r+0x348>
  4039ca:	3001      	adds	r0, #1
  4039cc:	bf1b      	ittet	ne
  4039ce:	ebcb 0b09 	rsbne	fp, fp, r9
  4039d2:	4459      	addne	r1, fp
  4039d4:	f8ce 9000 	streq.w	r9, [lr]
  4039d8:	6019      	strne	r1, [r3, #0]
  4039da:	f019 0107 	ands.w	r1, r9, #7
  4039de:	f000 8107 	beq.w	403bf0 <_malloc_r+0x468>
  4039e2:	f1c1 0008 	rsb	r0, r1, #8
  4039e6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4039ea:	4481      	add	r9, r0
  4039ec:	3108      	adds	r1, #8
  4039ee:	444a      	add	r2, r9
  4039f0:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4039f4:	ebc2 0a01 	rsb	sl, r2, r1
  4039f8:	4651      	mov	r1, sl
  4039fa:	4630      	mov	r0, r6
  4039fc:	9301      	str	r3, [sp, #4]
  4039fe:	f000 fc97 	bl	404330 <_sbrk_r>
  403a02:	1c43      	adds	r3, r0, #1
  403a04:	9b01      	ldr	r3, [sp, #4]
  403a06:	f000 812c 	beq.w	403c62 <_malloc_r+0x4da>
  403a0a:	ebc9 0200 	rsb	r2, r9, r0
  403a0e:	4452      	add	r2, sl
  403a10:	f042 0201 	orr.w	r2, r2, #1
  403a14:	6819      	ldr	r1, [r3, #0]
  403a16:	f8c7 9008 	str.w	r9, [r7, #8]
  403a1a:	4451      	add	r1, sl
  403a1c:	42bc      	cmp	r4, r7
  403a1e:	f8c9 2004 	str.w	r2, [r9, #4]
  403a22:	6019      	str	r1, [r3, #0]
  403a24:	f8df a09c 	ldr.w	sl, [pc, #156]	; 403ac4 <_malloc_r+0x33c>
  403a28:	d016      	beq.n	403a58 <_malloc_r+0x2d0>
  403a2a:	f1b8 0f0f 	cmp.w	r8, #15
  403a2e:	f240 80ee 	bls.w	403c0e <_malloc_r+0x486>
  403a32:	6862      	ldr	r2, [r4, #4]
  403a34:	f1a8 030c 	sub.w	r3, r8, #12
  403a38:	f023 0307 	bic.w	r3, r3, #7
  403a3c:	18e0      	adds	r0, r4, r3
  403a3e:	f002 0201 	and.w	r2, r2, #1
  403a42:	f04f 0e05 	mov.w	lr, #5
  403a46:	431a      	orrs	r2, r3
  403a48:	2b0f      	cmp	r3, #15
  403a4a:	6062      	str	r2, [r4, #4]
  403a4c:	f8c0 e004 	str.w	lr, [r0, #4]
  403a50:	f8c0 e008 	str.w	lr, [r0, #8]
  403a54:	f200 8109 	bhi.w	403c6a <_malloc_r+0x4e2>
  403a58:	4b1b      	ldr	r3, [pc, #108]	; (403ac8 <_malloc_r+0x340>)
  403a5a:	68bc      	ldr	r4, [r7, #8]
  403a5c:	681a      	ldr	r2, [r3, #0]
  403a5e:	4291      	cmp	r1, r2
  403a60:	bf88      	it	hi
  403a62:	6019      	strhi	r1, [r3, #0]
  403a64:	4b19      	ldr	r3, [pc, #100]	; (403acc <_malloc_r+0x344>)
  403a66:	681a      	ldr	r2, [r3, #0]
  403a68:	4291      	cmp	r1, r2
  403a6a:	6862      	ldr	r2, [r4, #4]
  403a6c:	bf88      	it	hi
  403a6e:	6019      	strhi	r1, [r3, #0]
  403a70:	f022 0203 	bic.w	r2, r2, #3
  403a74:	4295      	cmp	r5, r2
  403a76:	eba2 0305 	sub.w	r3, r2, r5
  403a7a:	d801      	bhi.n	403a80 <_malloc_r+0x2f8>
  403a7c:	2b0f      	cmp	r3, #15
  403a7e:	dc04      	bgt.n	403a8a <_malloc_r+0x302>
  403a80:	4630      	mov	r0, r6
  403a82:	f000 fa5d 	bl	403f40 <__malloc_unlock>
  403a86:	2400      	movs	r4, #0
  403a88:	e6aa      	b.n	4037e0 <_malloc_r+0x58>
  403a8a:	1962      	adds	r2, r4, r5
  403a8c:	f043 0301 	orr.w	r3, r3, #1
  403a90:	f045 0501 	orr.w	r5, r5, #1
  403a94:	6065      	str	r5, [r4, #4]
  403a96:	4630      	mov	r0, r6
  403a98:	60ba      	str	r2, [r7, #8]
  403a9a:	6053      	str	r3, [r2, #4]
  403a9c:	f000 fa50 	bl	403f40 <__malloc_unlock>
  403aa0:	3408      	adds	r4, #8
  403aa2:	4620      	mov	r0, r4
  403aa4:	b003      	add	sp, #12
  403aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403aaa:	2814      	cmp	r0, #20
  403aac:	d968      	bls.n	403b80 <_malloc_r+0x3f8>
  403aae:	2854      	cmp	r0, #84	; 0x54
  403ab0:	f200 8097 	bhi.w	403be2 <_malloc_r+0x45a>
  403ab4:	0b28      	lsrs	r0, r5, #12
  403ab6:	306e      	adds	r0, #110	; 0x6e
  403ab8:	0041      	lsls	r1, r0, #1
  403aba:	e6a5      	b.n	403808 <_malloc_r+0x80>
  403abc:	20000458 	.word	0x20000458
  403ac0:	2000090c 	.word	0x2000090c
  403ac4:	20000910 	.word	0x20000910
  403ac8:	20000908 	.word	0x20000908
  403acc:	20000904 	.word	0x20000904
  403ad0:	20000864 	.word	0x20000864
  403ad4:	0a5a      	lsrs	r2, r3, #9
  403ad6:	2a04      	cmp	r2, #4
  403ad8:	d955      	bls.n	403b86 <_malloc_r+0x3fe>
  403ada:	2a14      	cmp	r2, #20
  403adc:	f200 80a7 	bhi.w	403c2e <_malloc_r+0x4a6>
  403ae0:	325b      	adds	r2, #91	; 0x5b
  403ae2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403ae6:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  403aea:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 403ca8 <_malloc_r+0x520>
  403aee:	f8dc 1008 	ldr.w	r1, [ip, #8]
  403af2:	4561      	cmp	r1, ip
  403af4:	d07f      	beq.n	403bf6 <_malloc_r+0x46e>
  403af6:	684a      	ldr	r2, [r1, #4]
  403af8:	f022 0203 	bic.w	r2, r2, #3
  403afc:	4293      	cmp	r3, r2
  403afe:	d202      	bcs.n	403b06 <_malloc_r+0x37e>
  403b00:	6889      	ldr	r1, [r1, #8]
  403b02:	458c      	cmp	ip, r1
  403b04:	d1f7      	bne.n	403af6 <_malloc_r+0x36e>
  403b06:	68ca      	ldr	r2, [r1, #12]
  403b08:	687b      	ldr	r3, [r7, #4]
  403b0a:	60e2      	str	r2, [r4, #12]
  403b0c:	60a1      	str	r1, [r4, #8]
  403b0e:	6094      	str	r4, [r2, #8]
  403b10:	60cc      	str	r4, [r1, #12]
  403b12:	e6bb      	b.n	40388c <_malloc_r+0x104>
  403b14:	1963      	adds	r3, r4, r5
  403b16:	f042 0701 	orr.w	r7, r2, #1
  403b1a:	f045 0501 	orr.w	r5, r5, #1
  403b1e:	6065      	str	r5, [r4, #4]
  403b20:	4630      	mov	r0, r6
  403b22:	614b      	str	r3, [r1, #20]
  403b24:	610b      	str	r3, [r1, #16]
  403b26:	f8c3 e00c 	str.w	lr, [r3, #12]
  403b2a:	f8c3 e008 	str.w	lr, [r3, #8]
  403b2e:	605f      	str	r7, [r3, #4]
  403b30:	509a      	str	r2, [r3, r2]
  403b32:	3408      	adds	r4, #8
  403b34:	f000 fa04 	bl	403f40 <__malloc_unlock>
  403b38:	e652      	b.n	4037e0 <_malloc_r+0x58>
  403b3a:	684b      	ldr	r3, [r1, #4]
  403b3c:	e6a6      	b.n	40388c <_malloc_r+0x104>
  403b3e:	f109 0901 	add.w	r9, r9, #1
  403b42:	f019 0f03 	tst.w	r9, #3
  403b46:	f10c 0c08 	add.w	ip, ip, #8
  403b4a:	f47f aeb1 	bne.w	4038b0 <_malloc_r+0x128>
  403b4e:	e02c      	b.n	403baa <_malloc_r+0x422>
  403b50:	f104 0308 	add.w	r3, r4, #8
  403b54:	6964      	ldr	r4, [r4, #20]
  403b56:	42a3      	cmp	r3, r4
  403b58:	bf08      	it	eq
  403b5a:	3002      	addeq	r0, #2
  403b5c:	f43f ae69 	beq.w	403832 <_malloc_r+0xaa>
  403b60:	e62e      	b.n	4037c0 <_malloc_r+0x38>
  403b62:	441a      	add	r2, r3
  403b64:	461c      	mov	r4, r3
  403b66:	6851      	ldr	r1, [r2, #4]
  403b68:	68db      	ldr	r3, [r3, #12]
  403b6a:	f854 5f08 	ldr.w	r5, [r4, #8]!
  403b6e:	f041 0101 	orr.w	r1, r1, #1
  403b72:	6051      	str	r1, [r2, #4]
  403b74:	4630      	mov	r0, r6
  403b76:	60eb      	str	r3, [r5, #12]
  403b78:	609d      	str	r5, [r3, #8]
  403b7a:	f000 f9e1 	bl	403f40 <__malloc_unlock>
  403b7e:	e62f      	b.n	4037e0 <_malloc_r+0x58>
  403b80:	305b      	adds	r0, #91	; 0x5b
  403b82:	0041      	lsls	r1, r0, #1
  403b84:	e640      	b.n	403808 <_malloc_r+0x80>
  403b86:	099a      	lsrs	r2, r3, #6
  403b88:	3238      	adds	r2, #56	; 0x38
  403b8a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403b8e:	e7aa      	b.n	403ae6 <_malloc_r+0x35e>
  403b90:	42bc      	cmp	r4, r7
  403b92:	4b45      	ldr	r3, [pc, #276]	; (403ca8 <_malloc_r+0x520>)
  403b94:	f43f af0e 	beq.w	4039b4 <_malloc_r+0x22c>
  403b98:	689c      	ldr	r4, [r3, #8]
  403b9a:	6862      	ldr	r2, [r4, #4]
  403b9c:	f022 0203 	bic.w	r2, r2, #3
  403ba0:	e768      	b.n	403a74 <_malloc_r+0x2ec>
  403ba2:	f8d8 8000 	ldr.w	r8, [r8]
  403ba6:	4598      	cmp	r8, r3
  403ba8:	d17c      	bne.n	403ca4 <_malloc_r+0x51c>
  403baa:	f010 0f03 	tst.w	r0, #3
  403bae:	f1a8 0308 	sub.w	r3, r8, #8
  403bb2:	f100 30ff 	add.w	r0, r0, #4294967295
  403bb6:	d1f4      	bne.n	403ba2 <_malloc_r+0x41a>
  403bb8:	687b      	ldr	r3, [r7, #4]
  403bba:	ea23 0304 	bic.w	r3, r3, r4
  403bbe:	607b      	str	r3, [r7, #4]
  403bc0:	0064      	lsls	r4, r4, #1
  403bc2:	429c      	cmp	r4, r3
  403bc4:	f63f aeca 	bhi.w	40395c <_malloc_r+0x1d4>
  403bc8:	2c00      	cmp	r4, #0
  403bca:	f43f aec7 	beq.w	40395c <_malloc_r+0x1d4>
  403bce:	4223      	tst	r3, r4
  403bd0:	4648      	mov	r0, r9
  403bd2:	f47f ae69 	bne.w	4038a8 <_malloc_r+0x120>
  403bd6:	0064      	lsls	r4, r4, #1
  403bd8:	4223      	tst	r3, r4
  403bda:	f100 0004 	add.w	r0, r0, #4
  403bde:	d0fa      	beq.n	403bd6 <_malloc_r+0x44e>
  403be0:	e662      	b.n	4038a8 <_malloc_r+0x120>
  403be2:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  403be6:	d818      	bhi.n	403c1a <_malloc_r+0x492>
  403be8:	0be8      	lsrs	r0, r5, #15
  403bea:	3077      	adds	r0, #119	; 0x77
  403bec:	0041      	lsls	r1, r0, #1
  403bee:	e60b      	b.n	403808 <_malloc_r+0x80>
  403bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403bf4:	e6fb      	b.n	4039ee <_malloc_r+0x266>
  403bf6:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403bfa:	1092      	asrs	r2, r2, #2
  403bfc:	f04f 0c01 	mov.w	ip, #1
  403c00:	fa0c f202 	lsl.w	r2, ip, r2
  403c04:	4313      	orrs	r3, r2
  403c06:	f8c8 3004 	str.w	r3, [r8, #4]
  403c0a:	460a      	mov	r2, r1
  403c0c:	e77d      	b.n	403b0a <_malloc_r+0x382>
  403c0e:	2301      	movs	r3, #1
  403c10:	f8c9 3004 	str.w	r3, [r9, #4]
  403c14:	464c      	mov	r4, r9
  403c16:	2200      	movs	r2, #0
  403c18:	e72c      	b.n	403a74 <_malloc_r+0x2ec>
  403c1a:	f240 5354 	movw	r3, #1364	; 0x554
  403c1e:	4298      	cmp	r0, r3
  403c20:	d81c      	bhi.n	403c5c <_malloc_r+0x4d4>
  403c22:	0ca8      	lsrs	r0, r5, #18
  403c24:	307c      	adds	r0, #124	; 0x7c
  403c26:	0041      	lsls	r1, r0, #1
  403c28:	e5ee      	b.n	403808 <_malloc_r+0x80>
  403c2a:	3210      	adds	r2, #16
  403c2c:	e6b4      	b.n	403998 <_malloc_r+0x210>
  403c2e:	2a54      	cmp	r2, #84	; 0x54
  403c30:	d823      	bhi.n	403c7a <_malloc_r+0x4f2>
  403c32:	0b1a      	lsrs	r2, r3, #12
  403c34:	326e      	adds	r2, #110	; 0x6e
  403c36:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403c3a:	e754      	b.n	403ae6 <_malloc_r+0x35e>
  403c3c:	68bc      	ldr	r4, [r7, #8]
  403c3e:	6862      	ldr	r2, [r4, #4]
  403c40:	f022 0203 	bic.w	r2, r2, #3
  403c44:	e716      	b.n	403a74 <_malloc_r+0x2ec>
  403c46:	f3cb 000b 	ubfx	r0, fp, #0, #12
  403c4a:	2800      	cmp	r0, #0
  403c4c:	f47f aeb9 	bne.w	4039c2 <_malloc_r+0x23a>
  403c50:	4442      	add	r2, r8
  403c52:	68bb      	ldr	r3, [r7, #8]
  403c54:	f042 0201 	orr.w	r2, r2, #1
  403c58:	605a      	str	r2, [r3, #4]
  403c5a:	e6fd      	b.n	403a58 <_malloc_r+0x2d0>
  403c5c:	21fc      	movs	r1, #252	; 0xfc
  403c5e:	207e      	movs	r0, #126	; 0x7e
  403c60:	e5d2      	b.n	403808 <_malloc_r+0x80>
  403c62:	2201      	movs	r2, #1
  403c64:	f04f 0a00 	mov.w	sl, #0
  403c68:	e6d4      	b.n	403a14 <_malloc_r+0x28c>
  403c6a:	f104 0108 	add.w	r1, r4, #8
  403c6e:	4630      	mov	r0, r6
  403c70:	f7ff fa7a 	bl	403168 <_free_r>
  403c74:	f8da 1000 	ldr.w	r1, [sl]
  403c78:	e6ee      	b.n	403a58 <_malloc_r+0x2d0>
  403c7a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403c7e:	d804      	bhi.n	403c8a <_malloc_r+0x502>
  403c80:	0bda      	lsrs	r2, r3, #15
  403c82:	3277      	adds	r2, #119	; 0x77
  403c84:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403c88:	e72d      	b.n	403ae6 <_malloc_r+0x35e>
  403c8a:	f240 5154 	movw	r1, #1364	; 0x554
  403c8e:	428a      	cmp	r2, r1
  403c90:	d804      	bhi.n	403c9c <_malloc_r+0x514>
  403c92:	0c9a      	lsrs	r2, r3, #18
  403c94:	327c      	adds	r2, #124	; 0x7c
  403c96:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  403c9a:	e724      	b.n	403ae6 <_malloc_r+0x35e>
  403c9c:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  403ca0:	227e      	movs	r2, #126	; 0x7e
  403ca2:	e720      	b.n	403ae6 <_malloc_r+0x35e>
  403ca4:	687b      	ldr	r3, [r7, #4]
  403ca6:	e78b      	b.n	403bc0 <_malloc_r+0x438>
  403ca8:	20000458 	.word	0x20000458

00403cac <memchr>:
  403cac:	0783      	lsls	r3, r0, #30
  403cae:	b470      	push	{r4, r5, r6}
  403cb0:	b2c9      	uxtb	r1, r1
  403cb2:	d040      	beq.n	403d36 <memchr+0x8a>
  403cb4:	1e54      	subs	r4, r2, #1
  403cb6:	2a00      	cmp	r2, #0
  403cb8:	d03f      	beq.n	403d3a <memchr+0x8e>
  403cba:	7803      	ldrb	r3, [r0, #0]
  403cbc:	428b      	cmp	r3, r1
  403cbe:	bf18      	it	ne
  403cc0:	1c43      	addne	r3, r0, #1
  403cc2:	d106      	bne.n	403cd2 <memchr+0x26>
  403cc4:	e01d      	b.n	403d02 <memchr+0x56>
  403cc6:	b1f4      	cbz	r4, 403d06 <memchr+0x5a>
  403cc8:	7802      	ldrb	r2, [r0, #0]
  403cca:	428a      	cmp	r2, r1
  403ccc:	f104 34ff 	add.w	r4, r4, #4294967295
  403cd0:	d017      	beq.n	403d02 <memchr+0x56>
  403cd2:	f013 0f03 	tst.w	r3, #3
  403cd6:	4618      	mov	r0, r3
  403cd8:	f103 0301 	add.w	r3, r3, #1
  403cdc:	d1f3      	bne.n	403cc6 <memchr+0x1a>
  403cde:	2c03      	cmp	r4, #3
  403ce0:	d814      	bhi.n	403d0c <memchr+0x60>
  403ce2:	b184      	cbz	r4, 403d06 <memchr+0x5a>
  403ce4:	7803      	ldrb	r3, [r0, #0]
  403ce6:	428b      	cmp	r3, r1
  403ce8:	d00b      	beq.n	403d02 <memchr+0x56>
  403cea:	1905      	adds	r5, r0, r4
  403cec:	1c43      	adds	r3, r0, #1
  403cee:	e002      	b.n	403cf6 <memchr+0x4a>
  403cf0:	7802      	ldrb	r2, [r0, #0]
  403cf2:	428a      	cmp	r2, r1
  403cf4:	d005      	beq.n	403d02 <memchr+0x56>
  403cf6:	42ab      	cmp	r3, r5
  403cf8:	4618      	mov	r0, r3
  403cfa:	f103 0301 	add.w	r3, r3, #1
  403cfe:	d1f7      	bne.n	403cf0 <memchr+0x44>
  403d00:	2000      	movs	r0, #0
  403d02:	bc70      	pop	{r4, r5, r6}
  403d04:	4770      	bx	lr
  403d06:	4620      	mov	r0, r4
  403d08:	bc70      	pop	{r4, r5, r6}
  403d0a:	4770      	bx	lr
  403d0c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  403d10:	4602      	mov	r2, r0
  403d12:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403d16:	4610      	mov	r0, r2
  403d18:	3204      	adds	r2, #4
  403d1a:	6803      	ldr	r3, [r0, #0]
  403d1c:	4073      	eors	r3, r6
  403d1e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  403d22:	ea25 0303 	bic.w	r3, r5, r3
  403d26:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  403d2a:	d1da      	bne.n	403ce2 <memchr+0x36>
  403d2c:	3c04      	subs	r4, #4
  403d2e:	2c03      	cmp	r4, #3
  403d30:	4610      	mov	r0, r2
  403d32:	d8f0      	bhi.n	403d16 <memchr+0x6a>
  403d34:	e7d5      	b.n	403ce2 <memchr+0x36>
  403d36:	4614      	mov	r4, r2
  403d38:	e7d1      	b.n	403cde <memchr+0x32>
  403d3a:	4610      	mov	r0, r2
  403d3c:	e7e1      	b.n	403d02 <memchr+0x56>
  403d3e:	bf00      	nop

00403d40 <memcpy>:
  403d40:	4684      	mov	ip, r0
  403d42:	ea41 0300 	orr.w	r3, r1, r0
  403d46:	f013 0303 	ands.w	r3, r3, #3
  403d4a:	d16d      	bne.n	403e28 <memcpy+0xe8>
  403d4c:	3a40      	subs	r2, #64	; 0x40
  403d4e:	d341      	bcc.n	403dd4 <memcpy+0x94>
  403d50:	f851 3b04 	ldr.w	r3, [r1], #4
  403d54:	f840 3b04 	str.w	r3, [r0], #4
  403d58:	f851 3b04 	ldr.w	r3, [r1], #4
  403d5c:	f840 3b04 	str.w	r3, [r0], #4
  403d60:	f851 3b04 	ldr.w	r3, [r1], #4
  403d64:	f840 3b04 	str.w	r3, [r0], #4
  403d68:	f851 3b04 	ldr.w	r3, [r1], #4
  403d6c:	f840 3b04 	str.w	r3, [r0], #4
  403d70:	f851 3b04 	ldr.w	r3, [r1], #4
  403d74:	f840 3b04 	str.w	r3, [r0], #4
  403d78:	f851 3b04 	ldr.w	r3, [r1], #4
  403d7c:	f840 3b04 	str.w	r3, [r0], #4
  403d80:	f851 3b04 	ldr.w	r3, [r1], #4
  403d84:	f840 3b04 	str.w	r3, [r0], #4
  403d88:	f851 3b04 	ldr.w	r3, [r1], #4
  403d8c:	f840 3b04 	str.w	r3, [r0], #4
  403d90:	f851 3b04 	ldr.w	r3, [r1], #4
  403d94:	f840 3b04 	str.w	r3, [r0], #4
  403d98:	f851 3b04 	ldr.w	r3, [r1], #4
  403d9c:	f840 3b04 	str.w	r3, [r0], #4
  403da0:	f851 3b04 	ldr.w	r3, [r1], #4
  403da4:	f840 3b04 	str.w	r3, [r0], #4
  403da8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dac:	f840 3b04 	str.w	r3, [r0], #4
  403db0:	f851 3b04 	ldr.w	r3, [r1], #4
  403db4:	f840 3b04 	str.w	r3, [r0], #4
  403db8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dbc:	f840 3b04 	str.w	r3, [r0], #4
  403dc0:	f851 3b04 	ldr.w	r3, [r1], #4
  403dc4:	f840 3b04 	str.w	r3, [r0], #4
  403dc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dcc:	f840 3b04 	str.w	r3, [r0], #4
  403dd0:	3a40      	subs	r2, #64	; 0x40
  403dd2:	d2bd      	bcs.n	403d50 <memcpy+0x10>
  403dd4:	3230      	adds	r2, #48	; 0x30
  403dd6:	d311      	bcc.n	403dfc <memcpy+0xbc>
  403dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ddc:	f840 3b04 	str.w	r3, [r0], #4
  403de0:	f851 3b04 	ldr.w	r3, [r1], #4
  403de4:	f840 3b04 	str.w	r3, [r0], #4
  403de8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dec:	f840 3b04 	str.w	r3, [r0], #4
  403df0:	f851 3b04 	ldr.w	r3, [r1], #4
  403df4:	f840 3b04 	str.w	r3, [r0], #4
  403df8:	3a10      	subs	r2, #16
  403dfa:	d2ed      	bcs.n	403dd8 <memcpy+0x98>
  403dfc:	320c      	adds	r2, #12
  403dfe:	d305      	bcc.n	403e0c <memcpy+0xcc>
  403e00:	f851 3b04 	ldr.w	r3, [r1], #4
  403e04:	f840 3b04 	str.w	r3, [r0], #4
  403e08:	3a04      	subs	r2, #4
  403e0a:	d2f9      	bcs.n	403e00 <memcpy+0xc0>
  403e0c:	3204      	adds	r2, #4
  403e0e:	d008      	beq.n	403e22 <memcpy+0xe2>
  403e10:	07d2      	lsls	r2, r2, #31
  403e12:	bf1c      	itt	ne
  403e14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403e18:	f800 3b01 	strbne.w	r3, [r0], #1
  403e1c:	d301      	bcc.n	403e22 <memcpy+0xe2>
  403e1e:	880b      	ldrh	r3, [r1, #0]
  403e20:	8003      	strh	r3, [r0, #0]
  403e22:	4660      	mov	r0, ip
  403e24:	4770      	bx	lr
  403e26:	bf00      	nop
  403e28:	2a08      	cmp	r2, #8
  403e2a:	d313      	bcc.n	403e54 <memcpy+0x114>
  403e2c:	078b      	lsls	r3, r1, #30
  403e2e:	d08d      	beq.n	403d4c <memcpy+0xc>
  403e30:	f010 0303 	ands.w	r3, r0, #3
  403e34:	d08a      	beq.n	403d4c <memcpy+0xc>
  403e36:	f1c3 0304 	rsb	r3, r3, #4
  403e3a:	1ad2      	subs	r2, r2, r3
  403e3c:	07db      	lsls	r3, r3, #31
  403e3e:	bf1c      	itt	ne
  403e40:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403e44:	f800 3b01 	strbne.w	r3, [r0], #1
  403e48:	d380      	bcc.n	403d4c <memcpy+0xc>
  403e4a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403e4e:	f820 3b02 	strh.w	r3, [r0], #2
  403e52:	e77b      	b.n	403d4c <memcpy+0xc>
  403e54:	3a04      	subs	r2, #4
  403e56:	d3d9      	bcc.n	403e0c <memcpy+0xcc>
  403e58:	3a01      	subs	r2, #1
  403e5a:	f811 3b01 	ldrb.w	r3, [r1], #1
  403e5e:	f800 3b01 	strb.w	r3, [r0], #1
  403e62:	d2f9      	bcs.n	403e58 <memcpy+0x118>
  403e64:	780b      	ldrb	r3, [r1, #0]
  403e66:	7003      	strb	r3, [r0, #0]
  403e68:	784b      	ldrb	r3, [r1, #1]
  403e6a:	7043      	strb	r3, [r0, #1]
  403e6c:	788b      	ldrb	r3, [r1, #2]
  403e6e:	7083      	strb	r3, [r0, #2]
  403e70:	4660      	mov	r0, ip
  403e72:	4770      	bx	lr

00403e74 <memmove>:
  403e74:	4288      	cmp	r0, r1
  403e76:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e78:	d90d      	bls.n	403e96 <memmove+0x22>
  403e7a:	188b      	adds	r3, r1, r2
  403e7c:	4298      	cmp	r0, r3
  403e7e:	d20a      	bcs.n	403e96 <memmove+0x22>
  403e80:	1881      	adds	r1, r0, r2
  403e82:	2a00      	cmp	r2, #0
  403e84:	d054      	beq.n	403f30 <memmove+0xbc>
  403e86:	1a9a      	subs	r2, r3, r2
  403e88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403e8c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403e90:	4293      	cmp	r3, r2
  403e92:	d1f9      	bne.n	403e88 <memmove+0x14>
  403e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403e96:	2a0f      	cmp	r2, #15
  403e98:	d948      	bls.n	403f2c <memmove+0xb8>
  403e9a:	ea40 0301 	orr.w	r3, r0, r1
  403e9e:	079b      	lsls	r3, r3, #30
  403ea0:	d147      	bne.n	403f32 <memmove+0xbe>
  403ea2:	f100 0410 	add.w	r4, r0, #16
  403ea6:	f101 0310 	add.w	r3, r1, #16
  403eaa:	4615      	mov	r5, r2
  403eac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403eb0:	f844 6c10 	str.w	r6, [r4, #-16]
  403eb4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403eb8:	f844 6c0c 	str.w	r6, [r4, #-12]
  403ebc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403ec0:	f844 6c08 	str.w	r6, [r4, #-8]
  403ec4:	3d10      	subs	r5, #16
  403ec6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403eca:	f844 6c04 	str.w	r6, [r4, #-4]
  403ece:	2d0f      	cmp	r5, #15
  403ed0:	f103 0310 	add.w	r3, r3, #16
  403ed4:	f104 0410 	add.w	r4, r4, #16
  403ed8:	d8e8      	bhi.n	403eac <memmove+0x38>
  403eda:	f1a2 0310 	sub.w	r3, r2, #16
  403ede:	f023 030f 	bic.w	r3, r3, #15
  403ee2:	f002 0e0f 	and.w	lr, r2, #15
  403ee6:	3310      	adds	r3, #16
  403ee8:	f1be 0f03 	cmp.w	lr, #3
  403eec:	4419      	add	r1, r3
  403eee:	4403      	add	r3, r0
  403ef0:	d921      	bls.n	403f36 <memmove+0xc2>
  403ef2:	1f1e      	subs	r6, r3, #4
  403ef4:	460d      	mov	r5, r1
  403ef6:	4674      	mov	r4, lr
  403ef8:	3c04      	subs	r4, #4
  403efa:	f855 7b04 	ldr.w	r7, [r5], #4
  403efe:	f846 7f04 	str.w	r7, [r6, #4]!
  403f02:	2c03      	cmp	r4, #3
  403f04:	d8f8      	bhi.n	403ef8 <memmove+0x84>
  403f06:	f1ae 0404 	sub.w	r4, lr, #4
  403f0a:	f024 0403 	bic.w	r4, r4, #3
  403f0e:	3404      	adds	r4, #4
  403f10:	4423      	add	r3, r4
  403f12:	4421      	add	r1, r4
  403f14:	f002 0203 	and.w	r2, r2, #3
  403f18:	b152      	cbz	r2, 403f30 <memmove+0xbc>
  403f1a:	3b01      	subs	r3, #1
  403f1c:	440a      	add	r2, r1
  403f1e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403f22:	f803 4f01 	strb.w	r4, [r3, #1]!
  403f26:	4291      	cmp	r1, r2
  403f28:	d1f9      	bne.n	403f1e <memmove+0xaa>
  403f2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403f2c:	4603      	mov	r3, r0
  403f2e:	e7f3      	b.n	403f18 <memmove+0xa4>
  403f30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403f32:	4603      	mov	r3, r0
  403f34:	e7f1      	b.n	403f1a <memmove+0xa6>
  403f36:	4672      	mov	r2, lr
  403f38:	e7ee      	b.n	403f18 <memmove+0xa4>
  403f3a:	bf00      	nop

00403f3c <__malloc_lock>:
  403f3c:	4770      	bx	lr
  403f3e:	bf00      	nop

00403f40 <__malloc_unlock>:
  403f40:	4770      	bx	lr
  403f42:	bf00      	nop

00403f44 <_realloc_r>:
  403f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f48:	4617      	mov	r7, r2
  403f4a:	b083      	sub	sp, #12
  403f4c:	460e      	mov	r6, r1
  403f4e:	2900      	cmp	r1, #0
  403f50:	f000 80e7 	beq.w	404122 <_realloc_r+0x1de>
  403f54:	4681      	mov	r9, r0
  403f56:	f107 050b 	add.w	r5, r7, #11
  403f5a:	f7ff ffef 	bl	403f3c <__malloc_lock>
  403f5e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403f62:	2d16      	cmp	r5, #22
  403f64:	f023 0403 	bic.w	r4, r3, #3
  403f68:	f1a6 0808 	sub.w	r8, r6, #8
  403f6c:	d84c      	bhi.n	404008 <_realloc_r+0xc4>
  403f6e:	2210      	movs	r2, #16
  403f70:	4615      	mov	r5, r2
  403f72:	42af      	cmp	r7, r5
  403f74:	d84d      	bhi.n	404012 <_realloc_r+0xce>
  403f76:	4294      	cmp	r4, r2
  403f78:	f280 8084 	bge.w	404084 <_realloc_r+0x140>
  403f7c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40432c <_realloc_r+0x3e8>
  403f80:	f8db 0008 	ldr.w	r0, [fp, #8]
  403f84:	eb08 0104 	add.w	r1, r8, r4
  403f88:	4288      	cmp	r0, r1
  403f8a:	f000 80d6 	beq.w	40413a <_realloc_r+0x1f6>
  403f8e:	6848      	ldr	r0, [r1, #4]
  403f90:	f020 0e01 	bic.w	lr, r0, #1
  403f94:	448e      	add	lr, r1
  403f96:	f8de e004 	ldr.w	lr, [lr, #4]
  403f9a:	f01e 0f01 	tst.w	lr, #1
  403f9e:	d13f      	bne.n	404020 <_realloc_r+0xdc>
  403fa0:	f020 0003 	bic.w	r0, r0, #3
  403fa4:	4420      	add	r0, r4
  403fa6:	4290      	cmp	r0, r2
  403fa8:	f280 80c1 	bge.w	40412e <_realloc_r+0x1ea>
  403fac:	07db      	lsls	r3, r3, #31
  403fae:	f100 808f 	bmi.w	4040d0 <_realloc_r+0x18c>
  403fb2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403fb6:	ebc3 0a08 	rsb	sl, r3, r8
  403fba:	f8da 3004 	ldr.w	r3, [sl, #4]
  403fbe:	f023 0303 	bic.w	r3, r3, #3
  403fc2:	eb00 0e03 	add.w	lr, r0, r3
  403fc6:	4596      	cmp	lr, r2
  403fc8:	db34      	blt.n	404034 <_realloc_r+0xf0>
  403fca:	68cb      	ldr	r3, [r1, #12]
  403fcc:	688a      	ldr	r2, [r1, #8]
  403fce:	4657      	mov	r7, sl
  403fd0:	60d3      	str	r3, [r2, #12]
  403fd2:	609a      	str	r2, [r3, #8]
  403fd4:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403fd8:	f8da 300c 	ldr.w	r3, [sl, #12]
  403fdc:	60cb      	str	r3, [r1, #12]
  403fde:	1f22      	subs	r2, r4, #4
  403fe0:	2a24      	cmp	r2, #36	; 0x24
  403fe2:	6099      	str	r1, [r3, #8]
  403fe4:	f200 8136 	bhi.w	404254 <_realloc_r+0x310>
  403fe8:	2a13      	cmp	r2, #19
  403fea:	f240 80fd 	bls.w	4041e8 <_realloc_r+0x2a4>
  403fee:	6833      	ldr	r3, [r6, #0]
  403ff0:	f8ca 3008 	str.w	r3, [sl, #8]
  403ff4:	6873      	ldr	r3, [r6, #4]
  403ff6:	f8ca 300c 	str.w	r3, [sl, #12]
  403ffa:	2a1b      	cmp	r2, #27
  403ffc:	f200 8140 	bhi.w	404280 <_realloc_r+0x33c>
  404000:	3608      	adds	r6, #8
  404002:	f10a 0310 	add.w	r3, sl, #16
  404006:	e0f0      	b.n	4041ea <_realloc_r+0x2a6>
  404008:	f025 0507 	bic.w	r5, r5, #7
  40400c:	2d00      	cmp	r5, #0
  40400e:	462a      	mov	r2, r5
  404010:	daaf      	bge.n	403f72 <_realloc_r+0x2e>
  404012:	230c      	movs	r3, #12
  404014:	2000      	movs	r0, #0
  404016:	f8c9 3000 	str.w	r3, [r9]
  40401a:	b003      	add	sp, #12
  40401c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404020:	07d9      	lsls	r1, r3, #31
  404022:	d455      	bmi.n	4040d0 <_realloc_r+0x18c>
  404024:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404028:	ebc3 0a08 	rsb	sl, r3, r8
  40402c:	f8da 3004 	ldr.w	r3, [sl, #4]
  404030:	f023 0303 	bic.w	r3, r3, #3
  404034:	4423      	add	r3, r4
  404036:	4293      	cmp	r3, r2
  404038:	db4a      	blt.n	4040d0 <_realloc_r+0x18c>
  40403a:	4657      	mov	r7, sl
  40403c:	f8da 100c 	ldr.w	r1, [sl, #12]
  404040:	f857 0f08 	ldr.w	r0, [r7, #8]!
  404044:	1f22      	subs	r2, r4, #4
  404046:	2a24      	cmp	r2, #36	; 0x24
  404048:	60c1      	str	r1, [r0, #12]
  40404a:	6088      	str	r0, [r1, #8]
  40404c:	f200 810e 	bhi.w	40426c <_realloc_r+0x328>
  404050:	2a13      	cmp	r2, #19
  404052:	f240 8109 	bls.w	404268 <_realloc_r+0x324>
  404056:	6831      	ldr	r1, [r6, #0]
  404058:	f8ca 1008 	str.w	r1, [sl, #8]
  40405c:	6871      	ldr	r1, [r6, #4]
  40405e:	f8ca 100c 	str.w	r1, [sl, #12]
  404062:	2a1b      	cmp	r2, #27
  404064:	f200 8121 	bhi.w	4042aa <_realloc_r+0x366>
  404068:	3608      	adds	r6, #8
  40406a:	f10a 0210 	add.w	r2, sl, #16
  40406e:	6831      	ldr	r1, [r6, #0]
  404070:	6011      	str	r1, [r2, #0]
  404072:	6871      	ldr	r1, [r6, #4]
  404074:	6051      	str	r1, [r2, #4]
  404076:	68b1      	ldr	r1, [r6, #8]
  404078:	6091      	str	r1, [r2, #8]
  40407a:	461c      	mov	r4, r3
  40407c:	f8da 3004 	ldr.w	r3, [sl, #4]
  404080:	463e      	mov	r6, r7
  404082:	46d0      	mov	r8, sl
  404084:	1b62      	subs	r2, r4, r5
  404086:	2a0f      	cmp	r2, #15
  404088:	f003 0301 	and.w	r3, r3, #1
  40408c:	d80e      	bhi.n	4040ac <_realloc_r+0x168>
  40408e:	4323      	orrs	r3, r4
  404090:	4444      	add	r4, r8
  404092:	f8c8 3004 	str.w	r3, [r8, #4]
  404096:	6863      	ldr	r3, [r4, #4]
  404098:	f043 0301 	orr.w	r3, r3, #1
  40409c:	6063      	str	r3, [r4, #4]
  40409e:	4648      	mov	r0, r9
  4040a0:	f7ff ff4e 	bl	403f40 <__malloc_unlock>
  4040a4:	4630      	mov	r0, r6
  4040a6:	b003      	add	sp, #12
  4040a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040ac:	eb08 0105 	add.w	r1, r8, r5
  4040b0:	431d      	orrs	r5, r3
  4040b2:	f042 0301 	orr.w	r3, r2, #1
  4040b6:	440a      	add	r2, r1
  4040b8:	f8c8 5004 	str.w	r5, [r8, #4]
  4040bc:	604b      	str	r3, [r1, #4]
  4040be:	6853      	ldr	r3, [r2, #4]
  4040c0:	f043 0301 	orr.w	r3, r3, #1
  4040c4:	3108      	adds	r1, #8
  4040c6:	6053      	str	r3, [r2, #4]
  4040c8:	4648      	mov	r0, r9
  4040ca:	f7ff f84d 	bl	403168 <_free_r>
  4040ce:	e7e6      	b.n	40409e <_realloc_r+0x15a>
  4040d0:	4639      	mov	r1, r7
  4040d2:	4648      	mov	r0, r9
  4040d4:	f7ff fb58 	bl	403788 <_malloc_r>
  4040d8:	4607      	mov	r7, r0
  4040da:	b1d8      	cbz	r0, 404114 <_realloc_r+0x1d0>
  4040dc:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4040e0:	f023 0201 	bic.w	r2, r3, #1
  4040e4:	4442      	add	r2, r8
  4040e6:	f1a0 0108 	sub.w	r1, r0, #8
  4040ea:	4291      	cmp	r1, r2
  4040ec:	f000 80ac 	beq.w	404248 <_realloc_r+0x304>
  4040f0:	1f22      	subs	r2, r4, #4
  4040f2:	2a24      	cmp	r2, #36	; 0x24
  4040f4:	f200 8099 	bhi.w	40422a <_realloc_r+0x2e6>
  4040f8:	2a13      	cmp	r2, #19
  4040fa:	d86a      	bhi.n	4041d2 <_realloc_r+0x28e>
  4040fc:	4603      	mov	r3, r0
  4040fe:	4632      	mov	r2, r6
  404100:	6811      	ldr	r1, [r2, #0]
  404102:	6019      	str	r1, [r3, #0]
  404104:	6851      	ldr	r1, [r2, #4]
  404106:	6059      	str	r1, [r3, #4]
  404108:	6892      	ldr	r2, [r2, #8]
  40410a:	609a      	str	r2, [r3, #8]
  40410c:	4631      	mov	r1, r6
  40410e:	4648      	mov	r0, r9
  404110:	f7ff f82a 	bl	403168 <_free_r>
  404114:	4648      	mov	r0, r9
  404116:	f7ff ff13 	bl	403f40 <__malloc_unlock>
  40411a:	4638      	mov	r0, r7
  40411c:	b003      	add	sp, #12
  40411e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404122:	4611      	mov	r1, r2
  404124:	b003      	add	sp, #12
  404126:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40412a:	f7ff bb2d 	b.w	403788 <_malloc_r>
  40412e:	68ca      	ldr	r2, [r1, #12]
  404130:	6889      	ldr	r1, [r1, #8]
  404132:	4604      	mov	r4, r0
  404134:	60ca      	str	r2, [r1, #12]
  404136:	6091      	str	r1, [r2, #8]
  404138:	e7a4      	b.n	404084 <_realloc_r+0x140>
  40413a:	6841      	ldr	r1, [r0, #4]
  40413c:	f021 0103 	bic.w	r1, r1, #3
  404140:	4421      	add	r1, r4
  404142:	f105 0010 	add.w	r0, r5, #16
  404146:	4281      	cmp	r1, r0
  404148:	da5b      	bge.n	404202 <_realloc_r+0x2be>
  40414a:	07db      	lsls	r3, r3, #31
  40414c:	d4c0      	bmi.n	4040d0 <_realloc_r+0x18c>
  40414e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  404152:	ebc3 0a08 	rsb	sl, r3, r8
  404156:	f8da 3004 	ldr.w	r3, [sl, #4]
  40415a:	f023 0303 	bic.w	r3, r3, #3
  40415e:	eb01 0c03 	add.w	ip, r1, r3
  404162:	4560      	cmp	r0, ip
  404164:	f73f af66 	bgt.w	404034 <_realloc_r+0xf0>
  404168:	4657      	mov	r7, sl
  40416a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40416e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  404172:	1f22      	subs	r2, r4, #4
  404174:	2a24      	cmp	r2, #36	; 0x24
  404176:	60cb      	str	r3, [r1, #12]
  404178:	6099      	str	r1, [r3, #8]
  40417a:	f200 80b8 	bhi.w	4042ee <_realloc_r+0x3aa>
  40417e:	2a13      	cmp	r2, #19
  404180:	f240 80a9 	bls.w	4042d6 <_realloc_r+0x392>
  404184:	6833      	ldr	r3, [r6, #0]
  404186:	f8ca 3008 	str.w	r3, [sl, #8]
  40418a:	6873      	ldr	r3, [r6, #4]
  40418c:	f8ca 300c 	str.w	r3, [sl, #12]
  404190:	2a1b      	cmp	r2, #27
  404192:	f200 80b5 	bhi.w	404300 <_realloc_r+0x3bc>
  404196:	3608      	adds	r6, #8
  404198:	f10a 0310 	add.w	r3, sl, #16
  40419c:	6832      	ldr	r2, [r6, #0]
  40419e:	601a      	str	r2, [r3, #0]
  4041a0:	6872      	ldr	r2, [r6, #4]
  4041a2:	605a      	str	r2, [r3, #4]
  4041a4:	68b2      	ldr	r2, [r6, #8]
  4041a6:	609a      	str	r2, [r3, #8]
  4041a8:	eb0a 0205 	add.w	r2, sl, r5
  4041ac:	ebc5 030c 	rsb	r3, r5, ip
  4041b0:	f043 0301 	orr.w	r3, r3, #1
  4041b4:	f8cb 2008 	str.w	r2, [fp, #8]
  4041b8:	6053      	str	r3, [r2, #4]
  4041ba:	f8da 3004 	ldr.w	r3, [sl, #4]
  4041be:	f003 0301 	and.w	r3, r3, #1
  4041c2:	431d      	orrs	r5, r3
  4041c4:	4648      	mov	r0, r9
  4041c6:	f8ca 5004 	str.w	r5, [sl, #4]
  4041ca:	f7ff feb9 	bl	403f40 <__malloc_unlock>
  4041ce:	4638      	mov	r0, r7
  4041d0:	e769      	b.n	4040a6 <_realloc_r+0x162>
  4041d2:	6833      	ldr	r3, [r6, #0]
  4041d4:	6003      	str	r3, [r0, #0]
  4041d6:	6873      	ldr	r3, [r6, #4]
  4041d8:	6043      	str	r3, [r0, #4]
  4041da:	2a1b      	cmp	r2, #27
  4041dc:	d829      	bhi.n	404232 <_realloc_r+0x2ee>
  4041de:	f100 0308 	add.w	r3, r0, #8
  4041e2:	f106 0208 	add.w	r2, r6, #8
  4041e6:	e78b      	b.n	404100 <_realloc_r+0x1bc>
  4041e8:	463b      	mov	r3, r7
  4041ea:	6832      	ldr	r2, [r6, #0]
  4041ec:	601a      	str	r2, [r3, #0]
  4041ee:	6872      	ldr	r2, [r6, #4]
  4041f0:	605a      	str	r2, [r3, #4]
  4041f2:	68b2      	ldr	r2, [r6, #8]
  4041f4:	609a      	str	r2, [r3, #8]
  4041f6:	463e      	mov	r6, r7
  4041f8:	4674      	mov	r4, lr
  4041fa:	f8da 3004 	ldr.w	r3, [sl, #4]
  4041fe:	46d0      	mov	r8, sl
  404200:	e740      	b.n	404084 <_realloc_r+0x140>
  404202:	eb08 0205 	add.w	r2, r8, r5
  404206:	1b4b      	subs	r3, r1, r5
  404208:	f043 0301 	orr.w	r3, r3, #1
  40420c:	f8cb 2008 	str.w	r2, [fp, #8]
  404210:	6053      	str	r3, [r2, #4]
  404212:	f856 3c04 	ldr.w	r3, [r6, #-4]
  404216:	f003 0301 	and.w	r3, r3, #1
  40421a:	431d      	orrs	r5, r3
  40421c:	4648      	mov	r0, r9
  40421e:	f846 5c04 	str.w	r5, [r6, #-4]
  404222:	f7ff fe8d 	bl	403f40 <__malloc_unlock>
  404226:	4630      	mov	r0, r6
  404228:	e73d      	b.n	4040a6 <_realloc_r+0x162>
  40422a:	4631      	mov	r1, r6
  40422c:	f7ff fe22 	bl	403e74 <memmove>
  404230:	e76c      	b.n	40410c <_realloc_r+0x1c8>
  404232:	68b3      	ldr	r3, [r6, #8]
  404234:	6083      	str	r3, [r0, #8]
  404236:	68f3      	ldr	r3, [r6, #12]
  404238:	60c3      	str	r3, [r0, #12]
  40423a:	2a24      	cmp	r2, #36	; 0x24
  40423c:	d02c      	beq.n	404298 <_realloc_r+0x354>
  40423e:	f100 0310 	add.w	r3, r0, #16
  404242:	f106 0210 	add.w	r2, r6, #16
  404246:	e75b      	b.n	404100 <_realloc_r+0x1bc>
  404248:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40424c:	f022 0203 	bic.w	r2, r2, #3
  404250:	4414      	add	r4, r2
  404252:	e717      	b.n	404084 <_realloc_r+0x140>
  404254:	4631      	mov	r1, r6
  404256:	4638      	mov	r0, r7
  404258:	4674      	mov	r4, lr
  40425a:	463e      	mov	r6, r7
  40425c:	f7ff fe0a 	bl	403e74 <memmove>
  404260:	46d0      	mov	r8, sl
  404262:	f8da 3004 	ldr.w	r3, [sl, #4]
  404266:	e70d      	b.n	404084 <_realloc_r+0x140>
  404268:	463a      	mov	r2, r7
  40426a:	e700      	b.n	40406e <_realloc_r+0x12a>
  40426c:	4631      	mov	r1, r6
  40426e:	4638      	mov	r0, r7
  404270:	461c      	mov	r4, r3
  404272:	463e      	mov	r6, r7
  404274:	f7ff fdfe 	bl	403e74 <memmove>
  404278:	46d0      	mov	r8, sl
  40427a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40427e:	e701      	b.n	404084 <_realloc_r+0x140>
  404280:	68b3      	ldr	r3, [r6, #8]
  404282:	f8ca 3010 	str.w	r3, [sl, #16]
  404286:	68f3      	ldr	r3, [r6, #12]
  404288:	f8ca 3014 	str.w	r3, [sl, #20]
  40428c:	2a24      	cmp	r2, #36	; 0x24
  40428e:	d018      	beq.n	4042c2 <_realloc_r+0x37e>
  404290:	3610      	adds	r6, #16
  404292:	f10a 0318 	add.w	r3, sl, #24
  404296:	e7a8      	b.n	4041ea <_realloc_r+0x2a6>
  404298:	6933      	ldr	r3, [r6, #16]
  40429a:	6103      	str	r3, [r0, #16]
  40429c:	6973      	ldr	r3, [r6, #20]
  40429e:	6143      	str	r3, [r0, #20]
  4042a0:	f106 0218 	add.w	r2, r6, #24
  4042a4:	f100 0318 	add.w	r3, r0, #24
  4042a8:	e72a      	b.n	404100 <_realloc_r+0x1bc>
  4042aa:	68b1      	ldr	r1, [r6, #8]
  4042ac:	f8ca 1010 	str.w	r1, [sl, #16]
  4042b0:	68f1      	ldr	r1, [r6, #12]
  4042b2:	f8ca 1014 	str.w	r1, [sl, #20]
  4042b6:	2a24      	cmp	r2, #36	; 0x24
  4042b8:	d00f      	beq.n	4042da <_realloc_r+0x396>
  4042ba:	3610      	adds	r6, #16
  4042bc:	f10a 0218 	add.w	r2, sl, #24
  4042c0:	e6d5      	b.n	40406e <_realloc_r+0x12a>
  4042c2:	6933      	ldr	r3, [r6, #16]
  4042c4:	f8ca 3018 	str.w	r3, [sl, #24]
  4042c8:	6973      	ldr	r3, [r6, #20]
  4042ca:	f8ca 301c 	str.w	r3, [sl, #28]
  4042ce:	3618      	adds	r6, #24
  4042d0:	f10a 0320 	add.w	r3, sl, #32
  4042d4:	e789      	b.n	4041ea <_realloc_r+0x2a6>
  4042d6:	463b      	mov	r3, r7
  4042d8:	e760      	b.n	40419c <_realloc_r+0x258>
  4042da:	6932      	ldr	r2, [r6, #16]
  4042dc:	f8ca 2018 	str.w	r2, [sl, #24]
  4042e0:	6972      	ldr	r2, [r6, #20]
  4042e2:	f8ca 201c 	str.w	r2, [sl, #28]
  4042e6:	3618      	adds	r6, #24
  4042e8:	f10a 0220 	add.w	r2, sl, #32
  4042ec:	e6bf      	b.n	40406e <_realloc_r+0x12a>
  4042ee:	4631      	mov	r1, r6
  4042f0:	4638      	mov	r0, r7
  4042f2:	f8cd c004 	str.w	ip, [sp, #4]
  4042f6:	f7ff fdbd 	bl	403e74 <memmove>
  4042fa:	f8dd c004 	ldr.w	ip, [sp, #4]
  4042fe:	e753      	b.n	4041a8 <_realloc_r+0x264>
  404300:	68b3      	ldr	r3, [r6, #8]
  404302:	f8ca 3010 	str.w	r3, [sl, #16]
  404306:	68f3      	ldr	r3, [r6, #12]
  404308:	f8ca 3014 	str.w	r3, [sl, #20]
  40430c:	2a24      	cmp	r2, #36	; 0x24
  40430e:	d003      	beq.n	404318 <_realloc_r+0x3d4>
  404310:	3610      	adds	r6, #16
  404312:	f10a 0318 	add.w	r3, sl, #24
  404316:	e741      	b.n	40419c <_realloc_r+0x258>
  404318:	6933      	ldr	r3, [r6, #16]
  40431a:	f8ca 3018 	str.w	r3, [sl, #24]
  40431e:	6973      	ldr	r3, [r6, #20]
  404320:	f8ca 301c 	str.w	r3, [sl, #28]
  404324:	3618      	adds	r6, #24
  404326:	f10a 0320 	add.w	r3, sl, #32
  40432a:	e737      	b.n	40419c <_realloc_r+0x258>
  40432c:	20000458 	.word	0x20000458

00404330 <_sbrk_r>:
  404330:	b538      	push	{r3, r4, r5, lr}
  404332:	4c07      	ldr	r4, [pc, #28]	; (404350 <_sbrk_r+0x20>)
  404334:	2300      	movs	r3, #0
  404336:	4605      	mov	r5, r0
  404338:	4608      	mov	r0, r1
  40433a:	6023      	str	r3, [r4, #0]
  40433c:	f7fd f966 	bl	40160c <_sbrk>
  404340:	1c43      	adds	r3, r0, #1
  404342:	d000      	beq.n	404346 <_sbrk_r+0x16>
  404344:	bd38      	pop	{r3, r4, r5, pc}
  404346:	6823      	ldr	r3, [r4, #0]
  404348:	2b00      	cmp	r3, #0
  40434a:	d0fb      	beq.n	404344 <_sbrk_r+0x14>
  40434c:	602b      	str	r3, [r5, #0]
  40434e:	bd38      	pop	{r3, r4, r5, pc}
  404350:	20000948 	.word	0x20000948

00404354 <__sread>:
  404354:	b510      	push	{r4, lr}
  404356:	460c      	mov	r4, r1
  404358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40435c:	f000 f9bc 	bl	4046d8 <_read_r>
  404360:	2800      	cmp	r0, #0
  404362:	db03      	blt.n	40436c <__sread+0x18>
  404364:	6d23      	ldr	r3, [r4, #80]	; 0x50
  404366:	4403      	add	r3, r0
  404368:	6523      	str	r3, [r4, #80]	; 0x50
  40436a:	bd10      	pop	{r4, pc}
  40436c:	89a3      	ldrh	r3, [r4, #12]
  40436e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  404372:	81a3      	strh	r3, [r4, #12]
  404374:	bd10      	pop	{r4, pc}
  404376:	bf00      	nop

00404378 <__swrite>:
  404378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40437c:	4616      	mov	r6, r2
  40437e:	898a      	ldrh	r2, [r1, #12]
  404380:	461d      	mov	r5, r3
  404382:	05d3      	lsls	r3, r2, #23
  404384:	460c      	mov	r4, r1
  404386:	4607      	mov	r7, r0
  404388:	d506      	bpl.n	404398 <__swrite+0x20>
  40438a:	2200      	movs	r2, #0
  40438c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404390:	2302      	movs	r3, #2
  404392:	f000 f98d 	bl	4046b0 <_lseek_r>
  404396:	89a2      	ldrh	r2, [r4, #12]
  404398:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40439c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4043a0:	81a2      	strh	r2, [r4, #12]
  4043a2:	4638      	mov	r0, r7
  4043a4:	4632      	mov	r2, r6
  4043a6:	462b      	mov	r3, r5
  4043a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4043ac:	f000 b8a0 	b.w	4044f0 <_write_r>

004043b0 <__sseek>:
  4043b0:	b510      	push	{r4, lr}
  4043b2:	460c      	mov	r4, r1
  4043b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4043b8:	f000 f97a 	bl	4046b0 <_lseek_r>
  4043bc:	89a3      	ldrh	r3, [r4, #12]
  4043be:	1c42      	adds	r2, r0, #1
  4043c0:	bf0e      	itee	eq
  4043c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4043c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4043ca:	6520      	strne	r0, [r4, #80]	; 0x50
  4043cc:	81a3      	strh	r3, [r4, #12]
  4043ce:	bd10      	pop	{r4, pc}

004043d0 <__sclose>:
  4043d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4043d4:	f000 b8f2 	b.w	4045bc <_close_r>

004043d8 <__swbuf_r>:
  4043d8:	b570      	push	{r4, r5, r6, lr}
  4043da:	460d      	mov	r5, r1
  4043dc:	4614      	mov	r4, r2
  4043de:	4606      	mov	r6, r0
  4043e0:	b110      	cbz	r0, 4043e8 <__swbuf_r+0x10>
  4043e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4043e4:	2b00      	cmp	r3, #0
  4043e6:	d048      	beq.n	40447a <__swbuf_r+0xa2>
  4043e8:	89a2      	ldrh	r2, [r4, #12]
  4043ea:	69a3      	ldr	r3, [r4, #24]
  4043ec:	60a3      	str	r3, [r4, #8]
  4043ee:	b291      	uxth	r1, r2
  4043f0:	0708      	lsls	r0, r1, #28
  4043f2:	d538      	bpl.n	404466 <__swbuf_r+0x8e>
  4043f4:	6923      	ldr	r3, [r4, #16]
  4043f6:	2b00      	cmp	r3, #0
  4043f8:	d035      	beq.n	404466 <__swbuf_r+0x8e>
  4043fa:	0489      	lsls	r1, r1, #18
  4043fc:	b2ed      	uxtb	r5, r5
  4043fe:	d515      	bpl.n	40442c <__swbuf_r+0x54>
  404400:	6822      	ldr	r2, [r4, #0]
  404402:	6961      	ldr	r1, [r4, #20]
  404404:	1ad3      	subs	r3, r2, r3
  404406:	428b      	cmp	r3, r1
  404408:	da1c      	bge.n	404444 <__swbuf_r+0x6c>
  40440a:	3301      	adds	r3, #1
  40440c:	68a1      	ldr	r1, [r4, #8]
  40440e:	1c50      	adds	r0, r2, #1
  404410:	3901      	subs	r1, #1
  404412:	60a1      	str	r1, [r4, #8]
  404414:	6020      	str	r0, [r4, #0]
  404416:	7015      	strb	r5, [r2, #0]
  404418:	6962      	ldr	r2, [r4, #20]
  40441a:	429a      	cmp	r2, r3
  40441c:	d01a      	beq.n	404454 <__swbuf_r+0x7c>
  40441e:	89a3      	ldrh	r3, [r4, #12]
  404420:	07db      	lsls	r3, r3, #31
  404422:	d501      	bpl.n	404428 <__swbuf_r+0x50>
  404424:	2d0a      	cmp	r5, #10
  404426:	d015      	beq.n	404454 <__swbuf_r+0x7c>
  404428:	4628      	mov	r0, r5
  40442a:	bd70      	pop	{r4, r5, r6, pc}
  40442c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40442e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404432:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404436:	81a2      	strh	r2, [r4, #12]
  404438:	6822      	ldr	r2, [r4, #0]
  40443a:	6661      	str	r1, [r4, #100]	; 0x64
  40443c:	6961      	ldr	r1, [r4, #20]
  40443e:	1ad3      	subs	r3, r2, r3
  404440:	428b      	cmp	r3, r1
  404442:	dbe2      	blt.n	40440a <__swbuf_r+0x32>
  404444:	4630      	mov	r0, r6
  404446:	4621      	mov	r1, r4
  404448:	f7fe fd22 	bl	402e90 <_fflush_r>
  40444c:	b940      	cbnz	r0, 404460 <__swbuf_r+0x88>
  40444e:	6822      	ldr	r2, [r4, #0]
  404450:	2301      	movs	r3, #1
  404452:	e7db      	b.n	40440c <__swbuf_r+0x34>
  404454:	4630      	mov	r0, r6
  404456:	4621      	mov	r1, r4
  404458:	f7fe fd1a 	bl	402e90 <_fflush_r>
  40445c:	2800      	cmp	r0, #0
  40445e:	d0e3      	beq.n	404428 <__swbuf_r+0x50>
  404460:	f04f 30ff 	mov.w	r0, #4294967295
  404464:	bd70      	pop	{r4, r5, r6, pc}
  404466:	4630      	mov	r0, r6
  404468:	4621      	mov	r1, r4
  40446a:	f7fe fbf5 	bl	402c58 <__swsetup_r>
  40446e:	2800      	cmp	r0, #0
  404470:	d1f6      	bne.n	404460 <__swbuf_r+0x88>
  404472:	89a2      	ldrh	r2, [r4, #12]
  404474:	6923      	ldr	r3, [r4, #16]
  404476:	b291      	uxth	r1, r2
  404478:	e7bf      	b.n	4043fa <__swbuf_r+0x22>
  40447a:	f7fe fd9d 	bl	402fb8 <__sinit>
  40447e:	e7b3      	b.n	4043e8 <__swbuf_r+0x10>

00404480 <_wcrtomb_r>:
  404480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404484:	4605      	mov	r5, r0
  404486:	b086      	sub	sp, #24
  404488:	461e      	mov	r6, r3
  40448a:	460c      	mov	r4, r1
  40448c:	b1a1      	cbz	r1, 4044b8 <_wcrtomb_r+0x38>
  40448e:	4b10      	ldr	r3, [pc, #64]	; (4044d0 <_wcrtomb_r+0x50>)
  404490:	4617      	mov	r7, r2
  404492:	f8d3 8000 	ldr.w	r8, [r3]
  404496:	f7ff f8f5 	bl	403684 <__locale_charset>
  40449a:	9600      	str	r6, [sp, #0]
  40449c:	4603      	mov	r3, r0
  40449e:	4621      	mov	r1, r4
  4044a0:	463a      	mov	r2, r7
  4044a2:	4628      	mov	r0, r5
  4044a4:	47c0      	blx	r8
  4044a6:	1c43      	adds	r3, r0, #1
  4044a8:	d103      	bne.n	4044b2 <_wcrtomb_r+0x32>
  4044aa:	2200      	movs	r2, #0
  4044ac:	238a      	movs	r3, #138	; 0x8a
  4044ae:	6032      	str	r2, [r6, #0]
  4044b0:	602b      	str	r3, [r5, #0]
  4044b2:	b006      	add	sp, #24
  4044b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4044b8:	4b05      	ldr	r3, [pc, #20]	; (4044d0 <_wcrtomb_r+0x50>)
  4044ba:	681f      	ldr	r7, [r3, #0]
  4044bc:	f7ff f8e2 	bl	403684 <__locale_charset>
  4044c0:	9600      	str	r6, [sp, #0]
  4044c2:	4603      	mov	r3, r0
  4044c4:	4622      	mov	r2, r4
  4044c6:	4628      	mov	r0, r5
  4044c8:	a903      	add	r1, sp, #12
  4044ca:	47b8      	blx	r7
  4044cc:	e7eb      	b.n	4044a6 <_wcrtomb_r+0x26>
  4044ce:	bf00      	nop
  4044d0:	20000868 	.word	0x20000868

004044d4 <__ascii_wctomb>:
  4044d4:	b121      	cbz	r1, 4044e0 <__ascii_wctomb+0xc>
  4044d6:	2aff      	cmp	r2, #255	; 0xff
  4044d8:	d804      	bhi.n	4044e4 <__ascii_wctomb+0x10>
  4044da:	700a      	strb	r2, [r1, #0]
  4044dc:	2001      	movs	r0, #1
  4044de:	4770      	bx	lr
  4044e0:	4608      	mov	r0, r1
  4044e2:	4770      	bx	lr
  4044e4:	238a      	movs	r3, #138	; 0x8a
  4044e6:	6003      	str	r3, [r0, #0]
  4044e8:	f04f 30ff 	mov.w	r0, #4294967295
  4044ec:	4770      	bx	lr
  4044ee:	bf00      	nop

004044f0 <_write_r>:
  4044f0:	b570      	push	{r4, r5, r6, lr}
  4044f2:	4c08      	ldr	r4, [pc, #32]	; (404514 <_write_r+0x24>)
  4044f4:	4606      	mov	r6, r0
  4044f6:	2500      	movs	r5, #0
  4044f8:	4608      	mov	r0, r1
  4044fa:	4611      	mov	r1, r2
  4044fc:	461a      	mov	r2, r3
  4044fe:	6025      	str	r5, [r4, #0]
  404500:	f7fb ffe4 	bl	4004cc <_write>
  404504:	1c43      	adds	r3, r0, #1
  404506:	d000      	beq.n	40450a <_write_r+0x1a>
  404508:	bd70      	pop	{r4, r5, r6, pc}
  40450a:	6823      	ldr	r3, [r4, #0]
  40450c:	2b00      	cmp	r3, #0
  40450e:	d0fb      	beq.n	404508 <_write_r+0x18>
  404510:	6033      	str	r3, [r6, #0]
  404512:	bd70      	pop	{r4, r5, r6, pc}
  404514:	20000948 	.word	0x20000948

00404518 <__register_exitproc>:
  404518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40451c:	4c25      	ldr	r4, [pc, #148]	; (4045b4 <__register_exitproc+0x9c>)
  40451e:	6825      	ldr	r5, [r4, #0]
  404520:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  404524:	4606      	mov	r6, r0
  404526:	4688      	mov	r8, r1
  404528:	4692      	mov	sl, r2
  40452a:	4699      	mov	r9, r3
  40452c:	b3cc      	cbz	r4, 4045a2 <__register_exitproc+0x8a>
  40452e:	6860      	ldr	r0, [r4, #4]
  404530:	281f      	cmp	r0, #31
  404532:	dc18      	bgt.n	404566 <__register_exitproc+0x4e>
  404534:	1c43      	adds	r3, r0, #1
  404536:	b17e      	cbz	r6, 404558 <__register_exitproc+0x40>
  404538:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40453c:	2101      	movs	r1, #1
  40453e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  404542:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  404546:	fa01 f200 	lsl.w	r2, r1, r0
  40454a:	4317      	orrs	r7, r2
  40454c:	2e02      	cmp	r6, #2
  40454e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  404552:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  404556:	d01e      	beq.n	404596 <__register_exitproc+0x7e>
  404558:	3002      	adds	r0, #2
  40455a:	6063      	str	r3, [r4, #4]
  40455c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  404560:	2000      	movs	r0, #0
  404562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404566:	4b14      	ldr	r3, [pc, #80]	; (4045b8 <__register_exitproc+0xa0>)
  404568:	b303      	cbz	r3, 4045ac <__register_exitproc+0x94>
  40456a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40456e:	f7ff f903 	bl	403778 <malloc>
  404572:	4604      	mov	r4, r0
  404574:	b1d0      	cbz	r0, 4045ac <__register_exitproc+0x94>
  404576:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40457a:	2700      	movs	r7, #0
  40457c:	e880 0088 	stmia.w	r0, {r3, r7}
  404580:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  404584:	4638      	mov	r0, r7
  404586:	2301      	movs	r3, #1
  404588:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40458c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  404590:	2e00      	cmp	r6, #0
  404592:	d0e1      	beq.n	404558 <__register_exitproc+0x40>
  404594:	e7d0      	b.n	404538 <__register_exitproc+0x20>
  404596:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40459a:	430a      	orrs	r2, r1
  40459c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4045a0:	e7da      	b.n	404558 <__register_exitproc+0x40>
  4045a2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4045a6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4045aa:	e7c0      	b.n	40452e <__register_exitproc+0x16>
  4045ac:	f04f 30ff 	mov.w	r0, #4294967295
  4045b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045b4:	00404db0 	.word	0x00404db0
  4045b8:	00403779 	.word	0x00403779

004045bc <_close_r>:
  4045bc:	b538      	push	{r3, r4, r5, lr}
  4045be:	4c07      	ldr	r4, [pc, #28]	; (4045dc <_close_r+0x20>)
  4045c0:	2300      	movs	r3, #0
  4045c2:	4605      	mov	r5, r0
  4045c4:	4608      	mov	r0, r1
  4045c6:	6023      	str	r3, [r4, #0]
  4045c8:	f7fd f84c 	bl	401664 <_close>
  4045cc:	1c43      	adds	r3, r0, #1
  4045ce:	d000      	beq.n	4045d2 <_close_r+0x16>
  4045d0:	bd38      	pop	{r3, r4, r5, pc}
  4045d2:	6823      	ldr	r3, [r4, #0]
  4045d4:	2b00      	cmp	r3, #0
  4045d6:	d0fb      	beq.n	4045d0 <_close_r+0x14>
  4045d8:	602b      	str	r3, [r5, #0]
  4045da:	bd38      	pop	{r3, r4, r5, pc}
  4045dc:	20000948 	.word	0x20000948

004045e0 <_fclose_r>:
  4045e0:	2900      	cmp	r1, #0
  4045e2:	d03d      	beq.n	404660 <_fclose_r+0x80>
  4045e4:	b570      	push	{r4, r5, r6, lr}
  4045e6:	4605      	mov	r5, r0
  4045e8:	460c      	mov	r4, r1
  4045ea:	b108      	cbz	r0, 4045f0 <_fclose_r+0x10>
  4045ec:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4045ee:	b37b      	cbz	r3, 404650 <_fclose_r+0x70>
  4045f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4045f4:	b90b      	cbnz	r3, 4045fa <_fclose_r+0x1a>
  4045f6:	2000      	movs	r0, #0
  4045f8:	bd70      	pop	{r4, r5, r6, pc}
  4045fa:	4628      	mov	r0, r5
  4045fc:	4621      	mov	r1, r4
  4045fe:	f7fe fb9d 	bl	402d3c <__sflush_r>
  404602:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404604:	4606      	mov	r6, r0
  404606:	b133      	cbz	r3, 404616 <_fclose_r+0x36>
  404608:	4628      	mov	r0, r5
  40460a:	69e1      	ldr	r1, [r4, #28]
  40460c:	4798      	blx	r3
  40460e:	2800      	cmp	r0, #0
  404610:	bfb8      	it	lt
  404612:	f04f 36ff 	movlt.w	r6, #4294967295
  404616:	89a3      	ldrh	r3, [r4, #12]
  404618:	061b      	lsls	r3, r3, #24
  40461a:	d41c      	bmi.n	404656 <_fclose_r+0x76>
  40461c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40461e:	b141      	cbz	r1, 404632 <_fclose_r+0x52>
  404620:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404624:	4299      	cmp	r1, r3
  404626:	d002      	beq.n	40462e <_fclose_r+0x4e>
  404628:	4628      	mov	r0, r5
  40462a:	f7fe fd9d 	bl	403168 <_free_r>
  40462e:	2300      	movs	r3, #0
  404630:	6323      	str	r3, [r4, #48]	; 0x30
  404632:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404634:	b121      	cbz	r1, 404640 <_fclose_r+0x60>
  404636:	4628      	mov	r0, r5
  404638:	f7fe fd96 	bl	403168 <_free_r>
  40463c:	2300      	movs	r3, #0
  40463e:	6463      	str	r3, [r4, #68]	; 0x44
  404640:	f7fe fcc0 	bl	402fc4 <__sfp_lock_acquire>
  404644:	2300      	movs	r3, #0
  404646:	81a3      	strh	r3, [r4, #12]
  404648:	f7fe fcbe 	bl	402fc8 <__sfp_lock_release>
  40464c:	4630      	mov	r0, r6
  40464e:	bd70      	pop	{r4, r5, r6, pc}
  404650:	f7fe fcb2 	bl	402fb8 <__sinit>
  404654:	e7cc      	b.n	4045f0 <_fclose_r+0x10>
  404656:	4628      	mov	r0, r5
  404658:	6921      	ldr	r1, [r4, #16]
  40465a:	f7fe fd85 	bl	403168 <_free_r>
  40465e:	e7dd      	b.n	40461c <_fclose_r+0x3c>
  404660:	2000      	movs	r0, #0
  404662:	4770      	bx	lr

00404664 <_fstat_r>:
  404664:	b538      	push	{r3, r4, r5, lr}
  404666:	4c08      	ldr	r4, [pc, #32]	; (404688 <_fstat_r+0x24>)
  404668:	2300      	movs	r3, #0
  40466a:	4605      	mov	r5, r0
  40466c:	4608      	mov	r0, r1
  40466e:	4611      	mov	r1, r2
  404670:	6023      	str	r3, [r4, #0]
  404672:	f7fd f803 	bl	40167c <_fstat>
  404676:	1c43      	adds	r3, r0, #1
  404678:	d000      	beq.n	40467c <_fstat_r+0x18>
  40467a:	bd38      	pop	{r3, r4, r5, pc}
  40467c:	6823      	ldr	r3, [r4, #0]
  40467e:	2b00      	cmp	r3, #0
  404680:	d0fb      	beq.n	40467a <_fstat_r+0x16>
  404682:	602b      	str	r3, [r5, #0]
  404684:	bd38      	pop	{r3, r4, r5, pc}
  404686:	bf00      	nop
  404688:	20000948 	.word	0x20000948

0040468c <_isatty_r>:
  40468c:	b538      	push	{r3, r4, r5, lr}
  40468e:	4c07      	ldr	r4, [pc, #28]	; (4046ac <_isatty_r+0x20>)
  404690:	2300      	movs	r3, #0
  404692:	4605      	mov	r5, r0
  404694:	4608      	mov	r0, r1
  404696:	6023      	str	r3, [r4, #0]
  404698:	f7fd f800 	bl	40169c <_isatty>
  40469c:	1c43      	adds	r3, r0, #1
  40469e:	d000      	beq.n	4046a2 <_isatty_r+0x16>
  4046a0:	bd38      	pop	{r3, r4, r5, pc}
  4046a2:	6823      	ldr	r3, [r4, #0]
  4046a4:	2b00      	cmp	r3, #0
  4046a6:	d0fb      	beq.n	4046a0 <_isatty_r+0x14>
  4046a8:	602b      	str	r3, [r5, #0]
  4046aa:	bd38      	pop	{r3, r4, r5, pc}
  4046ac:	20000948 	.word	0x20000948

004046b0 <_lseek_r>:
  4046b0:	b570      	push	{r4, r5, r6, lr}
  4046b2:	4c08      	ldr	r4, [pc, #32]	; (4046d4 <_lseek_r+0x24>)
  4046b4:	4606      	mov	r6, r0
  4046b6:	2500      	movs	r5, #0
  4046b8:	4608      	mov	r0, r1
  4046ba:	4611      	mov	r1, r2
  4046bc:	461a      	mov	r2, r3
  4046be:	6025      	str	r5, [r4, #0]
  4046c0:	f7fc fff8 	bl	4016b4 <_lseek>
  4046c4:	1c43      	adds	r3, r0, #1
  4046c6:	d000      	beq.n	4046ca <_lseek_r+0x1a>
  4046c8:	bd70      	pop	{r4, r5, r6, pc}
  4046ca:	6823      	ldr	r3, [r4, #0]
  4046cc:	2b00      	cmp	r3, #0
  4046ce:	d0fb      	beq.n	4046c8 <_lseek_r+0x18>
  4046d0:	6033      	str	r3, [r6, #0]
  4046d2:	bd70      	pop	{r4, r5, r6, pc}
  4046d4:	20000948 	.word	0x20000948

004046d8 <_read_r>:
  4046d8:	b570      	push	{r4, r5, r6, lr}
  4046da:	4c08      	ldr	r4, [pc, #32]	; (4046fc <_read_r+0x24>)
  4046dc:	4606      	mov	r6, r0
  4046de:	2500      	movs	r5, #0
  4046e0:	4608      	mov	r0, r1
  4046e2:	4611      	mov	r1, r2
  4046e4:	461a      	mov	r2, r3
  4046e6:	6025      	str	r5, [r4, #0]
  4046e8:	f7fb fec4 	bl	400474 <_read>
  4046ec:	1c43      	adds	r3, r0, #1
  4046ee:	d000      	beq.n	4046f2 <_read_r+0x1a>
  4046f0:	bd70      	pop	{r4, r5, r6, pc}
  4046f2:	6823      	ldr	r3, [r4, #0]
  4046f4:	2b00      	cmp	r3, #0
  4046f6:	d0fb      	beq.n	4046f0 <_read_r+0x18>
  4046f8:	6033      	str	r3, [r6, #0]
  4046fa:	bd70      	pop	{r4, r5, r6, pc}
  4046fc:	20000948 	.word	0x20000948

00404700 <__aeabi_uldivmod>:
  404700:	b953      	cbnz	r3, 404718 <__aeabi_uldivmod+0x18>
  404702:	b94a      	cbnz	r2, 404718 <__aeabi_uldivmod+0x18>
  404704:	2900      	cmp	r1, #0
  404706:	bf08      	it	eq
  404708:	2800      	cmpeq	r0, #0
  40470a:	bf1c      	itt	ne
  40470c:	f04f 31ff 	movne.w	r1, #4294967295
  404710:	f04f 30ff 	movne.w	r0, #4294967295
  404714:	f000 b83c 	b.w	404790 <__aeabi_idiv0>
  404718:	b082      	sub	sp, #8
  40471a:	46ec      	mov	ip, sp
  40471c:	e92d 5000 	stmdb	sp!, {ip, lr}
  404720:	f000 f81e 	bl	404760 <__gnu_uldivmod_helper>
  404724:	f8dd e004 	ldr.w	lr, [sp, #4]
  404728:	b002      	add	sp, #8
  40472a:	bc0c      	pop	{r2, r3}
  40472c:	4770      	bx	lr
  40472e:	bf00      	nop

00404730 <__gnu_ldivmod_helper>:
  404730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404734:	9c06      	ldr	r4, [sp, #24]
  404736:	4615      	mov	r5, r2
  404738:	4606      	mov	r6, r0
  40473a:	460f      	mov	r7, r1
  40473c:	4698      	mov	r8, r3
  40473e:	f000 f829 	bl	404794 <__divdi3>
  404742:	fb05 f301 	mul.w	r3, r5, r1
  404746:	fb00 3808 	mla	r8, r0, r8, r3
  40474a:	fba5 2300 	umull	r2, r3, r5, r0
  40474e:	1ab2      	subs	r2, r6, r2
  404750:	4443      	add	r3, r8
  404752:	eb67 0303 	sbc.w	r3, r7, r3
  404756:	e9c4 2300 	strd	r2, r3, [r4]
  40475a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40475e:	bf00      	nop

00404760 <__gnu_uldivmod_helper>:
  404760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404764:	9c06      	ldr	r4, [sp, #24]
  404766:	4690      	mov	r8, r2
  404768:	4606      	mov	r6, r0
  40476a:	460f      	mov	r7, r1
  40476c:	461d      	mov	r5, r3
  40476e:	f000 f95f 	bl	404a30 <__udivdi3>
  404772:	fb00 f505 	mul.w	r5, r0, r5
  404776:	fba0 2308 	umull	r2, r3, r0, r8
  40477a:	fb08 5501 	mla	r5, r8, r1, r5
  40477e:	1ab2      	subs	r2, r6, r2
  404780:	442b      	add	r3, r5
  404782:	eb67 0303 	sbc.w	r3, r7, r3
  404786:	e9c4 2300 	strd	r2, r3, [r4]
  40478a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40478e:	bf00      	nop

00404790 <__aeabi_idiv0>:
  404790:	4770      	bx	lr
  404792:	bf00      	nop

00404794 <__divdi3>:
  404794:	2900      	cmp	r1, #0
  404796:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40479a:	f2c0 80a6 	blt.w	4048ea <__divdi3+0x156>
  40479e:	2600      	movs	r6, #0
  4047a0:	2b00      	cmp	r3, #0
  4047a2:	f2c0 809c 	blt.w	4048de <__divdi3+0x14a>
  4047a6:	4688      	mov	r8, r1
  4047a8:	4694      	mov	ip, r2
  4047aa:	469e      	mov	lr, r3
  4047ac:	4615      	mov	r5, r2
  4047ae:	4604      	mov	r4, r0
  4047b0:	460f      	mov	r7, r1
  4047b2:	2b00      	cmp	r3, #0
  4047b4:	d13d      	bne.n	404832 <__divdi3+0x9e>
  4047b6:	428a      	cmp	r2, r1
  4047b8:	d959      	bls.n	40486e <__divdi3+0xda>
  4047ba:	fab2 f382 	clz	r3, r2
  4047be:	b13b      	cbz	r3, 4047d0 <__divdi3+0x3c>
  4047c0:	f1c3 0220 	rsb	r2, r3, #32
  4047c4:	409f      	lsls	r7, r3
  4047c6:	fa20 f202 	lsr.w	r2, r0, r2
  4047ca:	409d      	lsls	r5, r3
  4047cc:	4317      	orrs	r7, r2
  4047ce:	409c      	lsls	r4, r3
  4047d0:	0c29      	lsrs	r1, r5, #16
  4047d2:	0c22      	lsrs	r2, r4, #16
  4047d4:	fbb7 fef1 	udiv	lr, r7, r1
  4047d8:	b2a8      	uxth	r0, r5
  4047da:	fb01 771e 	mls	r7, r1, lr, r7
  4047de:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  4047e2:	fb00 f30e 	mul.w	r3, r0, lr
  4047e6:	42bb      	cmp	r3, r7
  4047e8:	d90a      	bls.n	404800 <__divdi3+0x6c>
  4047ea:	197f      	adds	r7, r7, r5
  4047ec:	f10e 32ff 	add.w	r2, lr, #4294967295
  4047f0:	f080 8105 	bcs.w	4049fe <__divdi3+0x26a>
  4047f4:	42bb      	cmp	r3, r7
  4047f6:	f240 8102 	bls.w	4049fe <__divdi3+0x26a>
  4047fa:	f1ae 0e02 	sub.w	lr, lr, #2
  4047fe:	442f      	add	r7, r5
  404800:	1aff      	subs	r7, r7, r3
  404802:	b2a4      	uxth	r4, r4
  404804:	fbb7 f3f1 	udiv	r3, r7, r1
  404808:	fb01 7713 	mls	r7, r1, r3, r7
  40480c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  404810:	fb00 f003 	mul.w	r0, r0, r3
  404814:	42b8      	cmp	r0, r7
  404816:	d908      	bls.n	40482a <__divdi3+0x96>
  404818:	197f      	adds	r7, r7, r5
  40481a:	f103 32ff 	add.w	r2, r3, #4294967295
  40481e:	f080 80f0 	bcs.w	404a02 <__divdi3+0x26e>
  404822:	42b8      	cmp	r0, r7
  404824:	f240 80ed 	bls.w	404a02 <__divdi3+0x26e>
  404828:	3b02      	subs	r3, #2
  40482a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40482e:	2200      	movs	r2, #0
  404830:	e003      	b.n	40483a <__divdi3+0xa6>
  404832:	428b      	cmp	r3, r1
  404834:	d90f      	bls.n	404856 <__divdi3+0xc2>
  404836:	2200      	movs	r2, #0
  404838:	4613      	mov	r3, r2
  40483a:	1c34      	adds	r4, r6, #0
  40483c:	bf18      	it	ne
  40483e:	2401      	movne	r4, #1
  404840:	4260      	negs	r0, r4
  404842:	f04f 0500 	mov.w	r5, #0
  404846:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40484a:	4058      	eors	r0, r3
  40484c:	4051      	eors	r1, r2
  40484e:	1900      	adds	r0, r0, r4
  404850:	4169      	adcs	r1, r5
  404852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404856:	fab3 f283 	clz	r2, r3
  40485a:	2a00      	cmp	r2, #0
  40485c:	f040 8086 	bne.w	40496c <__divdi3+0x1d8>
  404860:	428b      	cmp	r3, r1
  404862:	d302      	bcc.n	40486a <__divdi3+0xd6>
  404864:	4584      	cmp	ip, r0
  404866:	f200 80db 	bhi.w	404a20 <__divdi3+0x28c>
  40486a:	2301      	movs	r3, #1
  40486c:	e7e5      	b.n	40483a <__divdi3+0xa6>
  40486e:	b912      	cbnz	r2, 404876 <__divdi3+0xe2>
  404870:	2301      	movs	r3, #1
  404872:	fbb3 f5f2 	udiv	r5, r3, r2
  404876:	fab5 f085 	clz	r0, r5
  40487a:	2800      	cmp	r0, #0
  40487c:	d13b      	bne.n	4048f6 <__divdi3+0x162>
  40487e:	1b78      	subs	r0, r7, r5
  404880:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404884:	fa1f fc85 	uxth.w	ip, r5
  404888:	2201      	movs	r2, #1
  40488a:	fbb0 f8fe 	udiv	r8, r0, lr
  40488e:	0c21      	lsrs	r1, r4, #16
  404890:	fb0e 0718 	mls	r7, lr, r8, r0
  404894:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  404898:	fb0c f308 	mul.w	r3, ip, r8
  40489c:	42bb      	cmp	r3, r7
  40489e:	d907      	bls.n	4048b0 <__divdi3+0x11c>
  4048a0:	197f      	adds	r7, r7, r5
  4048a2:	f108 31ff 	add.w	r1, r8, #4294967295
  4048a6:	d202      	bcs.n	4048ae <__divdi3+0x11a>
  4048a8:	42bb      	cmp	r3, r7
  4048aa:	f200 80bd 	bhi.w	404a28 <__divdi3+0x294>
  4048ae:	4688      	mov	r8, r1
  4048b0:	1aff      	subs	r7, r7, r3
  4048b2:	b2a4      	uxth	r4, r4
  4048b4:	fbb7 f3fe 	udiv	r3, r7, lr
  4048b8:	fb0e 7713 	mls	r7, lr, r3, r7
  4048bc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  4048c0:	fb0c fc03 	mul.w	ip, ip, r3
  4048c4:	45bc      	cmp	ip, r7
  4048c6:	d907      	bls.n	4048d8 <__divdi3+0x144>
  4048c8:	197f      	adds	r7, r7, r5
  4048ca:	f103 31ff 	add.w	r1, r3, #4294967295
  4048ce:	d202      	bcs.n	4048d6 <__divdi3+0x142>
  4048d0:	45bc      	cmp	ip, r7
  4048d2:	f200 80a7 	bhi.w	404a24 <__divdi3+0x290>
  4048d6:	460b      	mov	r3, r1
  4048d8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4048dc:	e7ad      	b.n	40483a <__divdi3+0xa6>
  4048de:	4252      	negs	r2, r2
  4048e0:	ea6f 0606 	mvn.w	r6, r6
  4048e4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4048e8:	e75d      	b.n	4047a6 <__divdi3+0x12>
  4048ea:	4240      	negs	r0, r0
  4048ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4048f0:	f04f 36ff 	mov.w	r6, #4294967295
  4048f4:	e754      	b.n	4047a0 <__divdi3+0xc>
  4048f6:	f1c0 0220 	rsb	r2, r0, #32
  4048fa:	fa24 f102 	lsr.w	r1, r4, r2
  4048fe:	fa07 f300 	lsl.w	r3, r7, r0
  404902:	4085      	lsls	r5, r0
  404904:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404908:	40d7      	lsrs	r7, r2
  40490a:	4319      	orrs	r1, r3
  40490c:	fbb7 f2fe 	udiv	r2, r7, lr
  404910:	0c0b      	lsrs	r3, r1, #16
  404912:	fb0e 7712 	mls	r7, lr, r2, r7
  404916:	fa1f fc85 	uxth.w	ip, r5
  40491a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40491e:	fb0c f702 	mul.w	r7, ip, r2
  404922:	429f      	cmp	r7, r3
  404924:	fa04 f400 	lsl.w	r4, r4, r0
  404928:	d907      	bls.n	40493a <__divdi3+0x1a6>
  40492a:	195b      	adds	r3, r3, r5
  40492c:	f102 30ff 	add.w	r0, r2, #4294967295
  404930:	d274      	bcs.n	404a1c <__divdi3+0x288>
  404932:	429f      	cmp	r7, r3
  404934:	d972      	bls.n	404a1c <__divdi3+0x288>
  404936:	3a02      	subs	r2, #2
  404938:	442b      	add	r3, r5
  40493a:	1bdf      	subs	r7, r3, r7
  40493c:	b289      	uxth	r1, r1
  40493e:	fbb7 f8fe 	udiv	r8, r7, lr
  404942:	fb0e 7318 	mls	r3, lr, r8, r7
  404946:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40494a:	fb0c f708 	mul.w	r7, ip, r8
  40494e:	429f      	cmp	r7, r3
  404950:	d908      	bls.n	404964 <__divdi3+0x1d0>
  404952:	195b      	adds	r3, r3, r5
  404954:	f108 31ff 	add.w	r1, r8, #4294967295
  404958:	d25c      	bcs.n	404a14 <__divdi3+0x280>
  40495a:	429f      	cmp	r7, r3
  40495c:	d95a      	bls.n	404a14 <__divdi3+0x280>
  40495e:	f1a8 0802 	sub.w	r8, r8, #2
  404962:	442b      	add	r3, r5
  404964:	1bd8      	subs	r0, r3, r7
  404966:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40496a:	e78e      	b.n	40488a <__divdi3+0xf6>
  40496c:	f1c2 0320 	rsb	r3, r2, #32
  404970:	fa2c f103 	lsr.w	r1, ip, r3
  404974:	fa0e fe02 	lsl.w	lr, lr, r2
  404978:	fa20 f703 	lsr.w	r7, r0, r3
  40497c:	ea41 0e0e 	orr.w	lr, r1, lr
  404980:	fa08 f002 	lsl.w	r0, r8, r2
  404984:	fa28 f103 	lsr.w	r1, r8, r3
  404988:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40498c:	4338      	orrs	r0, r7
  40498e:	fbb1 f8f5 	udiv	r8, r1, r5
  404992:	0c03      	lsrs	r3, r0, #16
  404994:	fb05 1118 	mls	r1, r5, r8, r1
  404998:	fa1f f78e 	uxth.w	r7, lr
  40499c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4049a0:	fb07 f308 	mul.w	r3, r7, r8
  4049a4:	428b      	cmp	r3, r1
  4049a6:	fa0c fc02 	lsl.w	ip, ip, r2
  4049aa:	d909      	bls.n	4049c0 <__divdi3+0x22c>
  4049ac:	eb11 010e 	adds.w	r1, r1, lr
  4049b0:	f108 39ff 	add.w	r9, r8, #4294967295
  4049b4:	d230      	bcs.n	404a18 <__divdi3+0x284>
  4049b6:	428b      	cmp	r3, r1
  4049b8:	d92e      	bls.n	404a18 <__divdi3+0x284>
  4049ba:	f1a8 0802 	sub.w	r8, r8, #2
  4049be:	4471      	add	r1, lr
  4049c0:	1ac9      	subs	r1, r1, r3
  4049c2:	b280      	uxth	r0, r0
  4049c4:	fbb1 f3f5 	udiv	r3, r1, r5
  4049c8:	fb05 1113 	mls	r1, r5, r3, r1
  4049cc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4049d0:	fb07 f703 	mul.w	r7, r7, r3
  4049d4:	428f      	cmp	r7, r1
  4049d6:	d908      	bls.n	4049ea <__divdi3+0x256>
  4049d8:	eb11 010e 	adds.w	r1, r1, lr
  4049dc:	f103 30ff 	add.w	r0, r3, #4294967295
  4049e0:	d216      	bcs.n	404a10 <__divdi3+0x27c>
  4049e2:	428f      	cmp	r7, r1
  4049e4:	d914      	bls.n	404a10 <__divdi3+0x27c>
  4049e6:	3b02      	subs	r3, #2
  4049e8:	4471      	add	r1, lr
  4049ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4049ee:	1bc9      	subs	r1, r1, r7
  4049f0:	fba3 890c 	umull	r8, r9, r3, ip
  4049f4:	4549      	cmp	r1, r9
  4049f6:	d309      	bcc.n	404a0c <__divdi3+0x278>
  4049f8:	d005      	beq.n	404a06 <__divdi3+0x272>
  4049fa:	2200      	movs	r2, #0
  4049fc:	e71d      	b.n	40483a <__divdi3+0xa6>
  4049fe:	4696      	mov	lr, r2
  404a00:	e6fe      	b.n	404800 <__divdi3+0x6c>
  404a02:	4613      	mov	r3, r2
  404a04:	e711      	b.n	40482a <__divdi3+0x96>
  404a06:	4094      	lsls	r4, r2
  404a08:	4544      	cmp	r4, r8
  404a0a:	d2f6      	bcs.n	4049fa <__divdi3+0x266>
  404a0c:	3b01      	subs	r3, #1
  404a0e:	e7f4      	b.n	4049fa <__divdi3+0x266>
  404a10:	4603      	mov	r3, r0
  404a12:	e7ea      	b.n	4049ea <__divdi3+0x256>
  404a14:	4688      	mov	r8, r1
  404a16:	e7a5      	b.n	404964 <__divdi3+0x1d0>
  404a18:	46c8      	mov	r8, r9
  404a1a:	e7d1      	b.n	4049c0 <__divdi3+0x22c>
  404a1c:	4602      	mov	r2, r0
  404a1e:	e78c      	b.n	40493a <__divdi3+0x1a6>
  404a20:	4613      	mov	r3, r2
  404a22:	e70a      	b.n	40483a <__divdi3+0xa6>
  404a24:	3b02      	subs	r3, #2
  404a26:	e757      	b.n	4048d8 <__divdi3+0x144>
  404a28:	f1a8 0802 	sub.w	r8, r8, #2
  404a2c:	442f      	add	r7, r5
  404a2e:	e73f      	b.n	4048b0 <__divdi3+0x11c>

00404a30 <__udivdi3>:
  404a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a34:	2b00      	cmp	r3, #0
  404a36:	d144      	bne.n	404ac2 <__udivdi3+0x92>
  404a38:	428a      	cmp	r2, r1
  404a3a:	4615      	mov	r5, r2
  404a3c:	4604      	mov	r4, r0
  404a3e:	d94f      	bls.n	404ae0 <__udivdi3+0xb0>
  404a40:	fab2 f782 	clz	r7, r2
  404a44:	460e      	mov	r6, r1
  404a46:	b14f      	cbz	r7, 404a5c <__udivdi3+0x2c>
  404a48:	f1c7 0320 	rsb	r3, r7, #32
  404a4c:	40b9      	lsls	r1, r7
  404a4e:	fa20 f603 	lsr.w	r6, r0, r3
  404a52:	fa02 f507 	lsl.w	r5, r2, r7
  404a56:	430e      	orrs	r6, r1
  404a58:	fa00 f407 	lsl.w	r4, r0, r7
  404a5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404a60:	0c23      	lsrs	r3, r4, #16
  404a62:	fbb6 f0fe 	udiv	r0, r6, lr
  404a66:	b2af      	uxth	r7, r5
  404a68:	fb0e 6110 	mls	r1, lr, r0, r6
  404a6c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404a70:	fb07 f100 	mul.w	r1, r7, r0
  404a74:	4299      	cmp	r1, r3
  404a76:	d909      	bls.n	404a8c <__udivdi3+0x5c>
  404a78:	195b      	adds	r3, r3, r5
  404a7a:	f100 32ff 	add.w	r2, r0, #4294967295
  404a7e:	f080 80ec 	bcs.w	404c5a <__udivdi3+0x22a>
  404a82:	4299      	cmp	r1, r3
  404a84:	f240 80e9 	bls.w	404c5a <__udivdi3+0x22a>
  404a88:	3802      	subs	r0, #2
  404a8a:	442b      	add	r3, r5
  404a8c:	1a5a      	subs	r2, r3, r1
  404a8e:	b2a4      	uxth	r4, r4
  404a90:	fbb2 f3fe 	udiv	r3, r2, lr
  404a94:	fb0e 2213 	mls	r2, lr, r3, r2
  404a98:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  404a9c:	fb07 f703 	mul.w	r7, r7, r3
  404aa0:	4297      	cmp	r7, r2
  404aa2:	d908      	bls.n	404ab6 <__udivdi3+0x86>
  404aa4:	1952      	adds	r2, r2, r5
  404aa6:	f103 31ff 	add.w	r1, r3, #4294967295
  404aaa:	f080 80d8 	bcs.w	404c5e <__udivdi3+0x22e>
  404aae:	4297      	cmp	r7, r2
  404ab0:	f240 80d5 	bls.w	404c5e <__udivdi3+0x22e>
  404ab4:	3b02      	subs	r3, #2
  404ab6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404aba:	2600      	movs	r6, #0
  404abc:	4631      	mov	r1, r6
  404abe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ac2:	428b      	cmp	r3, r1
  404ac4:	d847      	bhi.n	404b56 <__udivdi3+0x126>
  404ac6:	fab3 f683 	clz	r6, r3
  404aca:	2e00      	cmp	r6, #0
  404acc:	d148      	bne.n	404b60 <__udivdi3+0x130>
  404ace:	428b      	cmp	r3, r1
  404ad0:	d302      	bcc.n	404ad8 <__udivdi3+0xa8>
  404ad2:	4282      	cmp	r2, r0
  404ad4:	f200 80cd 	bhi.w	404c72 <__udivdi3+0x242>
  404ad8:	2001      	movs	r0, #1
  404ada:	4631      	mov	r1, r6
  404adc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ae0:	b912      	cbnz	r2, 404ae8 <__udivdi3+0xb8>
  404ae2:	2501      	movs	r5, #1
  404ae4:	fbb5 f5f2 	udiv	r5, r5, r2
  404ae8:	fab5 f885 	clz	r8, r5
  404aec:	f1b8 0f00 	cmp.w	r8, #0
  404af0:	d177      	bne.n	404be2 <__udivdi3+0x1b2>
  404af2:	1b4a      	subs	r2, r1, r5
  404af4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404af8:	b2af      	uxth	r7, r5
  404afa:	2601      	movs	r6, #1
  404afc:	fbb2 f0fe 	udiv	r0, r2, lr
  404b00:	0c23      	lsrs	r3, r4, #16
  404b02:	fb0e 2110 	mls	r1, lr, r0, r2
  404b06:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  404b0a:	fb07 f300 	mul.w	r3, r7, r0
  404b0e:	428b      	cmp	r3, r1
  404b10:	d907      	bls.n	404b22 <__udivdi3+0xf2>
  404b12:	1949      	adds	r1, r1, r5
  404b14:	f100 32ff 	add.w	r2, r0, #4294967295
  404b18:	d202      	bcs.n	404b20 <__udivdi3+0xf0>
  404b1a:	428b      	cmp	r3, r1
  404b1c:	f200 80ba 	bhi.w	404c94 <__udivdi3+0x264>
  404b20:	4610      	mov	r0, r2
  404b22:	1ac9      	subs	r1, r1, r3
  404b24:	b2a4      	uxth	r4, r4
  404b26:	fbb1 f3fe 	udiv	r3, r1, lr
  404b2a:	fb0e 1113 	mls	r1, lr, r3, r1
  404b2e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  404b32:	fb07 f703 	mul.w	r7, r7, r3
  404b36:	42a7      	cmp	r7, r4
  404b38:	d908      	bls.n	404b4c <__udivdi3+0x11c>
  404b3a:	1964      	adds	r4, r4, r5
  404b3c:	f103 32ff 	add.w	r2, r3, #4294967295
  404b40:	f080 808f 	bcs.w	404c62 <__udivdi3+0x232>
  404b44:	42a7      	cmp	r7, r4
  404b46:	f240 808c 	bls.w	404c62 <__udivdi3+0x232>
  404b4a:	3b02      	subs	r3, #2
  404b4c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  404b50:	4631      	mov	r1, r6
  404b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b56:	2600      	movs	r6, #0
  404b58:	4630      	mov	r0, r6
  404b5a:	4631      	mov	r1, r6
  404b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404b60:	f1c6 0420 	rsb	r4, r6, #32
  404b64:	fa22 f504 	lsr.w	r5, r2, r4
  404b68:	40b3      	lsls	r3, r6
  404b6a:	432b      	orrs	r3, r5
  404b6c:	fa20 fc04 	lsr.w	ip, r0, r4
  404b70:	fa01 f706 	lsl.w	r7, r1, r6
  404b74:	fa21 f504 	lsr.w	r5, r1, r4
  404b78:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  404b7c:	ea4c 0707 	orr.w	r7, ip, r7
  404b80:	fbb5 f8fe 	udiv	r8, r5, lr
  404b84:	0c39      	lsrs	r1, r7, #16
  404b86:	fb0e 5518 	mls	r5, lr, r8, r5
  404b8a:	fa1f fc83 	uxth.w	ip, r3
  404b8e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  404b92:	fb0c f108 	mul.w	r1, ip, r8
  404b96:	42a9      	cmp	r1, r5
  404b98:	fa02 f206 	lsl.w	r2, r2, r6
  404b9c:	d904      	bls.n	404ba8 <__udivdi3+0x178>
  404b9e:	18ed      	adds	r5, r5, r3
  404ba0:	f108 34ff 	add.w	r4, r8, #4294967295
  404ba4:	d367      	bcc.n	404c76 <__udivdi3+0x246>
  404ba6:	46a0      	mov	r8, r4
  404ba8:	1a6d      	subs	r5, r5, r1
  404baa:	b2bf      	uxth	r7, r7
  404bac:	fbb5 f4fe 	udiv	r4, r5, lr
  404bb0:	fb0e 5514 	mls	r5, lr, r4, r5
  404bb4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  404bb8:	fb0c fc04 	mul.w	ip, ip, r4
  404bbc:	458c      	cmp	ip, r1
  404bbe:	d904      	bls.n	404bca <__udivdi3+0x19a>
  404bc0:	18c9      	adds	r1, r1, r3
  404bc2:	f104 35ff 	add.w	r5, r4, #4294967295
  404bc6:	d35c      	bcc.n	404c82 <__udivdi3+0x252>
  404bc8:	462c      	mov	r4, r5
  404bca:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  404bce:	ebcc 0101 	rsb	r1, ip, r1
  404bd2:	fba4 2302 	umull	r2, r3, r4, r2
  404bd6:	4299      	cmp	r1, r3
  404bd8:	d348      	bcc.n	404c6c <__udivdi3+0x23c>
  404bda:	d044      	beq.n	404c66 <__udivdi3+0x236>
  404bdc:	4620      	mov	r0, r4
  404bde:	2600      	movs	r6, #0
  404be0:	e76c      	b.n	404abc <__udivdi3+0x8c>
  404be2:	f1c8 0420 	rsb	r4, r8, #32
  404be6:	fa01 f308 	lsl.w	r3, r1, r8
  404bea:	fa05 f508 	lsl.w	r5, r5, r8
  404bee:	fa20 f704 	lsr.w	r7, r0, r4
  404bf2:	40e1      	lsrs	r1, r4
  404bf4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404bf8:	431f      	orrs	r7, r3
  404bfa:	fbb1 f6fe 	udiv	r6, r1, lr
  404bfe:	0c3a      	lsrs	r2, r7, #16
  404c00:	fb0e 1116 	mls	r1, lr, r6, r1
  404c04:	fa1f fc85 	uxth.w	ip, r5
  404c08:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  404c0c:	fb0c f206 	mul.w	r2, ip, r6
  404c10:	429a      	cmp	r2, r3
  404c12:	fa00 f408 	lsl.w	r4, r0, r8
  404c16:	d907      	bls.n	404c28 <__udivdi3+0x1f8>
  404c18:	195b      	adds	r3, r3, r5
  404c1a:	f106 31ff 	add.w	r1, r6, #4294967295
  404c1e:	d237      	bcs.n	404c90 <__udivdi3+0x260>
  404c20:	429a      	cmp	r2, r3
  404c22:	d935      	bls.n	404c90 <__udivdi3+0x260>
  404c24:	3e02      	subs	r6, #2
  404c26:	442b      	add	r3, r5
  404c28:	1a9b      	subs	r3, r3, r2
  404c2a:	b2bf      	uxth	r7, r7
  404c2c:	fbb3 f0fe 	udiv	r0, r3, lr
  404c30:	fb0e 3310 	mls	r3, lr, r0, r3
  404c34:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  404c38:	fb0c f100 	mul.w	r1, ip, r0
  404c3c:	4299      	cmp	r1, r3
  404c3e:	d907      	bls.n	404c50 <__udivdi3+0x220>
  404c40:	195b      	adds	r3, r3, r5
  404c42:	f100 32ff 	add.w	r2, r0, #4294967295
  404c46:	d221      	bcs.n	404c8c <__udivdi3+0x25c>
  404c48:	4299      	cmp	r1, r3
  404c4a:	d91f      	bls.n	404c8c <__udivdi3+0x25c>
  404c4c:	3802      	subs	r0, #2
  404c4e:	442b      	add	r3, r5
  404c50:	1a5a      	subs	r2, r3, r1
  404c52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  404c56:	4667      	mov	r7, ip
  404c58:	e750      	b.n	404afc <__udivdi3+0xcc>
  404c5a:	4610      	mov	r0, r2
  404c5c:	e716      	b.n	404a8c <__udivdi3+0x5c>
  404c5e:	460b      	mov	r3, r1
  404c60:	e729      	b.n	404ab6 <__udivdi3+0x86>
  404c62:	4613      	mov	r3, r2
  404c64:	e772      	b.n	404b4c <__udivdi3+0x11c>
  404c66:	40b0      	lsls	r0, r6
  404c68:	4290      	cmp	r0, r2
  404c6a:	d2b7      	bcs.n	404bdc <__udivdi3+0x1ac>
  404c6c:	1e60      	subs	r0, r4, #1
  404c6e:	2600      	movs	r6, #0
  404c70:	e724      	b.n	404abc <__udivdi3+0x8c>
  404c72:	4630      	mov	r0, r6
  404c74:	e722      	b.n	404abc <__udivdi3+0x8c>
  404c76:	42a9      	cmp	r1, r5
  404c78:	d995      	bls.n	404ba6 <__udivdi3+0x176>
  404c7a:	f1a8 0802 	sub.w	r8, r8, #2
  404c7e:	441d      	add	r5, r3
  404c80:	e792      	b.n	404ba8 <__udivdi3+0x178>
  404c82:	458c      	cmp	ip, r1
  404c84:	d9a0      	bls.n	404bc8 <__udivdi3+0x198>
  404c86:	3c02      	subs	r4, #2
  404c88:	4419      	add	r1, r3
  404c8a:	e79e      	b.n	404bca <__udivdi3+0x19a>
  404c8c:	4610      	mov	r0, r2
  404c8e:	e7df      	b.n	404c50 <__udivdi3+0x220>
  404c90:	460e      	mov	r6, r1
  404c92:	e7c9      	b.n	404c28 <__udivdi3+0x1f8>
  404c94:	3802      	subs	r0, #2
  404c96:	4429      	add	r1, r5
  404c98:	e743      	b.n	404b22 <__udivdi3+0xf2>
  404c9a:	bf00      	nop
  404c9c:	3a203120 	.word	0x3a203120
  404ca0:	69786520 	.word	0x69786520
  404ca4:	6e206562 	.word	0x6e206562
  404ca8:	6d61766f 	.word	0x6d61766f
  404cac:	65746e65 	.word	0x65746e65
  404cb0:	73736520 	.word	0x73736520
  404cb4:	656d2065 	.word	0x656d2065
  404cb8:	0a20756e 	.word	0x0a20756e
  404cbc:	2032200d 	.word	0x2032200d
  404cc0:	7441203a 	.word	0x7441203a
  404cc4:	20617669 	.word	0x20617669
  404cc8:	454c206f 	.word	0x454c206f
  404ccc:	0a202044 	.word	0x0a202044
  404cd0:	2033200d 	.word	0x2033200d
  404cd4:	6544203a 	.word	0x6544203a
  404cd8:	67696c73 	.word	0x67696c73
  404cdc:	206f2061 	.word	0x206f2061
  404ce0:	2044454c 	.word	0x2044454c
  404ce4:	00200d0a 	.word	0x00200d0a
  404ce8:	2d2d2d20 	.word	0x2d2d2d20
  404cec:	2d2d2d2d 	.word	0x2d2d2d2d
  404cf0:	2d2d2d2d 	.word	0x2d2d2d2d
  404cf4:	2d2d2d2d 	.word	0x2d2d2d2d
  404cf8:	2d2d2d2d 	.word	0x2d2d2d2d
  404cfc:	2d2d2d2d 	.word	0x2d2d2d2d
  404d00:	2d2d2d2d 	.word	0x2d2d2d2d
  404d04:	0d0a202d 	.word	0x0d0a202d
  404d08:	6d654220 	.word	0x6d654220
  404d0c:	6e697620 	.word	0x6e697620
  404d10:	74206f64 	.word	0x74206f64
  404d14:	61727265 	.word	0x61727265
  404d18:	6f697571 	.word	0x6f697571
  404d1c:	09092120 	.word	0x09092120
  404d20:	2d200d0a 	.word	0x2d200d0a
  404d24:	2d2d2d2d 	.word	0x2d2d2d2d
  404d28:	2d2d2d2d 	.word	0x2d2d2d2d
  404d2c:	2d2d2d2d 	.word	0x2d2d2d2d
  404d30:	2d2d2d2d 	.word	0x2d2d2d2d
  404d34:	2d2d2d2d 	.word	0x2d2d2d2d
  404d38:	2d2d2d2d 	.word	0x2d2d2d2d
  404d3c:	202d2d2d 	.word	0x202d2d2d
  404d40:	00000d0a 	.word	0x00000d0a
  404d44:	5252455b 	.word	0x5252455b
  404d48:	51205d20 	.word	0x51205d20
  404d4c:	746e6175 	.word	0x746e6175
  404d50:	64616469 	.word	0x64616469
  404d54:	65642065 	.word	0x65642065
  404d58:	64616420 	.word	0x64616420
  404d5c:	3e20736f 	.word	0x3e20736f
  404d60:	72657020 	.word	0x72657020
  404d64:	6974696d 	.word	0x6974696d
  404d68:	0a206f64 	.word	0x0a206f64
  404d6c:	00000000 	.word	0x00000000
  404d70:	2064654c 	.word	0x2064654c
  404d74:	0a204e4f 	.word	0x0a204e4f
  404d78:	0000000d 	.word	0x0000000d
  404d7c:	2064654c 	.word	0x2064654c
  404d80:	2046464f 	.word	0x2046464f
  404d84:	00000d0a 	.word	0x00000d0a
  404d88:	464e495b 	.word	0x464e495b
  404d8c:	4f205d4f 	.word	0x4f205d4f
  404d90:	6f616370 	.word	0x6f616370
  404d94:	6f616e20 	.word	0x6f616e20
  404d98:	66656420 	.word	0x66656420
  404d9c:	64696e69 	.word	0x64696e69
  404da0:	25203a61 	.word	0x25203a61
  404da4:	0d0a2073 	.word	0x0d0a2073
  404da8:	00000000 	.word	0x00000000
  404dac:	00000043 	.word	0x00000043

00404db0 <_global_impure_ptr>:
  404db0:	20000008 0000000a                       ... ....

00404db8 <zeroes.6869>:
  404db8:	30303030 30303030 30303030 30303030     0000000000000000
  404dc8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404dd8:	00000000 33323130 37363534 62613938     ....0123456789ab
  404de8:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404df8 <blanks.6868>:
  404df8:	20202020 20202020 20202020 20202020                     

00404e08 <_init>:
  404e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e0a:	bf00      	nop
  404e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404e0e:	bc08      	pop	{r3}
  404e10:	469e      	mov	lr, r3
  404e12:	4770      	bx	lr

00404e14 <__init_array_start>:
  404e14:	00402d1d 	.word	0x00402d1d

00404e18 <__frame_dummy_init_array_entry>:
  404e18:	004000f1                                ..@.

00404e1c <_fini>:
  404e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e1e:	bf00      	nop
  404e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404e22:	bc08      	pop	{r3}
  404e24:	469e      	mov	lr, r3
  404e26:	4770      	bx	lr

00404e28 <__fini_array_start>:
  404e28:	004000cd 	.word	0x004000cd
