
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-214-generic) on Wed May 07 03:47:18 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project conv_ds 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top conv_ds 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 46217
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.93 seconds. CPU system time: 0.94 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:37) in function 'conv_ds' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:37) in function 'conv_ds' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:41) in function 'conv_ds' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_8' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:41) in function 'conv_ds' completely with a factor of 16.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.222 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:36:47) in function 'conv_ds'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:33:43) in function 'conv_ds'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:31:39) in function 'conv_ds'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:30:35) in function 'conv_ds'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:29:31) in function 'conv_ds'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv_ds' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'.
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' (loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'): Unable to schedule 'load' operation ('weights_load_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/conv_ds/conv_ds_slow.cpp:49) on array 'weights' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'weights'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 169, loop 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.52 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_ds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.47 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ds_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_31_3_VITIS_LOOP_36_5_VITIS_LOOP_37_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_ds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ds/out_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ds/in_fm' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ds/weights' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv_ds/bias' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv_ds' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_ds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.21 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.282 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv_ds.
INFO: [VLOG 209-307] Generating Verilog RTL for conv_ds.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.80 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.68 seconds. CPU system time: 1.64 seconds. Elapsed time: 19.91 seconds; current allocated memory: 85.262 MB.
INFO: [HLS 200-112] Total CPU user time: 20.07 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 33.22 seconds; peak allocated memory: 1.282 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 03:47:51 2025...
