STATE_DATA_ERROR	,	V_360
MMC_GO_INACTIVE_STATE	,	V_52
"mshc"	,	L_41
SDMMC_CARD_WR_THR_EN	,	V_225
ios	,	V_280
inode	,	V_23
SDIO_CCCR_ABORT	,	V_54
"DW MMC controller at irq %d,%d bit host data width,%u deep fifo\n"	,	L_77
irq_flags	,	V_452
"dw-mci"	,	L_75
dev	,	V_95
"card is present\n"	,	L_37
time_before	,	F_82
MMC_CAP_ERASE	,	V_412
clk_en_a_old	,	V_328
of_property_count_strings	,	F_176
SDMMC_INT_RESP_ERR	,	V_344
dw_mci_ctrl_reset	,	F_52
dw_mci_edmac_ops	,	V_431
DMA_FROM_DEVICE	,	V_105
ARRAY_SIZE	,	F_73
current_speed	,	V_256
unlikely	,	F_131
"DATA %u / %u * %u flg %x err %d\n"	,	L_2
for_each_sg	,	F_68
dw_mci_handle_cd	,	F_152
"failed to enable biu clock\n"	,	L_65
max_blk_count	,	V_419
MMC_TIMING_MMC_HS400	,	V_224
EIO	,	V_345
"%s: Unable to initialize DMA Controller.\n"	,	L_49
SG_MITER_FROM_SG	,	V_247
dw_mci_push_data64	,	F_140
stop	,	V_11
MINTSTS	,	V_382
dw_mci_dma_slave	,	V_200
reset_control_deassert	,	F_194
of_node	,	V_402
HCON	,	V_425
dw_mci_pull_data16	,	F_134
dst_maxburst	,	V_190
MMC_CMD_AC	,	V_86
dma_sync_sg_for_cpu	,	F_38
SDMMC_INT_VOLT_SWITCH	,	V_391
mmc_signal_sdio_irq	,	F_156
uhs	,	V_305
src_addr_width	,	V_188
rstc	,	V_440
"CMD%u(0x%x) flg %x rsp %x %x %x %x err %d\n"	,	L_1
SDMMC_CMD_DAT_EXP	,	V_73
usleep_range	,	F_110
test_bit	,	F_20
dma_set_mask	,	F_172
sg_miter	,	V_248
mmc_card	,	V_324
mmc_regulator_get_supply	,	F_160
wmb	,	F_28
of_property_read_u32	,	F_186
S_IRUSR	,	V_39
SDMMC_CMD_RESP_LONG	,	V_70
MMC_TIMING_UHS_DDR50	,	V_291
EBUSY	,	V_195
SDMMC_GET_FCNT	,	F_147
aligned_buf	,	V_369
clear_bit	,	F_108
"Bus speed (slot %d) = %dHz (slot req %dHz, actual %dHZ div = %d)\n"	,	L_26
ch	,	V_171
cfg	,	V_173
pr_info	,	F_209
dw_mci_pull_data32	,	F_138
i	,	V_123
irq	,	V_388
CMDARG	,	V_96
dw_mci_enable_cd	,	F_187
dw_mci_edmac_init	,	F_61
cmd_flags	,	V_90
p	,	V_126
"Synopsys Designware Multimedia Card Interface Driver\n"	,	L_82
"req"	,	L_10
s	,	V_2
dst_addr_width	,	V_186
dw_mci_get_dma_dir	,	F_32
dw_mci_start_request	,	F_89
v	,	V_3
jiffies	,	V_92
dw_mci_dmac_complete_dma	,	F_37
is_first_req	,	V_207
RINTSTS	,	V_251
DMA_INTERFACE_DWDMA	,	V_427
"INTMASK:\t0x%08x\n"	,	L_7
dw_mci_regs_fops	,	V_40
"DMA initialization not found.\n"	,	L_50
dw_mci_req_fops	,	V_42
dw_mci_cleanup_slot	,	F_167
no_dma	,	V_429
SDMMC_CMD_RESP_EXP	,	V_68
DATA_OFFSET	,	V_450
mci_writel	,	F_18
"ciu clock not available\n"	,	L_67
dev_dbg	,	F_48
opcode	,	V_16
SDMMC_CMD	,	V_28
debugfs_create_x32	,	F_12
"start command: ARGR=0x%08x CMDR=0x%08x\n"	,	L_16
"failed to enable vqmmc\n"	,	L_30
DW_MCI_DATA_ERROR_FLAGS	,	V_346
"%s: could not alloc DMA memory\n"	,	L_44
int_mask	,	V_332
dst_addr	,	V_183
CDETECT	,	V_318
sgl	,	V_176
tx_wmark	,	V_213
SDMMC_INT_CD	,	V_395
vqmmc	,	V_301
dw_mci_prep_stop_abort	,	F_21
DW_MMC_CARD_NO_USE_HOLD	,	V_76
reset_control_assert	,	F_193
ret	,	V_167
DW_MMC_240A	,	V_221
dir_status	,	V_243
dw_mci_tasklet_func	,	F_121
dmaengine_prep_slave_sg	,	F_57
mmc_add_host	,	F_164
MMC_PM_KEEP_POWER	,	V_457
part_buf32	,	V_372
"num-slots"	,	L_57
"completed_events"	,	L_13
dw_mci_idmac_start_dma	,	F_51
__dw_mci_start_request	,	F_86
STATE_DATA_BUSY	,	V_361
SDMMC_CLKENA	,	V_31
fifo_offset	,	V_180
MMC_TIMING_MMC_HS200	,	V_227
force_clkinit	,	V_253
dw_mci_get_ro	,	F_104
dw_mci_command_complete	,	F_117
SDMMC_CARD_RD_THR_EN	,	V_226
spin_unlock_irqrestore	,	F_79
"failed to initialize debugfs for slot\n"	,	L_14
IDMAC_DES0_DIC	,	V_160
dma_async_tx_descriptor	,	V_174
SDMMC_STATUS_BUSY	,	V_94
sg_mapping_iter	,	V_375
sg_dma_address	,	F_45
MMC_SEND_STATUS	,	V_56
INTMASK	,	V_237
STATE_WAITING_CMD11_DONE	,	V_255
private	,	V_6
SDMMC_CTRL_ALL_RESET_FLAGS	,	V_302
bytes_xfered	,	V_20
dev_vdbg	,	F_27
idmac_desc_64addr	,	V_125
"Failed to get external DMA channel.\n"	,	L_22
dw_mci_pull_data64	,	F_142
mci_fifo_readl	,	F_139
tasklet_init	,	F_201
idmac_desc	,	V_139
dw_mci_idmac_init	,	F_41
timeout	,	V_91
MMC_WRITE_BLOCK	,	V_81
ENOMEDIUM	,	V_278
caps2	,	V_414
SDMMC_CMD_STOP	,	V_55
EVENT_DATA_ERROR	,	V_359
mci_fifo_readq	,	F_143
signal_voltage	,	V_309
root	,	V_36
enb	,	V_331
fifo_reg	,	V_181
mci_fifo_readw	,	F_135
SDMMC_INT_RCRC	,	V_342
SDMMC_CTRL_DMA_RESET	,	V_115
SDMMC_CTYPE_4BIT	,	V_285
BYTCNT	,	V_268
sdio_id0	,	V_400
set_ios	,	V_292
mmc_of_parse	,	F_163
mmc_data	,	V_12
blocks	,	V_21
length	,	V_155
spin_unlock	,	F_123
spin_unlock_bh	,	F_4
max_segs	,	V_415
DMA_BIT_MASK	,	F_173
err_dmaunmap	,	V_453
part_buf16	,	V_368
err_own_bit	,	V_159
SDMMC_CTRL_INT_ENABLE	,	V_455
MMC_STOP_TRANSMISSION	,	V_50
__clk_old	,	V_258
SDMMC_UHS_18V	,	V_307
CDTHRCTL	,	V_230
MMC_GO_IDLE_STATE	,	V_51
"remove slot %d\n"	,	L_81
"3.3"	,	L_33
MMC_CAP_SDIO_IRQ	,	V_326
DW_MCI_FREQ_MIN	,	V_404
dw_mci_init_slot	,	F_157
ENOMEM	,	V_202
dw_mci_submit_data	,	F_80
"Unable to set bus rate to %uHz\n"	,	L_69
"slot %d init failed\n"	,	L_78
mem_addr	,	V_156
dms	,	V_170
ciu_out	,	V_437
setup_timer	,	F_195
gpio_ro	,	V_312
drto_ms	,	V_351
read_only	,	V_311
lock	,	V_15
id	,	V_65
CMD	,	V_97
v18	,	V_306
to_platform_device	,	F_162
dma_request_slave_channel	,	F_63
"1.8"	,	L_32
init	,	V_432
dw_mci_init_debugfs	,	F_9
dw_mci_set_part_bytes	,	F_124
"Voltage change didn't complete\n"	,	L_28
MMC_POWER_OFF	,	V_303
regulator_disable	,	F_100
dw_mci_parse_dt	,	F_181
fifo_width	,	V_208
prepare_hs400_tuning	,	V_335
IDINTEN64	,	V_142
IRQ_HANDLED	,	V_396
SDMMC_CMD_START	,	V_98
"state"	,	L_11
SDMMC_IDMAC_INT_NI	,	V_143
SDMMC_INT_SDIO	,	F_113
mmc_ios	,	V_279
"CTRL:\t0x%08x\n"	,	L_6
SDMMC_INT_CMD_DONE	,	V_394
cmd	,	V_10
pending_events	,	V_45
fifo_depth	,	V_216
mmc_dev	,	F_39
SDMMC_CMD_RESP_CRC	,	V_72
status	,	V_304
MMC_TYPE_SDIO	,	V_329
"card-detect-delay"	,	L_60
ring_size	,	V_127
dma_64bit_address	,	V_124
SDMMC_IDMAC_INT_RI	,	V_144
desc_first	,	V_152
MMC_DATA_READ	,	V_120
list_add_tail	,	F_92
verid	,	V_220
file	,	V_24
dw_mci_request_end	,	F_116
EVENT_XFER_COMPLETE	,	V_103
dw_mci_prepare_desc64	,	F_43
u16	,	T_1
mci_fifo_writeq	,	F_141
err	,	V_41
mci_fifo_writew	,	F_132
cnt	,	V_364
max_seg_size	,	V_417
mci_fifo_writel	,	F_137
EVENT_CMD_COMPLETE	,	V_272
SDMMC_GET_HDATA_WIDTH	,	F_198
SDMMC_GET_TRANS_MODE	,	F_170
use_dma	,	V_118
DMA_DEV_TO_MEM	,	V_194
disable	,	V_229
dw_mci_state	,	V_354
dw_mci_ctrl_thld	,	F_75
SDMMC_INT_DRTO	,	V_347
complete	,	V_397
ocr_avail	,	V_409
"Busy; trying anyway\n"	,	L_15
blksz_depth	,	V_210
DW_MCI_ERROR_FLAGS	,	V_454
PWREN	,	V_298
dw_mci_prepare_desc32	,	F_49
SDMMC_IDMAC_INT_TI	,	V_145
dw_mci_pull_data	,	F_144
IDMAC_INT_CLR	,	V_141
dma_sync_sg_for_device	,	F_59
SDMMC_IDMAC_SWRESET	,	V_111
detect_delay_ms	,	V_387
STATUS	,	V_93
dw_mci_edmac_exit	,	F_65
u32	,	V_43
host	,	V_14
SD_IO_RW_EXTENDED	,	V_87
"dmas"	,	L_47
mmc_command	,	V_9
init_slots	,	V_444
tasklet_schedule	,	F_40
vqmmc_enabled	,	V_300
dw_mci_regs_open	,	F_8
dto_timer	,	V_352
completed_events	,	V_46
IDINTEN	,	V_149
phy_regs	,	V_184
mod_timer	,	F_88
dw_mci_remove	,	F_205
SDMMC_SET_FIFOTH	,	F_74
pm_flags	,	V_456
SDMMC_CLKEN_LOW_PWR	,	V_64
"reset"	,	L_56
cleanup	,	V_102
spin_lock_irqsave	,	F_78
stop_cmdr	,	V_99
DMA_PREP_INTERRUPT	,	V_196
MMC_TIMING_MMC_DDR52	,	V_290
DW_MMC_CARD_PRESENT	,	V_319
present	,	V_314
DBADDRU	,	V_147
mmc_request_done	,	F_95
init_cnt	,	V_366
SDMMC_STATUS_DMA_REQ	,	V_436
consumed	,	V_381
num_slots	,	V_384
devm_kzalloc	,	F_182
SDMMC_INT_RTO	,	V_340
np	,	V_424
ENXIO	,	V_203
DBADDRL	,	V_146
dw_mci_interrupt	,	F_154
"IDMAC supports 64-bit address mode.\n"	,	L_42
"CMD:\t0x%08x\n"	,	L_5
tx_wmark_invers	,	V_214
MMC_RSP_SPI_R5	,	V_88
slot	,	V_5
"%s: fifo/dma reset bits didn't clear but ciu was reset, doing clock update\n"	,	L_54
debugfs_create_u32	,	F_11
SDMMC_CMD_PRV_DAT_WAIT	,	V_57
piter	,	V_379
SDMMC_INT_DCRC	,	V_348
SDMMC_CMD_UPD_CLK	,	V_66
mci_send_cmd	,	F_19
SDMMC_CMD_VOLT_SWITCH	,	V_60
dw_mci_reset	,	F_119
cur_slot	,	V_121
STATE_SENDING_CMD	,	V_61
dto	,	V_374
direction	,	V_192
MMC_SEND_TUNING_BLOCK_HS200	,	V_84
"fifo-depth"	,	L_58
dw_mci_data_complete	,	F_118
set_bit	,	F_31
dw_mci_edmac_stop_dma	,	F_53
"pending_events"	,	L_12
RST_N	,	V_322
"clock-frequency"	,	L_61
mmc_request	,	V_7
dev_warn	,	F_91
sg_dma_len	,	F_44
mmc_priv	,	F_15
DW_MCI_FREQ_MAX	,	V_406
SDMMC_RINTSTS	,	V_27
dev_id	,	V_389
MMC_WRITE_MULTIPLE_BLOCK	,	V_82
u64	,	V_133
dw_mci_resume	,	F_207
SDMMC_CMD_DAT_WR	,	V_75
MMC_POWER_UP	,	V_294
MMC_CAP_NEEDS_POLL	,	V_317
callback	,	V_198
"biu"	,	L_63
mmc_gpio_get_ro	,	F_105
spin_lock_bh	,	F_2
SG_MITER_TO_SG	,	V_246
IS_ERR	,	F_97
dw_mci_pull_part_bytes	,	F_127
devm_request_irq	,	F_202
err_clk_ciu	,	V_448
spin_lock_init	,	F_196
DIV_ROUND_UP	,	F_84
SDMMC_CLKEN_ENABLE	,	V_261
shift	,	V_376
"CLKENA:\t0x%08x\n"	,	L_8
supply	,	V_295
CONFIG_DEBUG_FS	,	V_420
dw_mci_switch_voltage	,	F_102
len	,	V_367
DMA_MEM_TO_DEV	,	V_193
dw_mci_request	,	F_93
fifoth_val	,	V_179
dmam_alloc_coherent	,	F_175
state	,	V_44
ctrl_id	,	V_398
dma_map_sg	,	F_69
defined	,	F_165
blksz	,	V_22
SDMMC_CMD_INIT	,	V_271
remain	,	V_377
SDMMC_INTMASK	,	V_30
smp_wmb	,	F_149
"IDMAC supports 32-bit address mode.\n"	,	L_43
tasklet	,	V_122
CTYPE	,	V_263
"%s: Timeout waiting for dma_req to clear during reset\n"	,	L_53
MMC_RSP_PRESENT	,	V_67
switch_voltage	,	V_308
node	,	V_37
dw_mci_cmd_interrupt	,	F_151
dw_mci_pre_dma_transfer	,	F_67
dw_mci_slot	,	V_4
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_187
MMC_VDD_33_34	,	V_411
prev_blksz	,	V_234
WRTPRT	,	V_313
GFP_KERNEL	,	V_201
MMC_POWER_ON	,	V_299
"attempted to initialize %d slots, but failed on all\n"	,	L_80
items	,	V_370
device	,	V_422
EINPROGRESS	,	V_49
"biu clock not available\n"	,	L_64
pdata	,	V_371
ctrl	,	V_434
SD_IO_RW_DIRECT	,	V_53
freq	,	V_399
des6	,	V_130
DW_MCI_SEND_STATUS	,	V_245
des7	,	V_132
des4	,	V_162
stop_abort	,	V_78
des5	,	V_163
device_node	,	V_423
des2	,	V_135
dw_mci_probe	,	F_188
i_private	,	V_25
des3	,	V_136
seq_printf	,	F_3
min	,	F_126
sg	,	V_107
send_stop_abort	,	F_29
mmc_regulator_set_vqmmc	,	F_103
cmdr	,	V_48
dw_mci_edmac_start_dma	,	F_55
DW_MMC_CARD_NEED_INIT	,	V_270
arg	,	V_17
dw_mci_enable_sdio_irq	,	F_112
DATA_240A_OFFSET	,	V_451
addr_config	,	V_421
"ciu"	,	L_66
dw_mci_card_busy	,	F_101
DW_MMC_CARD_NO_LOW_PWR	,	V_262
scatterlist	,	V_175
u8	,	T_2
seq_file	,	V_1
SG_MITER_ATOMIC	,	V_242
dw_mci_pull_final_bytes	,	F_129
src_addr	,	V_185
regs	,	V_182
mmc_detect_change	,	F_153
SDMMC_CTYPE_8BIT	,	V_287
des0	,	V_137
sdmmc_cmd_bits	,	V_254
des1	,	V_134
buf	,	V_363
del_timer	,	F_155
CTRL	,	V_113
DESC_RING_BUF_SZ	,	V_128
"Unexpected CMD11 timeout\n"	,	L_55
dma_release_channel	,	F_66
IDSTS64	,	V_140
"RINTSTS:\t0x%08x\n"	,	L_4
SDMMC_CTRL	,	V_29
clk_en_a	,	V_59
ERR_PTR	,	F_183
irq_lock	,	V_236
dw_mci_wait_while_busy	,	F_22
TRANS_MODE_IDMAC	,	V_233
DW_MCI_DESC_DATA_LENGTH	,	V_157
"card is not present\n"	,	L_38
"%s: fall back to PIO mode for current transfer\n"	,	L_24
CLKDIV	,	V_260
INIT_LIST_HEAD	,	F_197
MMC_VDD_32_33	,	V_410
dw_mci_start_command	,	F_26
"read-write"	,	L_36
SDMMC_IDMAC_FB	,	V_117
sg_dma	,	V_131
"STATUS:\t0x%08x\n"	,	L_3
dmaengine_submit	,	F_58
priv	,	V_353
data_status	,	V_266
DW_MCI_DMA_THRESHOLD	,	V_205
drv_data	,	V_282
drto_clks	,	V_350
"Platform data must supply bus speed\n"	,	L_70
fifo_size	,	V_443
"implementation specific init failed\n"	,	L_71
unlock	,	V_356
DBADDR	,	V_150
IDMAC_64ADDR_SET_BUFFER1_SIZE	,	F_47
dma_slave_config	,	V_172
WARN	,	F_199
"%d slots initialized\n"	,	L_79
clk_get_rate	,	F_192
part_buf_count	,	V_250
ETIMEDOUT	,	V_341
ops	,	V_385
callback_param	,	V_199
MMC_SEND_TUNING_BLOCK	,	V_83
IDMAC_DES0_CH	,	V_161
dw_mci	,	V_34
vmmc	,	V_296
"regs"	,	L_9
idx	,	V_215
prev_state	,	V_355
desc	,	V_154
next	,	V_204
dw_mci_push_part_bytes	,	F_125
SDMMC_GET_ADDR_CONFIG	,	F_171
dw_mci_board	,	V_438
mmc	,	V_33
RESP0	,	V_336
mmc_alloc_host	,	F_158
RESP1	,	V_337
thld_size	,	V_218
RESP2	,	V_338
dw_mci_req_open	,	F_5
RESP3	,	V_339
card_event	,	V_386
pending	,	V_390
SDMMC_CTRL_FIFO_RESET	,	V_321
err_clk_biu	,	V_447
SDMMC_INT_TXDR	,	V_239
dev_err	,	F_13
caps	,	V_316
CLKENA	,	V_63
bus_hz	,	V_257
"Timeout resetting block (ctrl reset %#x)\n"	,	L_52
of_property_read_u32_array	,	F_159
kzalloc	,	F_62
cpu_to_le32	,	F_42
TMOUT	,	V_267
"Using internal DMA controller.\n"	,	L_45
power_mode	,	V_293
src_maxburst	,	V_191
SDMMC_INT_EBE	,	V_349
"Regulator set error %d - %s V\n"	,	L_31
max_blk_size	,	V_416
devm_clk_get	,	F_189
DW_MCI_CMD_ERROR_FLAGS	,	V_392
mmc_host	,	V_32
sg_miter_next	,	F_146
start	,	V_240
dentry	,	V_35
dw_mci_init_card	,	F_111
mmc_remove_host	,	F_168
dw_mci_idmac_ops	,	V_430
clk_disable_unprepare	,	F_204
"sd sg_cpu: %#lx sg_dma: %#lx sg_len: %d\n"	,	L_23
cmd11_timer	,	V_273
"Defaulting to 32-bit access.\n"	,	L_73
host_cookie	,	V_106
part_buf	,	V_365
EILSEQ	,	V_343
dw_mci_get_cd	,	F_94
clock_frequency	,	V_439
dw_mci_regs_show	,	F_7
DMA_INTERFACE_GDMA	,	V_428
sg_miter_start	,	F_81
queue_node	,	V_276
regulator_enable	,	F_99
SDMMC_CTRL_RESET	,	V_435
IDMAC_DES0_ER	,	V_138
dw_mci_write_data_pio	,	F_150
SDMMC_IDMAC_ENABLE	,	V_116
max_req_size	,	V_418
of_find_property	,	F_177
VERID	,	V_449
SD_SWITCH_VOLTAGE	,	V_58
dw_mci_init	,	F_208
MMC_TIMING_UHS_SDR104	,	V_228
dev_info	,	F_85
SDMMC_INT_RXDR	,	V_238
BLKSIZ	,	V_269
MMC_SIGNAL_VOLTAGE_330	,	V_310
enable	,	V_219
IDMAC_DES0_FD	,	V_164
MMC_RSP_R1B	,	V_85
"Version ID is %04x\n"	,	L_74
SDMMC_RST_HWACTIVE	,	V_323
dw_mci_dma_cleanup	,	F_33
DMA_TO_DEVICE	,	V_104
cmdflags	,	V_265
mmc_card_is_removable	,	F_107
devm_reset_control_get_optional	,	F_184
MMC_READ_MULTIPLE_BLOCK	,	V_80
single_open	,	F_6
STATE_SENDING_CMD11	,	V_62
bus_width	,	V_283
CLKSRC	,	V_259
"platform data not available\n"	,	L_62
sg_cpu	,	V_129
dw_mci_exit	,	F_210
PLDMND	,	V_169
data_shift	,	V_209
cmd_status	,	V_252
"data error, status 0x%08x\n"	,	L_39
sdio_id	,	V_333
dw_mci_req_show	,	F_1
dw_mci_idmac_reset	,	F_35
dw_mci_execute_tuning	,	F_114
IDSTS	,	V_148
f_min	,	V_403
TRANS_MODE_PIO	,	V_433
__func__	,	V_241
dma_unmap_sg	,	F_34
reset	,	V_320
card	,	V_325
ENODEV	,	V_232
dmaengine_terminate_async	,	F_54
kfree	,	F_64
"Using PIO mode.\n"	,	L_51
MMC_RSP_CRC	,	V_71
flags	,	V_18
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS	,	F_133
debugfs_create_file	,	F_10
err_host_allocated	,	V_408
bmod	,	V_109
out	,	V_168
dw_mci_queue_request	,	F_90
parse_dt	,	V_441
mmc_regulator_set_ocr	,	F_98
TRANS_MODE_EDMAC	,	V_119
time_after	,	F_24
mmc_free_host	,	F_166
execute_tuning	,	V_334
dw_mci_prepare_command	,	F_14
clk_prepare_enable	,	F_190
part_buf_start	,	V_249
"queue request: state=%d\n"	,	L_27
ciu_clk	,	V_446
debugfs_root	,	V_38
dma_set_coherent_mask	,	F_174
dw_mci_prepare_hs400_tuning	,	F_115
EPROBE_DEFER	,	V_407
"Using external DMA controller.\n"	,	L_48
mszs	,	V_177
dw_mci_set_ios	,	F_96
fcnt	,	V_378
mrq	,	V_8
gpio_cd	,	V_315
dw_mci_hw_reset	,	F_109
EINVAL	,	V_166
dw_mci_drv_data	,	V_281
"rx-tx"	,	L_21
dw_mci_cmd11_timer	,	F_179
MMC_READ_SINGLE_BLOCK	,	V_79
dw_mci_pre_req	,	F_70
vdd	,	V_297
EVENT_DATA_COMPLETE	,	V_362
width	,	V_442
SDMMC_GET_VERID	,	F_200
__init	,	T_4
__exit	,	T_5
udelay	,	F_25
SDMMC_CTRL_DMA_ENABLE	,	V_235
queue	,	V_277
BMOD	,	V_110
data	,	V_13
rx_wmark	,	V_212
clken_low_pwr	,	V_327
dw_mci_adjust_fifoth	,	F_72
push_data	,	V_383
"Can't prepare slave sg.\n"	,	L_20
dw_mci_push_data32	,	F_136
dw_mci_dto_timer	,	F_180
dma_ops	,	V_101
SDMMC_CMD_USE_HOLD_REG	,	V_77
irqflags	,	V_231
mmc_gpio_get_cd	,	F_106
"Failed to config edmac.\n"	,	L_19
biu_clk	,	V_445
"DMA complete\n"	,	L_17
dw_mci_suspend	,	F_206
dw_mci_ops	,	V_401
IDMAC_SET_BUFFER1_SIZE	,	F_50
offset	,	V_206
DW_MMC_280A	,	V_222
dw_mci_idmac_stop_dma	,	F_36
dma_async_issue_pending	,	F_60
SDMMC_INT_DATA_OVER	,	V_393
timing	,	V_223
sg_miter_stop	,	F_148
DW_MCI_RECV_STATUS	,	V_244
SDMMC_GET_SLOT_NUM	,	F_203
dw_mci_init_dma	,	F_169
IDMAC_DES0_OWN	,	V_158
done	,	V_217
PTR_ERR	,	F_185
DMA_INTERFACE_IDMA	,	V_426
ctype	,	V_264
"fifo-depth property not found, using value of FIFOTH register as default\n"	,	L_59
"failed to enable ciu clock\n"	,	L_68
STATE_SENDING_DATA	,	V_357
class_dev	,	V_47
sg_elems	,	V_178
clk_set_rate	,	F_191
sg_len	,	V_108
pm_caps	,	V_413
dw_mci_set_drto	,	F_120
f_max	,	V_405
of_alias_get_id	,	F_161
"Platform data must supply correct num_slots.\n"	,	L_76
MMC_DATA_WRITE	,	V_74
IDMAC_DES0_LD	,	V_165
SDMMC_CTYPE_1BIT	,	V_288
"dma-names"	,	L_46
desc_len	,	V_151
"read-only"	,	L_35
msecs_to_jiffies	,	F_23
dw_mci_setup_bus	,	F_83
mci_readl	,	F_17
dw_mci_stop_dma	,	F_30
using_dma	,	V_100
pull_data	,	V_373
dmaengine_slave_config	,	F_56
dw_mci_submit_data_dma	,	F_77
SDMMC_CTRL_USE_IDMAC	,	V_114
FIFOTH	,	V_189
dw_mci_read_data_pio	,	F_145
"HCON reports a reserved host data width!\n"	,	L_72
MMC_BUS_WIDTH_4	,	V_284
UHS_REG	,	V_289
spin_lock	,	F_122
SDMMC_STATUS	,	V_26
DMA_CTRL_ACK	,	V_197
msize	,	V_211
dw_mci_push_data16	,	F_130
addr	,	V_380
MMC_BUS_WIDTH_8	,	V_286
STATE_SENDING_STOP	,	V_358
desc_last	,	V_153
MMC_RSP_R5	,	V_89
"failed to enable vmmc regulator\n"	,	L_29
temp	,	V_112
SDMMC_SET_THLD	,	F_76
readl	,	F_46
resp	,	V_19
MMC_RSP_136	,	V_69
"desciptor is still owned by IDMAC.\n"	,	L_18
irqreturn_t	,	T_3
WARN_ON	,	F_16
"clock-freq-min-max"	,	L_40
test_and_clear_bit	,	F_87
sbc	,	V_274
STATE_IDLE	,	V_275
min_t	,	F_128
"Timeout sending command (cmd %#x arg %#x status %#x)\n"	,	L_25
dw_mci_post_req	,	F_71
"card is %s\n"	,	L_34
MMC_TYPE_SD_COMBO	,	V_330
cpu_relax	,	F_178
