

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sun Sep 28 13:51:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1         |  3117071232|  3117071232|  48704238|          -|          -|    64|        no|
        | + VITIS_LOOP_12_2        |    48704235|    48704235|    190997|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_13_3      |      190995|      190995|       749|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_18_5    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_29_6  |          81|          81|         9|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     386|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|     632|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_283_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_334_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln13_fu_368_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln18_fu_411_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln19_1_fu_427_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln19_fu_417_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln23_fu_450_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln29_fu_516_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_532_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln30_fu_522_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln40_1_fu_378_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln40_2_fu_399_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_3_fu_500_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_4_fu_585_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_271_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln46_1_fu_348_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln46_fu_297_p2     |         +|   0|  0|  24|          17|          17|
    |sub_ln40_fu_490_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln46_1_fu_318_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln46_fu_249_p2     |         -|   0|  0|  23|          16|          16|
    |icmp_ln11_fu_277_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln12_fu_328_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln13_fu_362_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_fu_405_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_440_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln29_fu_510_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln34_fu_545_p2    |      icmp|   0|  0|  17|          10|           8|
    |or_ln21_fu_464_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_567_p2      |        or|   0|  0|   2|           1|           1|
    |ix_fu_573_p3           |    select|   0|  0|  10|           1|          10|
    |iy_fu_470_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln21_fu_456_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln32_fu_559_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 504|         281|         256|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_7_reg_173  |   9|          2|   32|         64|
    |acc_8_reg_195  |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         16|    1|         16|
    |kx_reg_184     |   9|          2|    4|          8|
    |ky_reg_162     |   9|          2|    4|          8|
    |oc_fu_84       |   9|          2|    7|         14|
    |x_reg_151      |   9|          2|    8|         16|
    |y_reg_139      |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 128|         30|   96|        206|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_7_reg_173               |  32|   0|   32|          0|
    |acc_8_reg_195               |  32|   0|   32|          0|
    |acc_reg_633                 |  32|   0|   32|          0|
    |add_ln11_reg_623            |   7|   0|    7|          0|
    |add_ln12_reg_651            |   8|   0|    8|          0|
    |add_ln13_reg_669            |   8|   0|    8|          0|
    |add_ln18_reg_682            |   4|   0|    4|          0|
    |add_ln29_reg_700            |   4|   0|    4|          0|
    |add_ln40_2_reg_674          |  13|   0|   13|          0|
    |add_ln40_reg_615            |  11|   0|   11|          0|
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |conv1_weights_load_reg_715  |  32|   0|   32|          0|
    |feat1_addr_reg_656          |  22|   0|   22|          0|
    |input_ftmap_load_reg_710    |  32|   0|   32|          0|
    |kx_reg_184                  |   4|   0|    4|          0|
    |ky_reg_162                  |   4|   0|    4|          0|
    |mul_reg_730                 |  32|   0|   32|          0|
    |oc_fu_84                    |   7|   0|    7|          0|
    |sext_ln40_reg_610           |  17|   0|   17|          0|
    |sub_ln40_reg_687            |  16|   0|   16|          0|
    |sub_ln46_1_reg_638          |  22|   0|   22|          0|
    |x_reg_151                   |   8|   0|    8|          0|
    |y_reg_139                   |   8|   0|    8|          0|
    |zext_ln12_reg_643           |   8|   0|   10|          2|
    |zext_ln13_reg_661           |   8|   0|   10|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 386|   0|  390|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_we0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_d0                |  out|   32|   ap_memory|          feat1|         array|
+------------------------+-----+-----+------------+---------------+--------------+

