Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\subsystemA.qsys --block-symbol-file --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\subsystemA --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/subsystemA.qsys
Progress: Reading input file
Progress: Adding DDR3_status_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module DDR3_status_GPIO
Progress: Adding LED_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_GPIO
Progress: Adding LVDS_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module LVDS_gpio
Progress: Adding TP_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module TP_GPIO
Progress: Adding address_span_extender_0 [altera_address_span_extender 18.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dual_boot_0 [altera_dual_boot 18.1]
Progress: Parameterizing module dual_boot_0
Progress: Adding ft600_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module ft600_gpio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\subsystemA.qsys --synthesis=VERILOG --output-directory=C:\DesignData\CoilDriverDesigns\Mk_8\Inline_Controller\HardwareDesignCopy\EB_Mk8_Inline_Controller_Hardware\ip\subsystemA\synthesis --family="MAX 10" --part=10M50DAF484I7G
Progress: Loading ip/subsystemA.qsys
Progress: Reading input file
Progress: Adding DDR3_status_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module DDR3_status_GPIO
Progress: Adding LED_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module LED_GPIO
Progress: Adding LVDS_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module LVDS_gpio
Progress: Adding TP_GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module TP_GPIO
Progress: Adding address_span_extender_0 [altera_address_span_extender 18.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dual_boot_0 [altera_dual_boot 18.1]
Progress: Parameterizing module dual_boot_0
Progress: Adding ft600_gpio [altera_avalon_pio 18.1]
Progress: Parameterizing module ft600_gpio
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: subsystemA: Generating subsystemA "subsystemA" for QUARTUS_SYNTH
Info: LED_GPIO: Starting RTL generation for module 'subsystemA_LED_GPIO'
Info: LED_GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=subsystemA_LED_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8095551254147843412.dir/0002_LED_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8095551254147843412.dir/0002_LED_GPIO_gen//subsystemA_LED_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: LED_GPIO: Done RTL generation for module 'subsystemA_LED_GPIO'
Info: LED_GPIO: "subsystemA" instantiated altera_avalon_pio "LED_GPIO"
Info: TP_GPIO: Starting RTL generation for module 'subsystemA_TP_GPIO'
Info: TP_GPIO:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=subsystemA_TP_GPIO --dir=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8095551254147843412.dir/0003_TP_GPIO_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PETE~1.MAY/AppData/Local/Temp/alt8656_8095551254147843412.dir/0003_TP_GPIO_gen//subsystemA_TP_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: TP_GPIO: Done RTL generation for module 'subsystemA_TP_GPIO'
Info: TP_GPIO: "subsystemA" instantiated altera_avalon_pio "TP_GPIO"
Info: rst_controller: "subsystemA" instantiated altera_reset_controller "rst_controller"
Info: subsystemA: Done "subsystemA" with 4 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
