
MIDI-DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ac0  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08006c7c  08006c7c  00007c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d30  08006d30  00008024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006d30  08006d30  00007d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d38  08006d38  00008024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d38  08006d38  00007d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006d3c  08006d3c  00007d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20040000  08006d40  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  20040024  08006d64  00008024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004027c  08006d64  0000827c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001777c  00000000  00000000  00008054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f94  00000000  00000000  0001f7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001420  00000000  00000000  00022768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fb4  00000000  00000000  00023b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c261  00000000  00000000  00024b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018588  00000000  00000000  00050d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ce44  00000000  00000000  00069325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00176169  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054c4  00000000  00000000  001761ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0017b670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040024 	.word	0x20040024
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006c64 	.word	0x08006c64

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040028 	.word	0x20040028
 80001f8:	08006c64 	.word	0x08006c64

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <read_keypad>:
	  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)readBuf, CHUNK_SIZE, DAC_ALIGN_8B_R);
	  HAL_TIM_Base_Start(&htim2);
}

char read_keypad(void)
{
 8000528:	b590      	push	{r4, r7, lr}
 800052a:	b08f      	sub	sp, #60	@ 0x3c
 800052c:	af00      	add	r7, sp, #0
        {'4','5','6','B'},
        {'7','8','9','C'},
        {'*','0','#','D'}
    };

    GPIO_TypeDef* rowPorts[4] = {Row_4_GPIO_Port, Row_3_GPIO_Port, Row_2_GPIO_Port, Row_1_GPIO_Port};
 800052e:	4b4c      	ldr	r3, [pc, #304]	@ (8000660 <read_keypad+0x138>)
 8000530:	f107 0420 	add.w	r4, r7, #32
 8000534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000536:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t rowPins[4]        = {Row_4_Pin,       Row_3_Pin,       Row_2_Pin,       Row_1_Pin};
 800053a:	4a4a      	ldr	r2, [pc, #296]	@ (8000664 <read_keypad+0x13c>)
 800053c:	f107 0318 	add.w	r3, r7, #24
 8000540:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000544:	e883 0003 	stmia.w	r3, {r0, r1}

    GPIO_TypeDef* colPorts[4] = {Col_4_GPIO_Port, Col_3_GPIO_Port, Col_2_GPIO_Port, Col_1_GPIO_Port};
 8000548:	4b47      	ldr	r3, [pc, #284]	@ (8000668 <read_keypad+0x140>)
 800054a:	f107 0408 	add.w	r4, r7, #8
 800054e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000550:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint16_t colPins[4]        = {Col_4_Pin,       Col_3_Pin,       Col_2_Pin,       Col_1_Pin};
 8000554:	4a45      	ldr	r2, [pc, #276]	@ (800066c <read_keypad+0x144>)
 8000556:	463b      	mov	r3, r7
 8000558:	e892 0003 	ldmia.w	r2, {r0, r1}
 800055c:	e883 0003 	stmia.w	r3, {r0, r1}

    // Scan each row
    for (int r = 0; r < 4; r++)
 8000560:	2300      	movs	r3, #0
 8000562:	637b      	str	r3, [r7, #52]	@ 0x34
 8000564:	e074      	b.n	8000650 <read_keypad+0x128>
    {
        // Set all rows HIGH
        HAL_GPIO_WritePin(Row_1_GPIO_Port, Row_1_Pin, GPIO_PIN_SET);
 8000566:	2201      	movs	r2, #1
 8000568:	2140      	movs	r1, #64	@ 0x40
 800056a:	4841      	ldr	r0, [pc, #260]	@ (8000670 <read_keypad+0x148>)
 800056c:	f001 fe1e 	bl	80021ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_2_GPIO_Port, Row_2_Pin, GPIO_PIN_SET);
 8000570:	2201      	movs	r2, #1
 8000572:	2104      	movs	r1, #4
 8000574:	483f      	ldr	r0, [pc, #252]	@ (8000674 <read_keypad+0x14c>)
 8000576:	f001 fe19 	bl	80021ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_3_GPIO_Port, Row_3_Pin, GPIO_PIN_SET);
 800057a:	2201      	movs	r2, #1
 800057c:	2102      	movs	r1, #2
 800057e:	483d      	ldr	r0, [pc, #244]	@ (8000674 <read_keypad+0x14c>)
 8000580:	f001 fe14 	bl	80021ac <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(Row_4_GPIO_Port, Row_4_Pin, GPIO_PIN_SET);
 8000584:	2201      	movs	r2, #1
 8000586:	2101      	movs	r1, #1
 8000588:	483a      	ldr	r0, [pc, #232]	@ (8000674 <read_keypad+0x14c>)
 800058a:	f001 fe0f 	bl	80021ac <HAL_GPIO_WritePin>

        // Pull this row LOW
        HAL_GPIO_WritePin(rowPorts[r], rowPins[r], GPIO_PIN_RESET);
 800058e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	3338      	adds	r3, #56	@ 0x38
 8000594:	443b      	add	r3, r7
 8000596:	f853 0c18 	ldr.w	r0, [r3, #-24]
 800059a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800059c:	005b      	lsls	r3, r3, #1
 800059e:	3338      	adds	r3, #56	@ 0x38
 80005a0:	443b      	add	r3, r7
 80005a2:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80005a6:	2200      	movs	r2, #0
 80005a8:	4619      	mov	r1, r3
 80005aa:	f001 fdff 	bl	80021ac <HAL_GPIO_WritePin>

        // Check columns
        for (int c = 0; c < 4; c++)
 80005ae:	2300      	movs	r3, #0
 80005b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80005b2:	e047      	b.n	8000644 <read_keypad+0x11c>
        {
            if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET)
 80005b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	3338      	adds	r3, #56	@ 0x38
 80005ba:	443b      	add	r3, r7
 80005bc:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80005c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005c2:	005b      	lsls	r3, r3, #1
 80005c4:	3338      	adds	r3, #56	@ 0x38
 80005c6:	443b      	add	r3, r7
 80005c8:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 80005cc:	4619      	mov	r1, r3
 80005ce:	4610      	mov	r0, r2
 80005d0:	f001 fdd4 	bl	800217c <HAL_GPIO_ReadPin>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d131      	bne.n	800063e <read_keypad+0x116>
            {
                HAL_Delay(20);  // debounce
 80005da:	2014      	movs	r0, #20
 80005dc:	f000 ff24 	bl	8001428 <HAL_Delay>
                // Check again
                if (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET)
 80005e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	3338      	adds	r3, #56	@ 0x38
 80005e6:	443b      	add	r3, r7
 80005e8:	f853 2c30 	ldr.w	r2, [r3, #-48]
 80005ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	3338      	adds	r3, #56	@ 0x38
 80005f2:	443b      	add	r3, r7
 80005f4:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 80005f8:	4619      	mov	r1, r3
 80005fa:	4610      	mov	r0, r2
 80005fc:	f001 fdbe 	bl	800217c <HAL_GPIO_ReadPin>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d11b      	bne.n	800063e <read_keypad+0x116>
                {
                    // Wait for release
                    while (HAL_GPIO_ReadPin(colPorts[c], colPins[c]) == GPIO_PIN_RESET);
 8000606:	bf00      	nop
 8000608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	3338      	adds	r3, #56	@ 0x38
 800060e:	443b      	add	r3, r7
 8000610:	f853 2c30 	ldr.w	r2, [r3, #-48]
 8000614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	3338      	adds	r3, #56	@ 0x38
 800061a:	443b      	add	r3, r7
 800061c:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 8000620:	4619      	mov	r1, r3
 8000622:	4610      	mov	r0, r2
 8000624:	f001 fdaa 	bl	800217c <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0ec      	beq.n	8000608 <read_keypad+0xe0>

                    return keymap[r][c];  // return the key pressed
 800062e:	4a12      	ldr	r2, [pc, #72]	@ (8000678 <read_keypad+0x150>)
 8000630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000632:	009b      	lsls	r3, r3, #2
 8000634:	441a      	add	r2, r3
 8000636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000638:	4413      	add	r3, r2
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	e00c      	b.n	8000658 <read_keypad+0x130>
        for (int c = 0; c < 4; c++)
 800063e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000640:	3301      	adds	r3, #1
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
 8000644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000646:	2b03      	cmp	r3, #3
 8000648:	ddb4      	ble.n	80005b4 <read_keypad+0x8c>
    for (int r = 0; r < 4; r++)
 800064a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800064c:	3301      	adds	r3, #1
 800064e:	637b      	str	r3, [r7, #52]	@ 0x34
 8000650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000652:	2b03      	cmp	r3, #3
 8000654:	dd87      	ble.n	8000566 <read_keypad+0x3e>
                }
            }
        }
    }

    return 0; // no key pressed
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	373c      	adds	r7, #60	@ 0x3c
 800065c:	46bd      	mov	sp, r7
 800065e:	bd90      	pop	{r4, r7, pc}
 8000660:	08006c80 	.word	0x08006c80
 8000664:	08006c90 	.word	0x08006c90
 8000668:	08006c98 	.word	0x08006c98
 800066c:	08006ca8 	.word	0x08006ca8
 8000670:	48000400 	.word	0x48000400
 8000674:	48001400 	.word	0x48001400
 8000678:	08006cb0 	.word	0x08006cb0

0800067c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000682:	f000 fe5c 	bl	800133e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000686:	f000 f819 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068a:	f000 f9a7 	bl	80009dc <MX_GPIO_Init>
  MX_DMA_Init();
 800068e:	f000 f973 	bl	8000978 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000692:	f000 f899 	bl	80007c8 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8000696:	f000 f863 	bl	8000760 <MX_DAC1_Init>
  MX_TIM2_Init();
 800069a:	f000 f91f 	bl	80008dc <MX_TIM2_Init>
  MX_SPI2_Init();
 800069e:	f000 f8df 	bl	8000860 <MX_SPI2_Init>
  MX_FATFS_Init();
 80006a2:	f005 fd13 	bl	80060cc <MX_FATFS_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char key = read_keypad();
 80006a6:	f7ff ff3f 	bl	8000528 <read_keypad>
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	  if (key)
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d0f8      	beq.n	80006a6 <main+0x2a>
	  {
		  HAL_Delay(100);
 80006b4:	2064      	movs	r0, #100	@ 0x64
 80006b6:	f000 feb7 	bl	8001428 <HAL_Delay>
  {
 80006ba:	e7f4      	b.n	80006a6 <main+0x2a>

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b096      	sub	sp, #88	@ 0x58
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 0314 	add.w	r3, r7, #20
 80006c6:	2244      	movs	r2, #68	@ 0x44
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f006 fa9d 	bl	8006c0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	463b      	mov	r3, r7
 80006d2:	2200      	movs	r2, #0
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	605a      	str	r2, [r3, #4]
 80006d8:	609a      	str	r2, [r3, #8]
 80006da:	60da      	str	r2, [r3, #12]
 80006dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80006de:	2000      	movs	r0, #0
 80006e0:	f001 fd9c 	bl	800221c <HAL_PWREx_ControlVoltageScaling>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x32>
  {
    Error_Handler();
 80006ea:	f000 fbb1 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006ee:	2310      	movs	r3, #16
 80006f0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006f2:	2301      	movs	r3, #1
 80006f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006fa:	2360      	movs	r3, #96	@ 0x60
 80006fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fe:	2302      	movs	r3, #2
 8000700:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000702:	2301      	movs	r3, #1
 8000704:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000706:	2301      	movs	r3, #1
 8000708:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800070a:	233c      	movs	r3, #60	@ 0x3c
 800070c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070e:	2302      	movs	r3, #2
 8000710:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000712:	2302      	movs	r3, #2
 8000714:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	4618      	mov	r0, r3
 8000720:	f001 fe30 	bl	8002384 <HAL_RCC_OscConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800072a:	f000 fb91 	bl	8000e50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800072e:	230f      	movs	r3, #15
 8000730:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000732:	2303      	movs	r3, #3
 8000734:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800073e:	2300      	movs	r3, #0
 8000740:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000742:	463b      	mov	r3, r7
 8000744:	2105      	movs	r1, #5
 8000746:	4618      	mov	r0, r3
 8000748:	f002 fa36 	bl	8002bb8 <HAL_RCC_ClockConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000752:	f000 fb7d 	bl	8000e50 <Error_Handler>
  }
}
 8000756:	bf00      	nop
 8000758:	3758      	adds	r7, #88	@ 0x58
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b08a      	sub	sp, #40	@ 0x28
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000766:	463b      	mov	r3, r7
 8000768:	2228      	movs	r2, #40	@ 0x28
 800076a:	2100      	movs	r1, #0
 800076c:	4618      	mov	r0, r3
 800076e:	f006 fa4c 	bl	8006c0a <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000772:	4b13      	ldr	r3, [pc, #76]	@ (80007c0 <MX_DAC1_Init+0x60>)
 8000774:	4a13      	ldr	r2, [pc, #76]	@ (80007c4 <MX_DAC1_Init+0x64>)
 8000776:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000778:	4811      	ldr	r0, [pc, #68]	@ (80007c0 <MX_DAC1_Init+0x60>)
 800077a:	f000 ff8a 	bl	8001692 <HAL_DAC_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000784:	f000 fb64 	bl	8000e50 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000788:	2300      	movs	r3, #0
 800078a:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 800078c:	230a      	movs	r3, #10
 800078e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000790:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000794:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007a2:	463b      	mov	r3, r7
 80007a4:	2200      	movs	r2, #0
 80007a6:	4619      	mov	r1, r3
 80007a8:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_DAC1_Init+0x60>)
 80007aa:	f000 ff95 	bl	80016d8 <HAL_DAC_ConfigChannel>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 80007b4:	f000 fb4c 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80007b8:	bf00      	nop
 80007ba:	3728      	adds	r7, #40	@ 0x28
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20040040 	.word	0x20040040
 80007c4:	40007400 	.word	0x40007400

080007c8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80007cc:	4b22      	ldr	r3, [pc, #136]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007ce:	4a23      	ldr	r2, [pc, #140]	@ (800085c <MX_LPUART1_UART_Init+0x94>)
 80007d0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 460800;
 80007d2:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007d4:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 80007d8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b19      	ldr	r3, [pc, #100]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f8:	4b17      	ldr	r3, [pc, #92]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007fe:	4b16      	ldr	r3, [pc, #88]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000800:	2200      	movs	r2, #0
 8000802:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000804:	4b14      	ldr	r3, [pc, #80]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000806:	2200      	movs	r2, #0
 8000808:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800080a:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 800080c:	2200      	movs	r2, #0
 800080e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000810:	4811      	ldr	r0, [pc, #68]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000812:	f004 fa2b 	bl	8004c6c <HAL_UART_Init>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800081c:	f000 fb18 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000820:	2100      	movs	r1, #0
 8000822:	480d      	ldr	r0, [pc, #52]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000824:	f005 fb87 	bl	8005f36 <HAL_UARTEx_SetTxFifoThreshold>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800082e:	f000 fb0f 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000832:	2100      	movs	r1, #0
 8000834:	4808      	ldr	r0, [pc, #32]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000836:	f005 fbbc 	bl	8005fb2 <HAL_UARTEx_SetRxFifoThreshold>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000840:	f000 fb06 	bl	8000e50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	@ (8000858 <MX_LPUART1_UART_Init+0x90>)
 8000846:	f005 fb3d 	bl	8005ec4 <HAL_UARTEx_DisableFifoMode>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000850:	f000 fafe 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	200400b4 	.word	0x200400b4
 800085c:	40008000 	.word	0x40008000

08000860 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000864:	4b1b      	ldr	r3, [pc, #108]	@ (80008d4 <MX_SPI2_Init+0x74>)
 8000866:	4a1c      	ldr	r2, [pc, #112]	@ (80008d8 <MX_SPI2_Init+0x78>)
 8000868:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <MX_SPI2_Init+0x74>)
 800086c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000870:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <MX_SPI2_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000878:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <MX_SPI2_Init+0x74>)
 800087a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800087e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000880:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_SPI2_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <MX_SPI2_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800088c:	4b11      	ldr	r3, [pc, #68]	@ (80008d4 <MX_SPI2_Init+0x74>)
 800088e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000892:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000894:	4b0f      	ldr	r3, [pc, #60]	@ (80008d4 <MX_SPI2_Init+0x74>)
 8000896:	2218      	movs	r2, #24
 8000898:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800089a:	4b0e      	ldr	r3, [pc, #56]	@ (80008d4 <MX_SPI2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008ac:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008ae:	2207      	movs	r2, #7
 80008b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008ba:	2208      	movs	r2, #8
 80008bc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008be:	4805      	ldr	r0, [pc, #20]	@ (80008d4 <MX_SPI2_Init+0x74>)
 80008c0:	f003 f950 	bl	8003b64 <HAL_SPI_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80008ca:	f000 fac1 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ce:	bf00      	nop
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	200401a8 	.word	0x200401a8
 80008d8:	40003800 	.word	0x40003800

080008dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b088      	sub	sp, #32
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e2:	f107 0310 	add.w	r3, r7, #16
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000974 <MX_TIM2_Init+0x98>)
 80008fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000900:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_TIM2_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_TIM2_Init+0x98>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_TIM2_Init+0x98>)
 8000910:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8000914:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000916:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_TIM2_Init+0x98>)
 8000918:	2200      	movs	r2, #0
 800091a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800091c:	4b15      	ldr	r3, [pc, #84]	@ (8000974 <MX_TIM2_Init+0x98>)
 800091e:	2200      	movs	r2, #0
 8000920:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000922:	4814      	ldr	r0, [pc, #80]	@ (8000974 <MX_TIM2_Init+0x98>)
 8000924:	f003 feba 	bl	800469c <HAL_TIM_Base_Init>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800092e:	f000 fa8f 	bl	8000e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000932:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000936:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000938:	f107 0310 	add.w	r3, r7, #16
 800093c:	4619      	mov	r1, r3
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_TIM2_Init+0x98>)
 8000940:	f003 ff03 	bl	800474a <HAL_TIM_ConfigClockSource>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800094a:	f000 fa81 	bl	8000e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800094e:	2320      	movs	r3, #32
 8000950:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	4619      	mov	r1, r3
 800095a:	4806      	ldr	r0, [pc, #24]	@ (8000974 <MX_TIM2_Init+0x98>)
 800095c:	f004 f8fe 	bl	8004b5c <HAL_TIMEx_MasterConfigSynchronization>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000966:	f000 fa73 	bl	8000e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800096a:	bf00      	nop
 800096c:	3720      	adds	r7, #32
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	2004020c 	.word	0x2004020c

08000978 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800097e:	4b16      	ldr	r3, [pc, #88]	@ (80009d8 <MX_DMA_Init+0x60>)
 8000980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000982:	4a15      	ldr	r2, [pc, #84]	@ (80009d8 <MX_DMA_Init+0x60>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6493      	str	r3, [r2, #72]	@ 0x48
 800098a:	4b13      	ldr	r3, [pc, #76]	@ (80009d8 <MX_DMA_Init+0x60>)
 800098c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000996:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <MX_DMA_Init+0x60>)
 8000998:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800099a:	4a0f      	ldr	r2, [pc, #60]	@ (80009d8 <MX_DMA_Init+0x60>)
 800099c:	f043 0301 	orr.w	r3, r3, #1
 80009a0:	6493      	str	r3, [r2, #72]	@ 0x48
 80009a2:	4b0d      	ldr	r3, [pc, #52]	@ (80009d8 <MX_DMA_Init+0x60>)
 80009a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80009a6:	f003 0301 	and.w	r3, r3, #1
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2100      	movs	r1, #0
 80009b2:	200b      	movs	r0, #11
 80009b4:	f000 fe37 	bl	8001626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009b8:	200b      	movs	r0, #11
 80009ba:	f000 fe50 	bl	800165e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80009be:	2200      	movs	r2, #0
 80009c0:	2100      	movs	r1, #0
 80009c2:	200c      	movs	r0, #12
 80009c4:	f000 fe2f 	bl	8001626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80009c8:	200c      	movs	r0, #12
 80009ca:	f000 fe48 	bl	800165e <HAL_NVIC_EnableIRQ>

}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40021000 	.word	0x40021000

080009dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08e      	sub	sp, #56	@ 0x38
 80009e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
 80009ea:	605a      	str	r2, [r3, #4]
 80009ec:	609a      	str	r2, [r3, #8]
 80009ee:	60da      	str	r2, [r3, #12]
 80009f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009f2:	4bb3      	ldr	r3, [pc, #716]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 80009f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f6:	4ab2      	ldr	r2, [pc, #712]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 80009f8:	f043 0310 	orr.w	r3, r3, #16
 80009fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009fe:	4bb0      	ldr	r3, [pc, #704]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a02:	f003 0310 	and.w	r3, r3, #16
 8000a06:	623b      	str	r3, [r7, #32]
 8000a08:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0a:	4bad      	ldr	r3, [pc, #692]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a0e:	4aac      	ldr	r2, [pc, #688]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a16:	4baa      	ldr	r3, [pc, #680]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	61fb      	str	r3, [r7, #28]
 8000a20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a22:	4ba7      	ldr	r3, [pc, #668]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	4aa6      	ldr	r2, [pc, #664]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a28:	f043 0320 	orr.w	r3, r3, #32
 8000a2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a2e:	4ba4      	ldr	r3, [pc, #656]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	f003 0320 	and.w	r3, r3, #32
 8000a36:	61bb      	str	r3, [r7, #24]
 8000a38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3a:	4ba1      	ldr	r3, [pc, #644]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	4aa0      	ldr	r2, [pc, #640]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a46:	4b9e      	ldr	r3, [pc, #632]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	4b9b      	ldr	r3, [pc, #620]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	4a9a      	ldr	r2, [pc, #616]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5e:	4b98      	ldr	r3, [pc, #608]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	613b      	str	r3, [r7, #16]
 8000a68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a6a:	4b95      	ldr	r3, [pc, #596]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a94      	ldr	r2, [pc, #592]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a70:	f043 0302 	orr.w	r3, r3, #2
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b92      	ldr	r3, [pc, #584]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a82:	4b8f      	ldr	r3, [pc, #572]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	4a8e      	ldr	r2, [pc, #568]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a88:	f043 0308 	orr.w	r3, r3, #8
 8000a8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8e:	4b8c      	ldr	r3, [pc, #560]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	f003 0308 	and.w	r3, r3, #8
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a9a:	4b89      	ldr	r3, [pc, #548]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a88      	ldr	r2, [pc, #544]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000aa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b86      	ldr	r3, [pc, #536]	@ (8000cc0 <MX_GPIO_Init+0x2e4>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000ab2:	f001 fc57 	bl	8002364 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Row_4_Pin|Row_3_Pin|Row_2_Pin, GPIO_PIN_SET);
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	2107      	movs	r1, #7
 8000aba:	4882      	ldr	r0, [pc, #520]	@ (8000cc4 <MX_GPIO_Init+0x2e8>)
 8000abc:	f001 fb76 	bl	80021ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ac6:	4880      	ldr	r0, [pc, #512]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000ac8:	f001 fb70 	bl	80021ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Row_1_GPIO_Port, Row_1_Pin, GPIO_PIN_SET);
 8000acc:	2201      	movs	r2, #1
 8000ace:	2140      	movs	r1, #64	@ 0x40
 8000ad0:	487d      	ldr	r0, [pc, #500]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000ad2:	f001 fb6b 	bl	80021ac <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ad6:	230c      	movs	r3, #12
 8000ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ae6:	230d      	movs	r3, #13
 8000ae8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aee:	4619      	mov	r1, r3
 8000af0:	4876      	ldr	r0, [pc, #472]	@ (8000ccc <MX_GPIO_Init+0x2f0>)
 8000af2:	f001 f9b1 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_4_Pin Row_3_Pin Row_2_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin|Row_3_Pin|Row_2_Pin;
 8000af6:	2307      	movs	r3, #7
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afa:	2301      	movs	r3, #1
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b02:	2300      	movs	r3, #0
 8000b04:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	486d      	ldr	r0, [pc, #436]	@ (8000cc4 <MX_GPIO_Init+0x2e8>)
 8000b0e:	f001 f9a3 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b12:	2380      	movs	r3, #128	@ 0x80
 8000b14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b16:	2302      	movs	r3, #2
 8000b18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b22:	230d      	movs	r3, #13
 8000b24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4865      	ldr	r0, [pc, #404]	@ (8000cc4 <MX_GPIO_Init+0x2e8>)
 8000b2e:	f001 f993 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000b32:	2309      	movs	r3, #9
 8000b34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b36:	230b      	movs	r3, #11
 8000b38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b42:	4619      	mov	r1, r3
 8000b44:	4862      	ldr	r0, [pc, #392]	@ (8000cd0 <MX_GPIO_Init+0x2f4>)
 8000b46:	f001 f987 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_1_Pin Col_2_Pin Col_3_Pin */
  GPIO_InitStruct.Pin = Col_1_Pin|Col_2_Pin|Col_3_Pin;
 8000b4a:	2332      	movs	r3, #50	@ 0x32
 8000b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	485c      	ldr	r0, [pc, #368]	@ (8000cd0 <MX_GPIO_Init+0x2f4>)
 8000b5e:	f001 f97b 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8000b62:	230a      	movs	r3, #10
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000b66:	230b      	movs	r3, #11
 8000b68:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b72:	4619      	mov	r1, r3
 8000b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b78:	f001 f96e 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b7c:	23e0      	movs	r3, #224	@ 0xe0
 8000b7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b80:	2302      	movs	r3, #2
 8000b82:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b84:	2300      	movs	r3, #0
 8000b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b8c:	2305      	movs	r3, #5
 8000b8e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b94:	4619      	mov	r1, r3
 8000b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b9a:	f001 f95d 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2300      	movs	r3, #0
 8000bac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bae:	2302      	movs	r3, #2
 8000bb0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4843      	ldr	r0, [pc, #268]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000bba:	f001 f94d 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000bc2:	230b      	movs	r3, #11
 8000bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bce:	4619      	mov	r1, r3
 8000bd0:	483d      	ldr	r0, [pc, #244]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000bd2:	f001 f941 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : Col_4_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bde:	2301      	movs	r3, #1
 8000be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Col_4_GPIO_Port, &GPIO_InitStruct);
 8000be2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be6:	4619      	mov	r1, r3
 8000be8:	4837      	ldr	r0, [pc, #220]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000bea:	f001 f935 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000bee:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c00:	2301      	movs	r3, #1
 8000c02:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4830      	ldr	r0, [pc, #192]	@ (8000ccc <MX_GPIO_Init+0x2f0>)
 8000c0c:	f001 f924 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c10:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c16:	2302      	movs	r3, #2
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000c22:	2303      	movs	r3, #3
 8000c24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4827      	ldr	r0, [pc, #156]	@ (8000ccc <MX_GPIO_Init+0x2f0>)
 8000c2e:	f001 f913 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin Row_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|Row_1_Pin;
 8000c32:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8000c36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c40:	2300      	movs	r3, #0
 8000c42:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c48:	4619      	mov	r1, r3
 8000c4a:	481f      	ldr	r0, [pc, #124]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000c4c:	f001 f904 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c50:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c56:	2302      	movs	r3, #2
 8000c58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000c62:	230e      	movs	r3, #14
 8000c64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4816      	ldr	r0, [pc, #88]	@ (8000cc8 <MX_GPIO_Init+0x2ec>)
 8000c6e:	f001 f8f3 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c72:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c80:	2303      	movs	r3, #3
 8000c82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c84:	2307      	movs	r3, #7
 8000c86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4811      	ldr	r0, [pc, #68]	@ (8000cd4 <MX_GPIO_Init+0x2f8>)
 8000c90:	f001 f8e2 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c94:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000caa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4808      	ldr	r0, [pc, #32]	@ (8000cd4 <MX_GPIO_Init+0x2f8>)
 8000cb2:	f001 f8d1 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cb6:	2340      	movs	r3, #64	@ 0x40
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	e00c      	b.n	8000cd8 <MX_GPIO_Init+0x2fc>
 8000cbe:	bf00      	nop
 8000cc0:	40021000 	.word	0x40021000
 8000cc4:	48001400 	.word	0x48001400
 8000cc8:	48000400 	.word	0x48000400
 8000ccc:	48001000 	.word	0x48001000
 8000cd0:	48000800 	.word	0x48000800
 8000cd4:	48000c00 	.word	0x48000c00
 8000cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000ce2:	230d      	movs	r3, #13
 8000ce4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cea:	4619      	mov	r1, r3
 8000cec:	4854      	ldr	r0, [pc, #336]	@ (8000e40 <MX_GPIO_Init+0x464>)
 8000cee:	f001 f8b3 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cf2:	2380      	movs	r3, #128	@ 0x80
 8000cf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d02:	2302      	movs	r3, #2
 8000d04:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	484c      	ldr	r0, [pc, #304]	@ (8000e40 <MX_GPIO_Init+0x464>)
 8000d0e:	f001 f8a3 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d12:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d24:	230c      	movs	r3, #12
 8000d26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4844      	ldr	r0, [pc, #272]	@ (8000e40 <MX_GPIO_Init+0x464>)
 8000d30:	f001 f892 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000d34:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d46:	230a      	movs	r3, #10
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d54:	f001 f880 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d70:	f001 f872 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d74:	2301      	movs	r3, #1
 8000d76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d80:	2303      	movs	r3, #3
 8000d82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d84:	2309      	movs	r3, #9
 8000d86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	482d      	ldr	r0, [pc, #180]	@ (8000e44 <MX_GPIO_Init+0x468>)
 8000d90:	f001 f862 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d94:	2304      	movs	r3, #4
 8000d96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000da4:	230c      	movs	r3, #12
 8000da6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dac:	4619      	mov	r1, r3
 8000dae:	4825      	ldr	r0, [pc, #148]	@ (8000e44 <MX_GPIO_Init+0x468>)
 8000db0:	f001 f852 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000db4:	2378      	movs	r3, #120	@ 0x78
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db8:	2302      	movs	r3, #2
 8000dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dc4:	2307      	movs	r3, #7
 8000dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dcc:	4619      	mov	r1, r3
 8000dce:	481d      	ldr	r0, [pc, #116]	@ (8000e44 <MX_GPIO_Init+0x468>)
 8000dd0:	f001 f842 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000dd4:	2338      	movs	r3, #56	@ 0x38
 8000dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd8:	2302      	movs	r3, #2
 8000dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de0:	2303      	movs	r3, #3
 8000de2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000de4:	2306      	movs	r3, #6
 8000de6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dec:	4619      	mov	r1, r3
 8000dee:	4816      	ldr	r0, [pc, #88]	@ (8000e48 <MX_GPIO_Init+0x46c>)
 8000df0:	f001 f832 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000df4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000df8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dfa:	2312      	movs	r3, #18
 8000dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e02:	2303      	movs	r3, #3
 8000e04:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e06:	2304      	movs	r3, #4
 8000e08:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0e:	4619      	mov	r1, r3
 8000e10:	480d      	ldr	r0, [pc, #52]	@ (8000e48 <MX_GPIO_Init+0x46c>)
 8000e12:	f001 f821 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e16:	2301      	movs	r3, #1
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e1a:	2302      	movs	r3, #2
 8000e1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e22:	2300      	movs	r3, #0
 8000e24:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e26:	2302      	movs	r3, #2
 8000e28:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2e:	4619      	mov	r1, r3
 8000e30:	4806      	ldr	r0, [pc, #24]	@ (8000e4c <MX_GPIO_Init+0x470>)
 8000e32:	f001 f811 	bl	8001e58 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e36:	bf00      	nop
 8000e38:	3738      	adds	r7, #56	@ 0x38
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	48000800 	.word	0x48000800
 8000e44:	48000c00 	.word	0x48000c00
 8000e48:	48000400 	.word	0x48000400
 8000e4c:	48001000 	.word	0x48001000

08000e50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e54:	b672      	cpsid	i
}
 8000e56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e58:	bf00      	nop
 8000e5a:	e7fd      	b.n	8000e58 <Error_Handler+0x8>

08000e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e62:	4b0f      	ldr	r3, [pc, #60]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e66:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e68:	f043 0301 	orr.w	r3, r3, #1
 8000e6c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	607b      	str	r3, [r7, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_MspInit+0x44>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b08a      	sub	sp, #40	@ 0x28
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0314 	add.w	r3, r7, #20
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a2a      	ldr	r2, [pc, #168]	@ (8000f6c <HAL_DAC_MspInit+0xc8>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d14e      	bne.n	8000f64 <HAL_DAC_MspInit+0xc0>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eca:	4a29      	ldr	r2, [pc, #164]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000ecc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed2:	4b27      	ldr	r3, [pc, #156]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ede:	4b24      	ldr	r3, [pc, #144]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee2:	4a23      	ldr	r2, [pc, #140]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000ee4:	f043 0301 	orr.w	r3, r3, #1
 8000ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eea:	4b21      	ldr	r3, [pc, #132]	@ (8000f70 <HAL_DAC_MspInit+0xcc>)
 8000eec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eee:	f003 0301 	and.w	r3, r3, #1
 8000ef2:	60fb      	str	r3, [r7, #12]
 8000ef4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ef6:	2310      	movs	r3, #16
 8000ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000efa:	2303      	movs	r3, #3
 8000efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 0314 	add.w	r3, r7, #20
 8000f06:	4619      	mov	r1, r3
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0c:	f000 ffa4 	bl	8001e58 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8000f10:	4b18      	ldr	r3, [pc, #96]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f12:	4a19      	ldr	r2, [pc, #100]	@ (8000f78 <HAL_DAC_MspInit+0xd4>)
 8000f14:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8000f16:	4b17      	ldr	r3, [pc, #92]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f18:	2206      	movs	r2, #6
 8000f1a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f1c:	4b15      	ldr	r3, [pc, #84]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f1e:	2210      	movs	r2, #16
 8000f20:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f22:	4b14      	ldr	r3, [pc, #80]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000f28:	4b12      	ldr	r3, [pc, #72]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f2a:	2280      	movs	r2, #128	@ 0x80
 8000f2c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f2e:	4b11      	ldr	r3, [pc, #68]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f34:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f36:	4b0f      	ldr	r3, [pc, #60]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f3e:	2220      	movs	r2, #32
 8000f40:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000f42:	4b0c      	ldr	r3, [pc, #48]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000f48:	480a      	ldr	r0, [pc, #40]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f4a:	f000 fd11 	bl	8001970 <HAL_DMA_Init>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d001      	beq.n	8000f58 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8000f54:	f7ff ff7c 	bl	8000e50 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	4a06      	ldr	r2, [pc, #24]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	4a05      	ldr	r2, [pc, #20]	@ (8000f74 <HAL_DAC_MspInit+0xd0>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f64:	bf00      	nop
 8000f66:	3728      	adds	r7, #40	@ 0x28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40007400 	.word	0x40007400
 8000f70:	40021000 	.word	0x40021000
 8000f74:	20040054 	.word	0x20040054
 8000f78:	4002001c 	.word	0x4002001c

08000f7c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b0ae      	sub	sp, #184	@ 0xb8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f94:	f107 0310 	add.w	r3, r7, #16
 8000f98:	2294      	movs	r2, #148	@ 0x94
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f005 fe34 	bl	8006c0a <memset>
  if(huart->Instance==LPUART1)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a3b      	ldr	r2, [pc, #236]	@ (8001094 <HAL_UART_MspInit+0x118>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d16f      	bne.n	800108c <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000fac:	2320      	movs	r3, #32
 8000fae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f002 f8bb 	bl	8003134 <HAL_RCCEx_PeriphCLKConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000fc4:	f7ff ff44 	bl	8000e50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000fc8:	4b33      	ldr	r3, [pc, #204]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fcc:	4a32      	ldr	r2, [pc, #200]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fce:	f043 0301 	orr.w	r3, r3, #1
 8000fd2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000fd4:	4b30      	ldr	r3, [pc, #192]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fd8:	f003 0301 	and.w	r3, r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
 8000fde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fe0:	4b2d      	ldr	r3, [pc, #180]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fe2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fe4:	4a2c      	ldr	r2, [pc, #176]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fe6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fec:	4b2a      	ldr	r3, [pc, #168]	@ (8001098 <HAL_UART_MspInit+0x11c>)
 8000fee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000ff8:	f001 f9b4 	bl	8002364 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000ffc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001000:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001010:	2303      	movs	r3, #3
 8001012:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001016:	2308      	movs	r3, #8
 8001018:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800101c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001020:	4619      	mov	r1, r3
 8001022:	481e      	ldr	r0, [pc, #120]	@ (800109c <HAL_UART_MspInit+0x120>)
 8001024:	f000 ff18 	bl	8001e58 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 8001028:	4b1d      	ldr	r3, [pc, #116]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 800102a:	4a1e      	ldr	r2, [pc, #120]	@ (80010a4 <HAL_UART_MspInit+0x128>)
 800102c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 800102e:	4b1c      	ldr	r3, [pc, #112]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001030:	2222      	movs	r2, #34	@ 0x22
 8001032:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001034:	4b1a      	ldr	r3, [pc, #104]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001036:	2200      	movs	r2, #0
 8001038:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800103a:	4b19      	ldr	r3, [pc, #100]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 800103c:	2200      	movs	r2, #0
 800103e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001040:	4b17      	ldr	r3, [pc, #92]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001042:	2280      	movs	r2, #128	@ 0x80
 8001044:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001046:	4b16      	ldr	r3, [pc, #88]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001048:	2200      	movs	r2, #0
 800104a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 800104e:	2200      	movs	r2, #0
 8001050:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001052:	4b13      	ldr	r3, [pc, #76]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001054:	2200      	movs	r2, #0
 8001056:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001058:	4b11      	ldr	r3, [pc, #68]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 800105a:	2200      	movs	r2, #0
 800105c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 800105e:	4810      	ldr	r0, [pc, #64]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001060:	f000 fc86 	bl	8001970 <HAL_DMA_Init>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 800106a:	f7ff fef1 	bl	8000e50 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a0b      	ldr	r2, [pc, #44]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001072:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001076:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <HAL_UART_MspInit+0x124>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800107c:	2200      	movs	r2, #0
 800107e:	2100      	movs	r1, #0
 8001080:	2046      	movs	r0, #70	@ 0x46
 8001082:	f000 fad0 	bl	8001626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001086:	2046      	movs	r0, #70	@ 0x46
 8001088:	f000 fae9 	bl	800165e <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800108c:	bf00      	nop
 800108e:	37b8      	adds	r7, #184	@ 0xb8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40008000 	.word	0x40008000
 8001098:	40021000 	.word	0x40021000
 800109c:	48001800 	.word	0x48001800
 80010a0:	20040148 	.word	0x20040148
 80010a4:	40020008 	.word	0x40020008

080010a8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b08a      	sub	sp, #40	@ 0x28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	f107 0314 	add.w	r3, r7, #20
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a25      	ldr	r2, [pc, #148]	@ (800115c <HAL_SPI_MspInit+0xb4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d144      	bne.n	8001154 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010ca:	4b25      	ldr	r3, [pc, #148]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ce:	4a24      	ldr	r2, [pc, #144]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80010d6:	4b22      	ldr	r3, [pc, #136]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010e8:	f043 0304 	orr.w	r3, r3, #4
 80010ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	60fb      	str	r3, [r7, #12]
 80010f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fa:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fe:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 8001100:	f043 0302 	orr.w	r3, r3, #2
 8001104:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001106:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <HAL_SPI_MspInit+0xb8>)
 8001108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110a:	f003 0302 	and.w	r3, r3, #2
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001112:	2304      	movs	r3, #4
 8001114:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001116:	2302      	movs	r3, #2
 8001118:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111e:	2303      	movs	r3, #3
 8001120:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001122:	2305      	movs	r3, #5
 8001124:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001126:	f107 0314 	add.w	r3, r7, #20
 800112a:	4619      	mov	r1, r3
 800112c:	480d      	ldr	r0, [pc, #52]	@ (8001164 <HAL_SPI_MspInit+0xbc>)
 800112e:	f000 fe93 	bl	8001e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001132:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	2302      	movs	r3, #2
 800113a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001144:	2305      	movs	r3, #5
 8001146:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	4806      	ldr	r0, [pc, #24]	@ (8001168 <HAL_SPI_MspInit+0xc0>)
 8001150:	f000 fe82 	bl	8001e58 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001154:	bf00      	nop
 8001156:	3728      	adds	r7, #40	@ 0x28
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	40003800 	.word	0x40003800
 8001160:	40021000 	.word	0x40021000
 8001164:	48000800 	.word	0x48000800
 8001168:	48000400 	.word	0x48000400

0800116c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	@ 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0314 	add.w	r3, r7, #20
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800118c:	d145      	bne.n	800121a <HAL_TIM_Base_MspInit+0xae>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800118e:	4b25      	ldr	r3, [pc, #148]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 8001190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001192:	4a24      	ldr	r2, [pc, #144]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	6593      	str	r3, [r2, #88]	@ 0x58
 800119a:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 800119c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	613b      	str	r3, [r7, #16]
 80011a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	4b19      	ldr	r3, [pc, #100]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	4a18      	ldr	r2, [pc, #96]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011c4:	f043 0302 	orr.w	r3, r3, #2
 80011c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ca:	4b16      	ldr	r3, [pc, #88]	@ (8001224 <HAL_TIM_Base_MspInit+0xb8>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	60bb      	str	r3, [r7, #8]
 80011d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011d6:	2301      	movs	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011da:	2302      	movs	r3, #2
 80011dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011e6:	2301      	movs	r3, #1
 80011e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ea:	f107 0314 	add.w	r3, r7, #20
 80011ee:	4619      	mov	r1, r3
 80011f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011f4:	f000 fe30 	bl	8001e58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800120a:	2301      	movs	r3, #1
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4804      	ldr	r0, [pc, #16]	@ (8001228 <HAL_TIM_Base_MspInit+0xbc>)
 8001216:	f000 fe1f 	bl	8001e58 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800121a:	bf00      	nop
 800121c:	3728      	adds	r7, #40	@ 0x28
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40021000 	.word	0x40021000
 8001228:	48000400 	.word	0x48000400

0800122c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <NMI_Handler+0x4>

08001234 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001238:	bf00      	nop
 800123a:	e7fd      	b.n	8001238 <HardFault_Handler+0x4>

0800123c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001240:	bf00      	nop
 8001242:	e7fd      	b.n	8001240 <MemManage_Handler+0x4>

08001244 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <BusFault_Handler+0x4>

0800124c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001250:	bf00      	nop
 8001252:	e7fd      	b.n	8001250 <UsageFault_Handler+0x4>

08001254 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr

08001270 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001282:	f000 f8b1 	bl	80013e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001290:	4802      	ldr	r0, [pc, #8]	@ (800129c <DMA1_Channel1_IRQHandler+0x10>)
 8001292:	f000 fcd0 	bl	8001c36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20040148 	.word	0x20040148

080012a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80012a4:	4802      	ldr	r0, [pc, #8]	@ (80012b0 <DMA1_Channel2_IRQHandler+0x10>)
 80012a6:	f000 fcc6 	bl	8001c36 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	20040054 	.word	0x20040054

080012b4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80012b8:	4802      	ldr	r0, [pc, #8]	@ (80012c4 <LPUART1_IRQHandler+0x10>)
 80012ba:	f003 fd27 	bl	8004d0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	200400b4 	.word	0x200400b4

080012c8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <SystemInit+0x20>)
 80012ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012d2:	4a05      	ldr	r2, [pc, #20]	@ (80012e8 <SystemInit+0x20>)
 80012d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001324 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012f0:	f7ff ffea 	bl	80012c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012f4:	480c      	ldr	r0, [pc, #48]	@ (8001328 <LoopForever+0x6>)
  ldr r1, =_edata
 80012f6:	490d      	ldr	r1, [pc, #52]	@ (800132c <LoopForever+0xa>)
  ldr r2, =_sidata
 80012f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001330 <LoopForever+0xe>)
  movs r3, #0
 80012fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012fc:	e002      	b.n	8001304 <LoopCopyDataInit>

080012fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001300:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001302:	3304      	adds	r3, #4

08001304 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001304:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001306:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001308:	d3f9      	bcc.n	80012fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800130a:	4a0a      	ldr	r2, [pc, #40]	@ (8001334 <LoopForever+0x12>)
  ldr r4, =_ebss
 800130c:	4c0a      	ldr	r4, [pc, #40]	@ (8001338 <LoopForever+0x16>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001310:	e001      	b.n	8001316 <LoopFillZerobss>

08001312 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001312:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001314:	3204      	adds	r2, #4

08001316 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001316:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001318:	d3fb      	bcc.n	8001312 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800131a:	f005 fc7f 	bl	8006c1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800131e:	f7ff f9ad 	bl	800067c <main>

08001322 <LoopForever>:

LoopForever:
    b LoopForever
 8001322:	e7fe      	b.n	8001322 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001324:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001328:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800132c:	20040024 	.word	0x20040024
  ldr r2, =_sidata
 8001330:	08006d40 	.word	0x08006d40
  ldr r2, =_sbss
 8001334:	20040024 	.word	0x20040024
  ldr r4, =_ebss
 8001338:	2004027c 	.word	0x2004027c

0800133c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800133c:	e7fe      	b.n	800133c <ADC1_IRQHandler>

0800133e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001348:	2003      	movs	r0, #3
 800134a:	f000 f961 	bl	8001610 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800134e:	2000      	movs	r0, #0
 8001350:	f000 f80e 	bl	8001370 <HAL_InitTick>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d002      	beq.n	8001360 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	71fb      	strb	r3, [r7, #7]
 800135e:	e001      	b.n	8001364 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001360:	f7ff fd7c 	bl	8000e5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001364:	79fb      	ldrb	r3, [r7, #7]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
	...

08001370 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800137c:	4b17      	ldr	r3, [pc, #92]	@ (80013dc <HAL_InitTick+0x6c>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d023      	beq.n	80013cc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <HAL_InitTick+0x70>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b14      	ldr	r3, [pc, #80]	@ (80013dc <HAL_InitTick+0x6c>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001392:	fbb3 f3f1 	udiv	r3, r3, r1
 8001396:	fbb2 f3f3 	udiv	r3, r2, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f000 f96d 	bl	800167a <HAL_SYSTICK_Config>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d10f      	bne.n	80013c6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b0f      	cmp	r3, #15
 80013aa:	d809      	bhi.n	80013c0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013ac:	2200      	movs	r2, #0
 80013ae:	6879      	ldr	r1, [r7, #4]
 80013b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013b4:	f000 f937 	bl	8001626 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013b8:	4a0a      	ldr	r2, [pc, #40]	@ (80013e4 <HAL_InitTick+0x74>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6013      	str	r3, [r2, #0]
 80013be:	e007      	b.n	80013d0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	73fb      	strb	r3, [r7, #15]
 80013c4:	e004      	b.n	80013d0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	73fb      	strb	r3, [r7, #15]
 80013ca:	e001      	b.n	80013d0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20040008 	.word	0x20040008
 80013e0:	20040000 	.word	0x20040000
 80013e4:	20040004 	.word	0x20040004

080013e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <HAL_IncTick+0x20>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	461a      	mov	r2, r3
 80013f2:	4b06      	ldr	r3, [pc, #24]	@ (800140c <HAL_IncTick+0x24>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4413      	add	r3, r2
 80013f8:	4a04      	ldr	r2, [pc, #16]	@ (800140c <HAL_IncTick+0x24>)
 80013fa:	6013      	str	r3, [r2, #0]
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	20040008 	.word	0x20040008
 800140c:	20040258 	.word	0x20040258

08001410 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return uwTick;
 8001414:	4b03      	ldr	r3, [pc, #12]	@ (8001424 <HAL_GetTick+0x14>)
 8001416:	681b      	ldr	r3, [r3, #0]
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20040258 	.word	0x20040258

08001428 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001430:	f7ff ffee 	bl	8001410 <HAL_GetTick>
 8001434:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001440:	d005      	beq.n	800144e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <HAL_Delay+0x44>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	461a      	mov	r2, r3
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	4413      	add	r3, r2
 800144c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800144e:	bf00      	nop
 8001450:	f7ff ffde 	bl	8001410 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	68fa      	ldr	r2, [r7, #12]
 800145c:	429a      	cmp	r2, r3
 800145e:	d8f7      	bhi.n	8001450 <HAL_Delay+0x28>
  {
  }
}
 8001460:	bf00      	nop
 8001462:	bf00      	nop
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20040008 	.word	0x20040008

08001470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f003 0307 	and.w	r3, r3, #7
 800147e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001480:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800148c:	4013      	ands	r3, r2
 800148e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800149c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014a2:	4a04      	ldr	r2, [pc, #16]	@ (80014b4 <__NVIC_SetPriorityGrouping+0x44>)
 80014a4:	68bb      	ldr	r3, [r7, #8]
 80014a6:	60d3      	str	r3, [r2, #12]
}
 80014a8:	bf00      	nop
 80014aa:	3714      	adds	r7, #20
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000ed00 	.word	0xe000ed00

080014b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014bc:	4b04      	ldr	r3, [pc, #16]	@ (80014d0 <__NVIC_GetPriorityGrouping+0x18>)
 80014be:	68db      	ldr	r3, [r3, #12]
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	f003 0307 	and.w	r3, r3, #7
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	db0b      	blt.n	80014fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	f003 021f 	and.w	r2, r3, #31
 80014ec:	4907      	ldr	r1, [pc, #28]	@ (800150c <__NVIC_EnableIRQ+0x38>)
 80014ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f2:	095b      	lsrs	r3, r3, #5
 80014f4:	2001      	movs	r0, #1
 80014f6:	fa00 f202 	lsl.w	r2, r0, r2
 80014fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80014fe:	bf00      	nop
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000e100 	.word	0xe000e100

08001510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	6039      	str	r1, [r7, #0]
 800151a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800151c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	db0a      	blt.n	800153a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	b2da      	uxtb	r2, r3
 8001528:	490c      	ldr	r1, [pc, #48]	@ (800155c <__NVIC_SetPriority+0x4c>)
 800152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152e:	0112      	lsls	r2, r2, #4
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	440b      	add	r3, r1
 8001534:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001538:	e00a      	b.n	8001550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	b2da      	uxtb	r2, r3
 800153e:	4908      	ldr	r1, [pc, #32]	@ (8001560 <__NVIC_SetPriority+0x50>)
 8001540:	79fb      	ldrb	r3, [r7, #7]
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	3b04      	subs	r3, #4
 8001548:	0112      	lsls	r2, r2, #4
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	440b      	add	r3, r1
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	e000e100 	.word	0xe000e100
 8001560:	e000ed00 	.word	0xe000ed00

08001564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001564:	b480      	push	{r7}
 8001566:	b089      	sub	sp, #36	@ 0x24
 8001568:	af00      	add	r7, sp, #0
 800156a:	60f8      	str	r0, [r7, #12]
 800156c:	60b9      	str	r1, [r7, #8]
 800156e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f1c3 0307 	rsb	r3, r3, #7
 800157e:	2b04      	cmp	r3, #4
 8001580:	bf28      	it	cs
 8001582:	2304      	movcs	r3, #4
 8001584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001586:	69fb      	ldr	r3, [r7, #28]
 8001588:	3304      	adds	r3, #4
 800158a:	2b06      	cmp	r3, #6
 800158c:	d902      	bls.n	8001594 <NVIC_EncodePriority+0x30>
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	3b03      	subs	r3, #3
 8001592:	e000      	b.n	8001596 <NVIC_EncodePriority+0x32>
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001598:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	43da      	mvns	r2, r3
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	401a      	ands	r2, r3
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015ac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	fa01 f303 	lsl.w	r3, r1, r3
 80015b6:	43d9      	mvns	r1, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015bc:	4313      	orrs	r3, r2
         );
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3724      	adds	r7, #36	@ 0x24
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
	...

080015cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3b01      	subs	r3, #1
 80015d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015dc:	d301      	bcc.n	80015e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015de:	2301      	movs	r3, #1
 80015e0:	e00f      	b.n	8001602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015e2:	4a0a      	ldr	r2, [pc, #40]	@ (800160c <SysTick_Config+0x40>)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ea:	210f      	movs	r1, #15
 80015ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015f0:	f7ff ff8e 	bl	8001510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015f4:	4b05      	ldr	r3, [pc, #20]	@ (800160c <SysTick_Config+0x40>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <SysTick_Config+0x40>)
 80015fc:	2207      	movs	r2, #7
 80015fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	e000e010 	.word	0xe000e010

08001610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ff29 	bl	8001470 <__NVIC_SetPriorityGrouping>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b086      	sub	sp, #24
 800162a:	af00      	add	r7, sp, #0
 800162c:	4603      	mov	r3, r0
 800162e:	60b9      	str	r1, [r7, #8]
 8001630:	607a      	str	r2, [r7, #4]
 8001632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001638:	f7ff ff3e 	bl	80014b8 <__NVIC_GetPriorityGrouping>
 800163c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800163e:	687a      	ldr	r2, [r7, #4]
 8001640:	68b9      	ldr	r1, [r7, #8]
 8001642:	6978      	ldr	r0, [r7, #20]
 8001644:	f7ff ff8e 	bl	8001564 <NVIC_EncodePriority>
 8001648:	4602      	mov	r2, r0
 800164a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff5d 	bl	8001510 <__NVIC_SetPriority>
}
 8001656:	bf00      	nop
 8001658:	3718      	adds	r7, #24
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	4603      	mov	r3, r0
 8001666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff31 	bl	80014d4 <__NVIC_EnableIRQ>
}
 8001672:	bf00      	nop
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff ffa2 	bl	80015cc <SysTick_Config>
 8001688:	4603      	mov	r3, r0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b082      	sub	sp, #8
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d101      	bne.n	80016a4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e014      	b.n	80016ce <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	791b      	ldrb	r3, [r3, #4]
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d105      	bne.n	80016ba <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fbf5 	bl	8000ea4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2202      	movs	r2, #2
 80016be:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2201      	movs	r2, #1
 80016ca:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
	...

080016d8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	795b      	ldrb	r3, [r3, #5]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d101      	bne.n	80016f4 <HAL_DAC_ConfigChannel+0x1c>
 80016f0:	2302      	movs	r3, #2
 80016f2:	e137      	b.n	8001964 <HAL_DAC_ConfigChannel+0x28c>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2201      	movs	r2, #1
 80016f8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	2202      	movs	r2, #2
 80016fe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b04      	cmp	r3, #4
 8001706:	f040 8081 	bne.w	800180c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800170a:	f7ff fe81 	bl	8001410 <HAL_GetTick>
 800170e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d140      	bne.n	8001798 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001716:	e018      	b.n	800174a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001718:	f7ff fe7a 	bl	8001410 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	69bb      	ldr	r3, [r7, #24]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b01      	cmp	r3, #1
 8001724:	d911      	bls.n	800174a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800172c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d00a      	beq.n	800174a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	691b      	ldr	r3, [r3, #16]
 8001738:	f043 0208 	orr.w	r2, r3, #8
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2203      	movs	r2, #3
 8001744:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e10c      	b.n	8001964 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1df      	bne.n	8001718 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001758:	2001      	movs	r0, #1
 800175a:	f7ff fe65 	bl	8001428 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	69d2      	ldr	r2, [r2, #28]
 8001766:	641a      	str	r2, [r3, #64]	@ 0x40
 8001768:	e023      	b.n	80017b2 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800176a:	f7ff fe51 	bl	8001410 <HAL_GetTick>
 800176e:	4602      	mov	r2, r0
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	d90f      	bls.n	8001798 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800177e:	2b00      	cmp	r3, #0
 8001780:	da0a      	bge.n	8001798 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	691b      	ldr	r3, [r3, #16]
 8001786:	f043 0208 	orr.w	r2, r3, #8
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2203      	movs	r2, #3
 8001792:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e0e5      	b.n	8001964 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800179e:	2b00      	cmp	r3, #0
 80017a0:	dbe3      	blt.n	800176a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff fe40 	bl	8001428 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	69d2      	ldr	r2, [r2, #28]
 80017b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f003 0310 	and.w	r3, r3, #16
 80017be:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80017c2:	fa01 f303 	lsl.w	r3, r1, r3
 80017c6:	43db      	mvns	r3, r3
 80017c8:	ea02 0103 	and.w	r1, r2, r3
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	6a1a      	ldr	r2, [r3, #32]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	f003 0310 	and.w	r3, r3, #16
 80017d6:	409a      	lsls	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	430a      	orrs	r2, r1
 80017de:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f003 0310 	and.w	r3, r3, #16
 80017ec:	21ff      	movs	r1, #255	@ 0xff
 80017ee:	fa01 f303 	lsl.w	r3, r1, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	ea02 0103 	and.w	r1, r2, r3
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	f003 0310 	and.w	r3, r3, #16
 8001802:	409a      	lsls	r2, r3
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	430a      	orrs	r2, r1
 800180a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	695b      	ldr	r3, [r3, #20]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d11d      	bne.n	8001850 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800181a:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 0310 	and.w	r3, r3, #16
 8001822:	221f      	movs	r2, #31
 8001824:	fa02 f303 	lsl.w	r3, r2, r3
 8001828:	43db      	mvns	r3, r3
 800182a:	69fa      	ldr	r2, [r7, #28]
 800182c:	4013      	ands	r3, r2
 800182e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f003 0310 	and.w	r3, r3, #16
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	69fa      	ldr	r2, [r7, #28]
 8001844:	4313      	orrs	r3, r2
 8001846:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	69fa      	ldr	r2, [r7, #28]
 800184e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001856:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f003 0310 	and.w	r3, r3, #16
 800185e:	2207      	movs	r2, #7
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	69fa      	ldr	r2, [r7, #28]
 8001868:	4013      	ands	r3, r2
 800186a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	685a      	ldr	r2, [r3, #4]
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	431a      	orrs	r2, r3
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	4313      	orrs	r3, r2
 800187c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f003 0310 	and.w	r3, r3, #16
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	fa02 f303 	lsl.w	r3, r2, r3
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	4313      	orrs	r3, r2
 800188e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	6819      	ldr	r1, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f003 0310 	and.w	r3, r3, #16
 80018a4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43da      	mvns	r2, r3
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	400a      	ands	r2, r1
 80018b4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f003 0310 	and.w	r3, r3, #16
 80018c4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	69fa      	ldr	r2, [r7, #28]
 80018d0:	4013      	ands	r3, r2
 80018d2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f003 0310 	and.w	r3, r3, #16
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	fa02 f303 	lsl.w	r3, r2, r3
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80018f4:	d104      	bne.n	8001900 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018fc:	61fb      	str	r3, [r7, #28]
 80018fe:	e018      	b.n	8001932 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d104      	bne.n	8001912 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800190e:	61fb      	str	r3, [r7, #28]
 8001910:	e00f      	b.n	8001932 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001912:	f001 fb17 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8001916:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	4a14      	ldr	r2, [pc, #80]	@ (800196c <HAL_DAC_ConfigChannel+0x294>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d904      	bls.n	800192a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001926:	61fb      	str	r3, [r7, #28]
 8001928:	e003      	b.n	8001932 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001930:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6819      	ldr	r1, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	f003 0310 	and.w	r3, r3, #16
 8001946:	22c0      	movs	r2, #192	@ 0xc0
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43da      	mvns	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	400a      	ands	r2, r1
 8001954:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2201      	movs	r2, #1
 800195a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2200      	movs	r2, #0
 8001960:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	3720      	adds	r7, #32
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	04c4b400 	.word	0x04c4b400

08001970 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e08d      	b.n	8001a9e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	4b47      	ldr	r3, [pc, #284]	@ (8001aa8 <HAL_DMA_Init+0x138>)
 800198a:	429a      	cmp	r2, r3
 800198c:	d80f      	bhi.n	80019ae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	4b45      	ldr	r3, [pc, #276]	@ (8001aac <HAL_DMA_Init+0x13c>)
 8001996:	4413      	add	r3, r2
 8001998:	4a45      	ldr	r2, [pc, #276]	@ (8001ab0 <HAL_DMA_Init+0x140>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	091b      	lsrs	r3, r3, #4
 80019a0:	009a      	lsls	r2, r3, #2
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a42      	ldr	r2, [pc, #264]	@ (8001ab4 <HAL_DMA_Init+0x144>)
 80019aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80019ac:	e00e      	b.n	80019cc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	461a      	mov	r2, r3
 80019b4:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <HAL_DMA_Init+0x148>)
 80019b6:	4413      	add	r3, r2
 80019b8:	4a3d      	ldr	r2, [pc, #244]	@ (8001ab0 <HAL_DMA_Init+0x140>)
 80019ba:	fba2 2303 	umull	r2, r3, r2, r3
 80019be:	091b      	lsrs	r3, r3, #4
 80019c0:	009a      	lsls	r2, r3, #2
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a3c      	ldr	r2, [pc, #240]	@ (8001abc <HAL_DMA_Init+0x14c>)
 80019ca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2202      	movs	r2, #2
 80019d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80019e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80019f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a1b      	ldr	r3, [r3, #32]
 8001a0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a10:	68fa      	ldr	r2, [r7, #12]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f000 f9b8 	bl	8001d94 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001a2c:	d102      	bne.n	8001a34 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	685a      	ldr	r2, [r3, #4]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001a48:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d010      	beq.n	8001a74 <HAL_DMA_Init+0x104>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	d80c      	bhi.n	8001a74 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f000 f9d8 	bl	8001e10 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	e008      	b.n	8001a86 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2200      	movs	r2, #0
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40020407 	.word	0x40020407
 8001aac:	bffdfff8 	.word	0xbffdfff8
 8001ab0:	cccccccd 	.word	0xcccccccd
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	bffdfbf8 	.word	0xbffdfbf8
 8001abc:	40020400 	.word	0x40020400

08001ac0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d008      	beq.n	8001aea <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2204      	movs	r2, #4
 8001adc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e040      	b.n	8001b6c <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 020e 	bic.w	r2, r2, #14
 8001af8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b04:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b08:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0201 	bic.w	r2, r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1e:	f003 021c 	and.w	r2, r3, #28
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	2101      	movs	r1, #1
 8001b28:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2c:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b36:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d00c      	beq.n	8001b5a <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b4a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b54:	687a      	ldr	r2, [r7, #4]
 8001b56:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b58:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b80:	2300      	movs	r3, #0
 8001b82:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d005      	beq.n	8001b9c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	2204      	movs	r2, #4
 8001b94:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	73fb      	strb	r3, [r7, #15]
 8001b9a:	e047      	b.n	8001c2c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f022 020e 	bic.w	r2, r2, #14
 8001baa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 0201 	bic.w	r2, r2, #1
 8001bba:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bc6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001bca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bd0:	f003 021c 	and.w	r2, r3, #28
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd8:	2101      	movs	r1, #1
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001be8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00c      	beq.n	8001c0c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c00:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001c0a:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d003      	beq.n	8001c2c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	4798      	blx	r3
    }
  }
  return status;
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3710      	adds	r7, #16
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b084      	sub	sp, #16
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c52:	f003 031c 	and.w	r3, r3, #28
 8001c56:	2204      	movs	r2, #4
 8001c58:	409a      	lsls	r2, r3
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d026      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0x7a>
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	f003 0304 	and.w	r3, r3, #4
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d021      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0320 	and.w	r3, r3, #32
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d107      	bne.n	8001c8a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0204 	bic.w	r2, r2, #4
 8001c88:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8e:	f003 021c 	and.w	r2, r3, #28
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	2104      	movs	r1, #4
 8001c98:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d071      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001cae:	e06c      	b.n	8001d8a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cb4:	f003 031c 	and.w	r3, r3, #28
 8001cb8:	2202      	movs	r2, #2
 8001cba:	409a      	lsls	r2, r3
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d02e      	beq.n	8001d22 <HAL_DMA_IRQHandler+0xec>
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	f003 0302 	and.w	r3, r3, #2
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d029      	beq.n	8001d22 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 0320 	and.w	r3, r3, #32
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d10b      	bne.n	8001cf4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f022 020a 	bic.w	r2, r2, #10
 8001cea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf8:	f003 021c 	and.w	r2, r3, #28
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	2102      	movs	r1, #2
 8001d02:	fa01 f202 	lsl.w	r2, r1, r2
 8001d06:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d038      	beq.n	8001d8a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d20:	e033      	b.n	8001d8a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d26:	f003 031c 	and.w	r3, r3, #28
 8001d2a:	2208      	movs	r2, #8
 8001d2c:	409a      	lsls	r2, r3
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	4013      	ands	r3, r2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d02a      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x156>
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	f003 0308 	and.w	r3, r3, #8
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d025      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 020e 	bic.w	r2, r2, #14
 8001d4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d54:	f003 021c 	and.w	r2, r3, #28
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5c:	2101      	movs	r1, #1
 8001d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d62:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2201      	movs	r2, #1
 8001d68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d004      	beq.n	8001d8c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001d8a:	bf00      	nop
 8001d8c:	bf00      	nop
}
 8001d8e:	3710      	adds	r7, #16
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b085      	sub	sp, #20
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	461a      	mov	r2, r3
 8001da2:	4b17      	ldr	r3, [pc, #92]	@ (8001e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001da4:	429a      	cmp	r2, r3
 8001da6:	d80a      	bhi.n	8001dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001db4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dbc:	e007      	b.n	8001dce <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc2:	089b      	lsrs	r3, r3, #2
 8001dc4:	009a      	lsls	r2, r3, #2
 8001dc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001dc8:	4413      	add	r3, r2
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	3b08      	subs	r3, #8
 8001dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8001e08 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8001ddc:	091b      	lsrs	r3, r3, #4
 8001dde:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a0a      	ldr	r2, [pc, #40]	@ (8001e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001de4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f003 031f 	and.w	r3, r3, #31
 8001dec:	2201      	movs	r2, #1
 8001dee:	409a      	lsls	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001df4:	bf00      	nop
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	40020407 	.word	0x40020407
 8001e04:	4002081c 	.word	0x4002081c
 8001e08:	cccccccd 	.word	0xcccccccd
 8001e0c:	40020880 	.word	0x40020880

08001e10 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001e20:	68fa      	ldr	r2, [r7, #12]
 8001e22:	4b0b      	ldr	r3, [pc, #44]	@ (8001e50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001e24:	4413      	add	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	461a      	mov	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a08      	ldr	r2, [pc, #32]	@ (8001e54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001e32:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	3b01      	subs	r3, #1
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	409a      	lsls	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001e44:	bf00      	nop
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	1000823f 	.word	0x1000823f
 8001e54:	40020940 	.word	0x40020940

08001e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e66:	e166      	b.n	8002136 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	4013      	ands	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 8158 	beq.w	8002130 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d005      	beq.n	8001e98 <HAL_GPIO_Init+0x40>
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d130      	bne.n	8001efa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ece:	2201      	movs	r2, #1
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	091b      	lsrs	r3, r3, #4
 8001ee4:	f003 0201 	and.w	r2, r3, #1
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa02 f303 	lsl.w	r3, r2, r3
 8001eee:	693a      	ldr	r2, [r7, #16]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b03      	cmp	r3, #3
 8001f04:	d017      	beq.n	8001f36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	2203      	movs	r2, #3
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	693a      	ldr	r2, [r7, #16]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 0303 	and.w	r3, r3, #3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d123      	bne.n	8001f8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	08da      	lsrs	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3208      	adds	r2, #8
 8001f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	220f      	movs	r2, #15
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	691a      	ldr	r2, [r3, #16]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	08da      	lsrs	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3208      	adds	r2, #8
 8001f84:	6939      	ldr	r1, [r7, #16]
 8001f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	2203      	movs	r2, #3
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 0203 	and.w	r2, r3, #3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 80b2 	beq.w	8002130 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fcc:	4b61      	ldr	r3, [pc, #388]	@ (8002154 <HAL_GPIO_Init+0x2fc>)
 8001fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd0:	4a60      	ldr	r2, [pc, #384]	@ (8002154 <HAL_GPIO_Init+0x2fc>)
 8001fd2:	f043 0301 	orr.w	r3, r3, #1
 8001fd6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001fd8:	4b5e      	ldr	r3, [pc, #376]	@ (8002154 <HAL_GPIO_Init+0x2fc>)
 8001fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	60bb      	str	r3, [r7, #8]
 8001fe2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001fe4:	4a5c      	ldr	r2, [pc, #368]	@ (8002158 <HAL_GPIO_Init+0x300>)
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	089b      	lsrs	r3, r3, #2
 8001fea:	3302      	adds	r3, #2
 8001fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800200e:	d02b      	beq.n	8002068 <HAL_GPIO_Init+0x210>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a52      	ldr	r2, [pc, #328]	@ (800215c <HAL_GPIO_Init+0x304>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d025      	beq.n	8002064 <HAL_GPIO_Init+0x20c>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a51      	ldr	r2, [pc, #324]	@ (8002160 <HAL_GPIO_Init+0x308>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d01f      	beq.n	8002060 <HAL_GPIO_Init+0x208>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a50      	ldr	r2, [pc, #320]	@ (8002164 <HAL_GPIO_Init+0x30c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d019      	beq.n	800205c <HAL_GPIO_Init+0x204>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a4f      	ldr	r2, [pc, #316]	@ (8002168 <HAL_GPIO_Init+0x310>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d013      	beq.n	8002058 <HAL_GPIO_Init+0x200>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a4e      	ldr	r2, [pc, #312]	@ (800216c <HAL_GPIO_Init+0x314>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d00d      	beq.n	8002054 <HAL_GPIO_Init+0x1fc>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4a4d      	ldr	r2, [pc, #308]	@ (8002170 <HAL_GPIO_Init+0x318>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d007      	beq.n	8002050 <HAL_GPIO_Init+0x1f8>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a4c      	ldr	r2, [pc, #304]	@ (8002174 <HAL_GPIO_Init+0x31c>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d101      	bne.n	800204c <HAL_GPIO_Init+0x1f4>
 8002048:	2307      	movs	r3, #7
 800204a:	e00e      	b.n	800206a <HAL_GPIO_Init+0x212>
 800204c:	2308      	movs	r3, #8
 800204e:	e00c      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002050:	2306      	movs	r3, #6
 8002052:	e00a      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002054:	2305      	movs	r3, #5
 8002056:	e008      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002058:	2304      	movs	r3, #4
 800205a:	e006      	b.n	800206a <HAL_GPIO_Init+0x212>
 800205c:	2303      	movs	r3, #3
 800205e:	e004      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002060:	2302      	movs	r3, #2
 8002062:	e002      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002064:	2301      	movs	r3, #1
 8002066:	e000      	b.n	800206a <HAL_GPIO_Init+0x212>
 8002068:	2300      	movs	r3, #0
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	f002 0203 	and.w	r2, r2, #3
 8002070:	0092      	lsls	r2, r2, #2
 8002072:	4093      	lsls	r3, r2
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800207a:	4937      	ldr	r1, [pc, #220]	@ (8002158 <HAL_GPIO_Init+0x300>)
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	089b      	lsrs	r3, r3, #2
 8002080:	3302      	adds	r3, #2
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002088:	4b3b      	ldr	r3, [pc, #236]	@ (8002178 <HAL_GPIO_Init+0x320>)
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	43db      	mvns	r3, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d003      	beq.n	80020ac <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020ac:	4a32      	ldr	r2, [pc, #200]	@ (8002178 <HAL_GPIO_Init+0x320>)
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80020b2:	4b31      	ldr	r3, [pc, #196]	@ (8002178 <HAL_GPIO_Init+0x320>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4013      	ands	r3, r2
 80020c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020d6:	4a28      	ldr	r2, [pc, #160]	@ (8002178 <HAL_GPIO_Init+0x320>)
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80020dc:	4b26      	ldr	r3, [pc, #152]	@ (8002178 <HAL_GPIO_Init+0x320>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	43db      	mvns	r3, r3
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4013      	ands	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002100:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_GPIO_Init+0x320>)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002106:	4b1c      	ldr	r3, [pc, #112]	@ (8002178 <HAL_GPIO_Init+0x320>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	43db      	mvns	r3, r3
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4013      	ands	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d003      	beq.n	800212a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4313      	orrs	r3, r2
 8002128:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800212a:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <HAL_GPIO_Init+0x320>)
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	3301      	adds	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	fa22 f303 	lsr.w	r3, r2, r3
 8002140:	2b00      	cmp	r3, #0
 8002142:	f47f ae91 	bne.w	8001e68 <HAL_GPIO_Init+0x10>
  }
}
 8002146:	bf00      	nop
 8002148:	bf00      	nop
 800214a:	371c      	adds	r7, #28
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	40021000 	.word	0x40021000
 8002158:	40010000 	.word	0x40010000
 800215c:	48000400 	.word	0x48000400
 8002160:	48000800 	.word	0x48000800
 8002164:	48000c00 	.word	0x48000c00
 8002168:	48001000 	.word	0x48001000
 800216c:	48001400 	.word	0x48001400
 8002170:	48001800 	.word	0x48001800
 8002174:	48001c00 	.word	0x48001c00
 8002178:	40010400 	.word	0x40010400

0800217c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	460b      	mov	r3, r1
 8002186:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691a      	ldr	r2, [r3, #16]
 800218c:	887b      	ldrh	r3, [r7, #2]
 800218e:	4013      	ands	r3, r2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d002      	beq.n	800219a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002194:	2301      	movs	r3, #1
 8002196:	73fb      	strb	r3, [r7, #15]
 8002198:	e001      	b.n	800219e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800219e:	7bfb      	ldrb	r3, [r7, #15]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	460b      	mov	r3, r1
 80021b6:	807b      	strh	r3, [r7, #2]
 80021b8:	4613      	mov	r3, r2
 80021ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021bc:	787b      	ldrb	r3, [r7, #1]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80021c2:	887a      	ldrh	r2, [r7, #2]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80021c8:	e002      	b.n	80021d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80021ca:	887a      	ldrh	r2, [r7, #2]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80021e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <HAL_PWREx_GetVoltageRange+0x3c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80021e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021ec:	d102      	bne.n	80021f4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80021ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021f2:	e00b      	b.n	800220c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80021f4:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_PWREx_GetVoltageRange+0x3c>)
 80021f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80021fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002202:	d102      	bne.n	800220a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002204:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002208:	e000      	b.n	800220c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800220a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800220c:	4618      	mov	r0, r3
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40007000 	.word	0x40007000

0800221c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d141      	bne.n	80022ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800222a:	4b4b      	ldr	r3, [pc, #300]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002236:	d131      	bne.n	800229c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002238:	4b47      	ldr	r3, [pc, #284]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800223a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800223e:	4a46      	ldr	r2, [pc, #280]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002244:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002248:	4b43      	ldr	r3, [pc, #268]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002250:	4a41      	ldr	r2, [pc, #260]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002256:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002258:	4b40      	ldr	r3, [pc, #256]	@ (800235c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2232      	movs	r2, #50	@ 0x32
 800225e:	fb02 f303 	mul.w	r3, r2, r3
 8002262:	4a3f      	ldr	r2, [pc, #252]	@ (8002360 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002264:	fba2 2303 	umull	r2, r3, r2, r3
 8002268:	0c9b      	lsrs	r3, r3, #18
 800226a:	3301      	adds	r3, #1
 800226c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800226e:	e002      	b.n	8002276 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	3b01      	subs	r3, #1
 8002274:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002276:	4b38      	ldr	r3, [pc, #224]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800227e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002282:	d102      	bne.n	800228a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d1f2      	bne.n	8002270 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800228a:	4b33      	ldr	r3, [pc, #204]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002292:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002296:	d158      	bne.n	800234a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e057      	b.n	800234c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800229c:	4b2e      	ldr	r3, [pc, #184]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800229e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80022ac:	e04d      	b.n	800234a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022b4:	d141      	bne.n	800233a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022b6:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022c2:	d131      	bne.n	8002328 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022c4:	4b24      	ldr	r3, [pc, #144]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022ca:	4a23      	ldr	r2, [pc, #140]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022d4:	4b20      	ldr	r3, [pc, #128]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80022e4:	4b1d      	ldr	r3, [pc, #116]	@ (800235c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	2232      	movs	r2, #50	@ 0x32
 80022ea:	fb02 f303 	mul.w	r3, r2, r3
 80022ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022f0:	fba2 2303 	umull	r2, r3, r2, r3
 80022f4:	0c9b      	lsrs	r3, r3, #18
 80022f6:	3301      	adds	r3, #1
 80022f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022fa:	e002      	b.n	8002302 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	3b01      	subs	r3, #1
 8002300:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002302:	4b15      	ldr	r3, [pc, #84]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800230a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230e:	d102      	bne.n	8002316 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f2      	bne.n	80022fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002316:	4b10      	ldr	r3, [pc, #64]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800231e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002322:	d112      	bne.n	800234a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e011      	b.n	800234c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002328:	4b0b      	ldr	r3, [pc, #44]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800232a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800232e:	4a0a      	ldr	r2, [pc, #40]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002330:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002334:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002338:	e007      	b.n	800234a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800233a:	4b07      	ldr	r3, [pc, #28]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002342:	4a05      	ldr	r2, [pc, #20]	@ (8002358 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002344:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002348:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	40007000 	.word	0x40007000
 800235c:	20040000 	.word	0x20040000
 8002360:	431bde83 	.word	0x431bde83

08002364 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002368:	4b05      	ldr	r3, [pc, #20]	@ (8002380 <HAL_PWREx_EnableVddIO2+0x1c>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	4a04      	ldr	r2, [pc, #16]	@ (8002380 <HAL_PWREx_EnableVddIO2+0x1c>)
 800236e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002372:	6053      	str	r3, [r2, #4]
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40007000 	.word	0x40007000

08002384 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d102      	bne.n	8002398 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	f000 bc08 	b.w	8002ba8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002398:	4b96      	ldr	r3, [pc, #600]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 030c 	and.w	r3, r3, #12
 80023a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023a2:	4b94      	ldr	r3, [pc, #592]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f003 0303 	and.w	r3, r3, #3
 80023aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	f000 80e4 	beq.w	8002582 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d007      	beq.n	80023d0 <HAL_RCC_OscConfig+0x4c>
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	2b0c      	cmp	r3, #12
 80023c4:	f040 808b 	bne.w	80024de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	f040 8087 	bne.w	80024de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80023d0:	4b88      	ldr	r3, [pc, #544]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_RCC_OscConfig+0x64>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e3df      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a1a      	ldr	r2, [r3, #32]
 80023ec:	4b81      	ldr	r3, [pc, #516]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d004      	beq.n	8002402 <HAL_RCC_OscConfig+0x7e>
 80023f8:	4b7e      	ldr	r3, [pc, #504]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002400:	e005      	b.n	800240e <HAL_RCC_OscConfig+0x8a>
 8002402:	4b7c      	ldr	r3, [pc, #496]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002408:	091b      	lsrs	r3, r3, #4
 800240a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800240e:	4293      	cmp	r3, r2
 8002410:	d223      	bcs.n	800245a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a1b      	ldr	r3, [r3, #32]
 8002416:	4618      	mov	r0, r3
 8002418:	f000 fdcc 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e3c0      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002426:	4b73      	ldr	r3, [pc, #460]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a72      	ldr	r2, [pc, #456]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800242c:	f043 0308 	orr.w	r3, r3, #8
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	4b70      	ldr	r3, [pc, #448]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a1b      	ldr	r3, [r3, #32]
 800243e:	496d      	ldr	r1, [pc, #436]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002440:	4313      	orrs	r3, r2
 8002442:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002444:	4b6b      	ldr	r3, [pc, #428]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	4968      	ldr	r1, [pc, #416]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
 8002458:	e025      	b.n	80024a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800245a:	4b66      	ldr	r3, [pc, #408]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a65      	ldr	r2, [pc, #404]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002460:	f043 0308 	orr.w	r3, r3, #8
 8002464:	6013      	str	r3, [r2, #0]
 8002466:	4b63      	ldr	r3, [pc, #396]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	4960      	ldr	r1, [pc, #384]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002474:	4313      	orrs	r3, r2
 8002476:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002478:	4b5e      	ldr	r3, [pc, #376]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	495b      	ldr	r1, [pc, #364]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002488:	4313      	orrs	r3, r2
 800248a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d109      	bne.n	80024a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fd8c 	bl	8002fb4 <RCC_SetFlashLatencyFromMSIRange>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e380      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024a6:	f000 fcc1 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 80024aa:	4602      	mov	r2, r0
 80024ac:	4b51      	ldr	r3, [pc, #324]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	091b      	lsrs	r3, r3, #4
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	4950      	ldr	r1, [pc, #320]	@ (80025f8 <HAL_RCC_OscConfig+0x274>)
 80024b8:	5ccb      	ldrb	r3, [r1, r3]
 80024ba:	f003 031f 	and.w	r3, r3, #31
 80024be:	fa22 f303 	lsr.w	r3, r2, r3
 80024c2:	4a4e      	ldr	r2, [pc, #312]	@ (80025fc <HAL_RCC_OscConfig+0x278>)
 80024c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80024c6:	4b4e      	ldr	r3, [pc, #312]	@ (8002600 <HAL_RCC_OscConfig+0x27c>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe ff50 	bl	8001370 <HAL_InitTick>
 80024d0:	4603      	mov	r3, r0
 80024d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80024d4:	7bfb      	ldrb	r3, [r7, #15]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d052      	beq.n	8002580 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80024da:	7bfb      	ldrb	r3, [r7, #15]
 80024dc:	e364      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d032      	beq.n	800254c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024e6:	4b43      	ldr	r3, [pc, #268]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a42      	ldr	r2, [pc, #264]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024f2:	f7fe ff8d 	bl	8001410 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024fa:	f7fe ff89 	bl	8001410 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e34d      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800250c:	4b39      	ldr	r3, [pc, #228]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002518:	4b36      	ldr	r3, [pc, #216]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a35      	ldr	r2, [pc, #212]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800251e:	f043 0308 	orr.w	r3, r3, #8
 8002522:	6013      	str	r3, [r2, #0]
 8002524:	4b33      	ldr	r3, [pc, #204]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	4930      	ldr	r1, [pc, #192]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002532:	4313      	orrs	r3, r2
 8002534:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002536:	4b2f      	ldr	r3, [pc, #188]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	021b      	lsls	r3, r3, #8
 8002544:	492b      	ldr	r1, [pc, #172]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002546:	4313      	orrs	r3, r2
 8002548:	604b      	str	r3, [r1, #4]
 800254a:	e01a      	b.n	8002582 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800254c:	4b29      	ldr	r3, [pc, #164]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a28      	ldr	r2, [pc, #160]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002552:	f023 0301 	bic.w	r3, r3, #1
 8002556:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002558:	f7fe ff5a 	bl	8001410 <HAL_GetTick>
 800255c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002560:	f7fe ff56 	bl	8001410 <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e31a      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f0      	bne.n	8002560 <HAL_RCC_OscConfig+0x1dc>
 800257e:	e000      	b.n	8002582 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002580:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d073      	beq.n	8002676 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b08      	cmp	r3, #8
 8002592:	d005      	beq.n	80025a0 <HAL_RCC_OscConfig+0x21c>
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	2b0c      	cmp	r3, #12
 8002598:	d10e      	bne.n	80025b8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2b03      	cmp	r3, #3
 800259e:	d10b      	bne.n	80025b8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025a0:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d063      	beq.n	8002674 <HAL_RCC_OscConfig+0x2f0>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d15f      	bne.n	8002674 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e2f7      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c0:	d106      	bne.n	80025d0 <HAL_RCC_OscConfig+0x24c>
 80025c2:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a0b      	ldr	r2, [pc, #44]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e025      	b.n	800261c <HAL_RCC_OscConfig+0x298>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025d8:	d114      	bne.n	8002604 <HAL_RCC_OscConfig+0x280>
 80025da:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a05      	ldr	r2, [pc, #20]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	4b03      	ldr	r3, [pc, #12]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a02      	ldr	r2, [pc, #8]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 80025ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f0:	6013      	str	r3, [r2, #0]
 80025f2:	e013      	b.n	800261c <HAL_RCC_OscConfig+0x298>
 80025f4:	40021000 	.word	0x40021000
 80025f8:	08006cc0 	.word	0x08006cc0
 80025fc:	20040000 	.word	0x20040000
 8002600:	20040004 	.word	0x20040004
 8002604:	4ba0      	ldr	r3, [pc, #640]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a9f      	ldr	r2, [pc, #636]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800260a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800260e:	6013      	str	r3, [r2, #0]
 8002610:	4b9d      	ldr	r3, [pc, #628]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a9c      	ldr	r2, [pc, #624]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002616:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800261a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d013      	beq.n	800264c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002624:	f7fe fef4 	bl	8001410 <HAL_GetTick>
 8002628:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262a:	e008      	b.n	800263e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800262c:	f7fe fef0 	bl	8001410 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	2b64      	cmp	r3, #100	@ 0x64
 8002638:	d901      	bls.n	800263e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e2b4      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800263e:	4b92      	ldr	r3, [pc, #584]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d0f0      	beq.n	800262c <HAL_RCC_OscConfig+0x2a8>
 800264a:	e014      	b.n	8002676 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264c:	f7fe fee0 	bl	8001410 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002654:	f7fe fedc 	bl	8001410 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	@ 0x64
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e2a0      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002666:	4b88      	ldr	r3, [pc, #544]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f0      	bne.n	8002654 <HAL_RCC_OscConfig+0x2d0>
 8002672:	e000      	b.n	8002676 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002674:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d060      	beq.n	8002744 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	2b04      	cmp	r3, #4
 8002686:	d005      	beq.n	8002694 <HAL_RCC_OscConfig+0x310>
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	2b0c      	cmp	r3, #12
 800268c:	d119      	bne.n	80026c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	2b02      	cmp	r3, #2
 8002692:	d116      	bne.n	80026c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002694:	4b7c      	ldr	r3, [pc, #496]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_OscConfig+0x328>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	68db      	ldr	r3, [r3, #12]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d101      	bne.n	80026ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e27d      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ac:	4b76      	ldr	r3, [pc, #472]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	061b      	lsls	r3, r3, #24
 80026ba:	4973      	ldr	r1, [pc, #460]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026c0:	e040      	b.n	8002744 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d023      	beq.n	8002712 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d6:	f7fe fe9b 	bl	8001410 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026dc:	e008      	b.n	80026f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026de:	f7fe fe97 	bl	8001410 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d901      	bls.n	80026f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026ec:	2303      	movs	r3, #3
 80026ee:	e25b      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026f0:	4b65      	ldr	r3, [pc, #404]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d0f0      	beq.n	80026de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026fc:	4b62      	ldr	r3, [pc, #392]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	061b      	lsls	r3, r3, #24
 800270a:	495f      	ldr	r1, [pc, #380]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800270c:	4313      	orrs	r3, r2
 800270e:	604b      	str	r3, [r1, #4]
 8002710:	e018      	b.n	8002744 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002712:	4b5d      	ldr	r3, [pc, #372]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a5c      	ldr	r2, [pc, #368]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800271c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271e:	f7fe fe77 	bl	8001410 <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002726:	f7fe fe73 	bl	8001410 <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e237      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002738:	4b53      	ldr	r3, [pc, #332]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002740:	2b00      	cmp	r3, #0
 8002742:	d1f0      	bne.n	8002726 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d03c      	beq.n	80027ca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01c      	beq.n	8002792 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002758:	4b4b      	ldr	r3, [pc, #300]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800275a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800275e:	4a4a      	ldr	r2, [pc, #296]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002768:	f7fe fe52 	bl	8001410 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002770:	f7fe fe4e 	bl	8001410 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e212      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002782:	4b41      	ldr	r3, [pc, #260]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002784:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002788:	f003 0302 	and.w	r3, r3, #2
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0ef      	beq.n	8002770 <HAL_RCC_OscConfig+0x3ec>
 8002790:	e01b      	b.n	80027ca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002792:	4b3d      	ldr	r3, [pc, #244]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002794:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002798:	4a3b      	ldr	r2, [pc, #236]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800279a:	f023 0301 	bic.w	r3, r3, #1
 800279e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a2:	f7fe fe35 	bl	8001410 <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027aa:	f7fe fe31 	bl	8001410 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e1f5      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027bc:	4b32      	ldr	r3, [pc, #200]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80027be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d1ef      	bne.n	80027aa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0304 	and.w	r3, r3, #4
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 80a6 	beq.w	8002924 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80027dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80027de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10d      	bne.n	8002804 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027e8:	4b27      	ldr	r3, [pc, #156]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80027ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ec:	4a26      	ldr	r2, [pc, #152]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80027ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80027f4:	4b24      	ldr	r3, [pc, #144]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 80027f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002800:	2301      	movs	r3, #1
 8002802:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002804:	4b21      	ldr	r3, [pc, #132]	@ (800288c <HAL_RCC_OscConfig+0x508>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280c:	2b00      	cmp	r3, #0
 800280e:	d118      	bne.n	8002842 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002810:	4b1e      	ldr	r3, [pc, #120]	@ (800288c <HAL_RCC_OscConfig+0x508>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a1d      	ldr	r2, [pc, #116]	@ (800288c <HAL_RCC_OscConfig+0x508>)
 8002816:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800281a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800281c:	f7fe fdf8 	bl	8001410 <HAL_GetTick>
 8002820:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002822:	e008      	b.n	8002836 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002824:	f7fe fdf4 	bl	8001410 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	693b      	ldr	r3, [r7, #16]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d901      	bls.n	8002836 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e1b8      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002836:	4b15      	ldr	r3, [pc, #84]	@ (800288c <HAL_RCC_OscConfig+0x508>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800283e:	2b00      	cmp	r3, #0
 8002840:	d0f0      	beq.n	8002824 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d108      	bne.n	800285c <HAL_RCC_OscConfig+0x4d8>
 800284a:	4b0f      	ldr	r3, [pc, #60]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800284c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002850:	4a0d      	ldr	r2, [pc, #52]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002852:	f043 0301 	orr.w	r3, r3, #1
 8002856:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800285a:	e029      	b.n	80028b0 <HAL_RCC_OscConfig+0x52c>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	2b05      	cmp	r3, #5
 8002862:	d115      	bne.n	8002890 <HAL_RCC_OscConfig+0x50c>
 8002864:	4b08      	ldr	r3, [pc, #32]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800286a:	4a07      	ldr	r2, [pc, #28]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800286c:	f043 0304 	orr.w	r3, r3, #4
 8002870:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002874:	4b04      	ldr	r3, [pc, #16]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 8002876:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287a:	4a03      	ldr	r2, [pc, #12]	@ (8002888 <HAL_RCC_OscConfig+0x504>)
 800287c:	f043 0301 	orr.w	r3, r3, #1
 8002880:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002884:	e014      	b.n	80028b0 <HAL_RCC_OscConfig+0x52c>
 8002886:	bf00      	nop
 8002888:	40021000 	.word	0x40021000
 800288c:	40007000 	.word	0x40007000
 8002890:	4b9d      	ldr	r3, [pc, #628]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002896:	4a9c      	ldr	r2, [pc, #624]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002898:	f023 0301 	bic.w	r3, r3, #1
 800289c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80028a0:	4b99      	ldr	r3, [pc, #612]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	4a98      	ldr	r2, [pc, #608]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 80028a8:	f023 0304 	bic.w	r3, r3, #4
 80028ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d016      	beq.n	80028e6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028b8:	f7fe fdaa 	bl	8001410 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028be:	e00a      	b.n	80028d6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028c0:	f7fe fda6 	bl	8001410 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e168      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80028d6:	4b8c      	ldr	r3, [pc, #560]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 80028d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0ed      	beq.n	80028c0 <HAL_RCC_OscConfig+0x53c>
 80028e4:	e015      	b.n	8002912 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e6:	f7fe fd93 	bl	8001410 <HAL_GetTick>
 80028ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028ec:	e00a      	b.n	8002904 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ee:	f7fe fd8f 	bl	8001410 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e151      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002904:	4b80      	ldr	r3, [pc, #512]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d1ed      	bne.n	80028ee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002912:	7ffb      	ldrb	r3, [r7, #31]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d105      	bne.n	8002924 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002918:	4b7b      	ldr	r3, [pc, #492]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 800291a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291c:	4a7a      	ldr	r2, [pc, #488]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 800291e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002922:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b00      	cmp	r3, #0
 800292e:	d03c      	beq.n	80029aa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01c      	beq.n	8002972 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002938:	4b73      	ldr	r3, [pc, #460]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 800293a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800293e:	4a72      	ldr	r2, [pc, #456]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002948:	f7fe fd62 	bl	8001410 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002950:	f7fe fd5e 	bl	8001410 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e122      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002962:	4b69      	ldr	r3, [pc, #420]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002964:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0ef      	beq.n	8002950 <HAL_RCC_OscConfig+0x5cc>
 8002970:	e01b      	b.n	80029aa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002972:	4b65      	ldr	r3, [pc, #404]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002974:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002978:	4a63      	ldr	r2, [pc, #396]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 800297a:	f023 0301 	bic.w	r3, r3, #1
 800297e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002982:	f7fe fd45 	bl	8001410 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800298a:	f7fe fd41 	bl	8001410 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e105      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800299c:	4b5a      	ldr	r3, [pc, #360]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 800299e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1ef      	bne.n	800298a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 80f9 	beq.w	8002ba6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	f040 80cf 	bne.w	8002b5c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80029be:	4b52      	ldr	r3, [pc, #328]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f003 0203 	and.w	r2, r3, #3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d12c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029dc:	3b01      	subs	r3, #1
 80029de:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d123      	bne.n	8002a2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d11b      	bne.n	8002a2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029fe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d113      	bne.n	8002a2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a0e:	085b      	lsrs	r3, r3, #1
 8002a10:	3b01      	subs	r3, #1
 8002a12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d109      	bne.n	8002a2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	085b      	lsrs	r3, r3, #1
 8002a24:	3b01      	subs	r3, #1
 8002a26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d071      	beq.n	8002b10 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	d068      	beq.n	8002b04 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a32:	4b35      	ldr	r3, [pc, #212]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d105      	bne.n	8002a4a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a3e:	4b32      	ldr	r3, [pc, #200]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e0ac      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a2d      	ldr	r2, [pc, #180]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a54:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a58:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a5a:	f7fe fcd9 	bl	8001410 <HAL_GetTick>
 8002a5e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a60:	e008      	b.n	8002a74 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a62:	f7fe fcd5 	bl	8001410 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d901      	bls.n	8002a74 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e099      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a74:	4b24      	ldr	r3, [pc, #144]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1f0      	bne.n	8002a62 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a80:	4b21      	ldr	r3, [pc, #132]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002a82:	68da      	ldr	r2, [r3, #12]
 8002a84:	4b21      	ldr	r3, [pc, #132]	@ (8002b0c <HAL_RCC_OscConfig+0x788>)
 8002a86:	4013      	ands	r3, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002a90:	3a01      	subs	r2, #1
 8002a92:	0112      	lsls	r2, r2, #4
 8002a94:	4311      	orrs	r1, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002a9a:	0212      	lsls	r2, r2, #8
 8002a9c:	4311      	orrs	r1, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002aa2:	0852      	lsrs	r2, r2, #1
 8002aa4:	3a01      	subs	r2, #1
 8002aa6:	0552      	lsls	r2, r2, #21
 8002aa8:	4311      	orrs	r1, r2
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002aae:	0852      	lsrs	r2, r2, #1
 8002ab0:	3a01      	subs	r2, #1
 8002ab2:	0652      	lsls	r2, r2, #25
 8002ab4:	4311      	orrs	r1, r2
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002aba:	06d2      	lsls	r2, r2, #27
 8002abc:	430a      	orrs	r2, r1
 8002abe:	4912      	ldr	r1, [pc, #72]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ac4:	4b10      	ldr	r3, [pc, #64]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a0f      	ldr	r2, [pc, #60]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ace:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ada:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002adc:	f7fe fc98 	bl	8001410 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae4:	f7fe fc94 	bl	8001410 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e058      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002af6:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <HAL_RCC_OscConfig+0x784>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d0f0      	beq.n	8002ae4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b02:	e050      	b.n	8002ba6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04f      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b10:	4b27      	ldr	r3, [pc, #156]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d144      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b1c:	4b24      	ldr	r3, [pc, #144]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a23      	ldr	r2, [pc, #140]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b26:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b28:	4b21      	ldr	r3, [pc, #132]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4a20      	ldr	r2, [pc, #128]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b32:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b34:	f7fe fc6c 	bl	8001410 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b3c:	f7fe fc68 	bl	8001410 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e02c      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b4e:	4b18      	ldr	r3, [pc, #96]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d0f0      	beq.n	8002b3c <HAL_RCC_OscConfig+0x7b8>
 8002b5a:	e024      	b.n	8002ba6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	2b0c      	cmp	r3, #12
 8002b60:	d01f      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b62:	4b13      	ldr	r3, [pc, #76]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a12      	ldr	r2, [pc, #72]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fc4f 	bl	8001410 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b76:	f7fe fc4b 	bl	8001410 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e00f      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b88:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1f0      	bne.n	8002b76 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	4905      	ldr	r1, [pc, #20]	@ (8002bb0 <HAL_RCC_OscConfig+0x82c>)
 8002b9a:	4b06      	ldr	r3, [pc, #24]	@ (8002bb4 <HAL_RCC_OscConfig+0x830>)
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	60cb      	str	r3, [r1, #12]
 8002ba0:	e001      	b.n	8002ba6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e000      	b.n	8002ba8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3720      	adds	r7, #32
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	feeefffc 	.word	0xfeeefffc

08002bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e11d      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bd0:	4b90      	ldr	r3, [pc, #576]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 030f 	and.w	r3, r3, #15
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d910      	bls.n	8002c00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bde:	4b8d      	ldr	r3, [pc, #564]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f023 020f 	bic.w	r2, r3, #15
 8002be6:	498b      	ldr	r1, [pc, #556]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	4313      	orrs	r3, r2
 8002bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bee:	4b89      	ldr	r3, [pc, #548]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	683a      	ldr	r2, [r7, #0]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d001      	beq.n	8002c00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e105      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d010      	beq.n	8002c2e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689a      	ldr	r2, [r3, #8]
 8002c10:	4b81      	ldr	r3, [pc, #516]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d908      	bls.n	8002c2e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c1c:	4b7e      	ldr	r3, [pc, #504]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	497b      	ldr	r1, [pc, #492]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d079      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	2b03      	cmp	r3, #3
 8002c40:	d11e      	bne.n	8002c80 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c42:	4b75      	ldr	r3, [pc, #468]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e0dc      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002c52:	f000 fa09 	bl	8003068 <RCC_GetSysClockFreqFromPLLSource>
 8002c56:	4603      	mov	r3, r0
 8002c58:	4a70      	ldr	r2, [pc, #448]	@ (8002e1c <HAL_RCC_ClockConfig+0x264>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d946      	bls.n	8002cec <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002c5e:	4b6e      	ldr	r3, [pc, #440]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d140      	bne.n	8002cec <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002c6a:	4b6b      	ldr	r3, [pc, #428]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c72:	4a69      	ldr	r2, [pc, #420]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c78:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002c7a:	2380      	movs	r3, #128	@ 0x80
 8002c7c:	617b      	str	r3, [r7, #20]
 8002c7e:	e035      	b.n	8002cec <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b02      	cmp	r3, #2
 8002c86:	d107      	bne.n	8002c98 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c88:	4b63      	ldr	r3, [pc, #396]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d115      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e0b9      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ca0:	4b5d      	ldr	r3, [pc, #372]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0ad      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cb0:	4b59      	ldr	r3, [pc, #356]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e0a5      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002cc0:	f000 f8b4 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	4a55      	ldr	r2, [pc, #340]	@ (8002e1c <HAL_RCC_ClockConfig+0x264>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d90f      	bls.n	8002cec <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002ccc:	4b52      	ldr	r3, [pc, #328]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d109      	bne.n	8002cec <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002cd8:	4b4f      	ldr	r3, [pc, #316]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ce0:	4a4d      	ldr	r2, [pc, #308]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ce6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ce8:	2380      	movs	r3, #128	@ 0x80
 8002cea:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cec:	4b4a      	ldr	r3, [pc, #296]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f023 0203 	bic.w	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	4947      	ldr	r1, [pc, #284]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cfe:	f7fe fb87 	bl	8001410 <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d04:	e00a      	b.n	8002d1c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d06:	f7fe fb83 	bl	8001410 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e077      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 020c 	and.w	r2, r3, #12
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d1eb      	bne.n	8002d06 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	2b80      	cmp	r3, #128	@ 0x80
 8002d32:	d105      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002d34:	4b38      	ldr	r3, [pc, #224]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	4a37      	ldr	r2, [pc, #220]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d3e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d010      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	4b31      	ldr	r3, [pc, #196]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d208      	bcs.n	8002d6e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d5c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	492b      	ldr	r1, [pc, #172]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d6e:	4b29      	ldr	r3, [pc, #164]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 030f 	and.w	r3, r3, #15
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d210      	bcs.n	8002d9e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7c:	4b25      	ldr	r3, [pc, #148]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f023 020f 	bic.w	r2, r3, #15
 8002d84:	4923      	ldr	r1, [pc, #140]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8c:	4b21      	ldr	r3, [pc, #132]	@ (8002e14 <HAL_RCC_ClockConfig+0x25c>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 030f 	and.w	r3, r3, #15
 8002d94:	683a      	ldr	r2, [r7, #0]
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e036      	b.n	8002e0c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f003 0304 	and.w	r3, r3, #4
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d008      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002daa:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	4918      	ldr	r1, [pc, #96]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0308 	and.w	r3, r3, #8
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d009      	beq.n	8002ddc <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002dc8:	4b13      	ldr	r3, [pc, #76]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	691b      	ldr	r3, [r3, #16]
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	4910      	ldr	r1, [pc, #64]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ddc:	f000 f826 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002de0:	4602      	mov	r2, r0
 8002de2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e18 <HAL_RCC_ClockConfig+0x260>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	091b      	lsrs	r3, r3, #4
 8002de8:	f003 030f 	and.w	r3, r3, #15
 8002dec:	490c      	ldr	r1, [pc, #48]	@ (8002e20 <HAL_RCC_ClockConfig+0x268>)
 8002dee:	5ccb      	ldrb	r3, [r1, r3]
 8002df0:	f003 031f 	and.w	r3, r3, #31
 8002df4:	fa22 f303 	lsr.w	r3, r2, r3
 8002df8:	4a0a      	ldr	r2, [pc, #40]	@ (8002e24 <HAL_RCC_ClockConfig+0x26c>)
 8002dfa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002dfc:	4b0a      	ldr	r3, [pc, #40]	@ (8002e28 <HAL_RCC_ClockConfig+0x270>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fe fab5 	bl	8001370 <HAL_InitTick>
 8002e06:	4603      	mov	r3, r0
 8002e08:	73fb      	strb	r3, [r7, #15]

  return status;
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40022000 	.word	0x40022000
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	04c4b400 	.word	0x04c4b400
 8002e20:	08006cc0 	.word	0x08006cc0
 8002e24:	20040000 	.word	0x20040000
 8002e28:	20040004 	.word	0x20040004

08002e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b089      	sub	sp, #36	@ 0x24
 8002e30:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	61fb      	str	r3, [r7, #28]
 8002e36:	2300      	movs	r3, #0
 8002e38:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e3a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 030c 	and.w	r3, r3, #12
 8002e42:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e44:	4b3b      	ldr	r3, [pc, #236]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_GetSysClockFreq+0x34>
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	d121      	bne.n	8002e9e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d11e      	bne.n	8002e9e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e60:	4b34      	ldr	r3, [pc, #208]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d107      	bne.n	8002e7c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e6c:	4b31      	ldr	r3, [pc, #196]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e72:	0a1b      	lsrs	r3, r3, #8
 8002e74:	f003 030f 	and.w	r3, r3, #15
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	e005      	b.n	8002e88 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e7c:	4b2d      	ldr	r3, [pc, #180]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	091b      	lsrs	r3, r3, #4
 8002e82:	f003 030f 	and.w	r3, r3, #15
 8002e86:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e88:	4a2b      	ldr	r2, [pc, #172]	@ (8002f38 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e90:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d10d      	bne.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e98:	69fb      	ldr	r3, [r7, #28]
 8002e9a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e9c:	e00a      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d102      	bne.n	8002eaa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ea4:	4b25      	ldr	r3, [pc, #148]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ea6:	61bb      	str	r3, [r7, #24]
 8002ea8:	e004      	b.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d101      	bne.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002eb0:	4b23      	ldr	r3, [pc, #140]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eb2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	2b0c      	cmp	r3, #12
 8002eb8:	d134      	bne.n	8002f24 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002eba:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d003      	beq.n	8002ed2 <HAL_RCC_GetSysClockFreq+0xa6>
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d003      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0xac>
 8002ed0:	e005      	b.n	8002ede <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ed2:	4b1a      	ldr	r3, [pc, #104]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x110>)
 8002ed4:	617b      	str	r3, [r7, #20]
      break;
 8002ed6:	e005      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ed8:	4b19      	ldr	r3, [pc, #100]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eda:	617b      	str	r3, [r7, #20]
      break;
 8002edc:	e002      	b.n	8002ee4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	617b      	str	r3, [r7, #20]
      break;
 8002ee2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ee4:	4b13      	ldr	r3, [pc, #76]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ee6:	68db      	ldr	r3, [r3, #12]
 8002ee8:	091b      	lsrs	r3, r3, #4
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	3301      	adds	r3, #1
 8002ef0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ef2:	4b10      	ldr	r3, [pc, #64]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	0a1b      	lsrs	r3, r3, #8
 8002ef8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	fb03 f202 	mul.w	r2, r3, r2
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f08:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	0e5b      	lsrs	r3, r3, #25
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	3301      	adds	r3, #1
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f22:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f24:	69bb      	ldr	r3, [r7, #24]
}
 8002f26:	4618      	mov	r0, r3
 8002f28:	3724      	adds	r7, #36	@ 0x24
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40021000 	.word	0x40021000
 8002f38:	08006cd8 	.word	0x08006cd8
 8002f3c:	00f42400 	.word	0x00f42400
 8002f40:	007a1200 	.word	0x007a1200

08002f44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f48:	4b03      	ldr	r3, [pc, #12]	@ (8002f58 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20040000 	.word	0x20040000

08002f5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f60:	f7ff fff0 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8002f64:	4602      	mov	r2, r0
 8002f66:	4b06      	ldr	r3, [pc, #24]	@ (8002f80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	4904      	ldr	r1, [pc, #16]	@ (8002f84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f72:	5ccb      	ldrb	r3, [r1, r3]
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40021000 	.word	0x40021000
 8002f84:	08006cd0 	.word	0x08006cd0

08002f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f8c:	f7ff ffda 	bl	8002f44 <HAL_RCC_GetHCLKFreq>
 8002f90:	4602      	mov	r2, r0
 8002f92:	4b06      	ldr	r3, [pc, #24]	@ (8002fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	0adb      	lsrs	r3, r3, #11
 8002f98:	f003 0307 	and.w	r3, r3, #7
 8002f9c:	4904      	ldr	r1, [pc, #16]	@ (8002fb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f9e:	5ccb      	ldrb	r3, [r1, r3]
 8002fa0:	f003 031f 	and.w	r3, r3, #31
 8002fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08006cd0 	.word	0x08006cd0

08002fb4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fc0:	4b27      	ldr	r3, [pc, #156]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fcc:	f7ff f906 	bl	80021dc <HAL_PWREx_GetVoltageRange>
 8002fd0:	6178      	str	r0, [r7, #20]
 8002fd2:	e014      	b.n	8002ffe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fd4:	4b22      	ldr	r3, [pc, #136]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fd8:	4a21      	ldr	r2, [pc, #132]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fda:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fe0:	4b1f      	ldr	r3, [pc, #124]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002fec:	f7ff f8f6 	bl	80021dc <HAL_PWREx_GetVoltageRange>
 8002ff0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8003060 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ff8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ffc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003004:	d10b      	bne.n	800301e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b80      	cmp	r3, #128	@ 0x80
 800300a:	d913      	bls.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003010:	d902      	bls.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003012:	2302      	movs	r3, #2
 8003014:	613b      	str	r3, [r7, #16]
 8003016:	e00d      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003018:	2301      	movs	r3, #1
 800301a:	613b      	str	r3, [r7, #16]
 800301c:	e00a      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b7f      	cmp	r3, #127	@ 0x7f
 8003022:	d902      	bls.n	800302a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003024:	2302      	movs	r3, #2
 8003026:	613b      	str	r3, [r7, #16]
 8003028:	e004      	b.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2b70      	cmp	r3, #112	@ 0x70
 800302e:	d101      	bne.n	8003034 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003030:	2301      	movs	r3, #1
 8003032:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003034:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 020f 	bic.w	r2, r3, #15
 800303c:	4909      	ldr	r1, [pc, #36]	@ (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	4313      	orrs	r3, r2
 8003042:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003044:	4b07      	ldr	r3, [pc, #28]	@ (8003064 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	429a      	cmp	r2, r3
 8003050:	d001      	beq.n	8003056 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	40022000 	.word	0x40022000

08003068 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800306e:	4b2d      	ldr	r3, [pc, #180]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003070:	68db      	ldr	r3, [r3, #12]
 8003072:	f003 0303 	and.w	r3, r3, #3
 8003076:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b03      	cmp	r3, #3
 800307c:	d00b      	beq.n	8003096 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2b03      	cmp	r3, #3
 8003082:	d825      	bhi.n	80030d0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d008      	beq.n	800309c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2b02      	cmp	r3, #2
 800308e:	d11f      	bne.n	80030d0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003090:	4b25      	ldr	r3, [pc, #148]	@ (8003128 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003092:	613b      	str	r3, [r7, #16]
    break;
 8003094:	e01f      	b.n	80030d6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003096:	4b25      	ldr	r3, [pc, #148]	@ (800312c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003098:	613b      	str	r3, [r7, #16]
    break;
 800309a:	e01c      	b.n	80030d6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800309c:	4b21      	ldr	r3, [pc, #132]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0308 	and.w	r3, r3, #8
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d107      	bne.n	80030b8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80030a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030ae:	0a1b      	lsrs	r3, r3, #8
 80030b0:	f003 030f 	and.w	r3, r3, #15
 80030b4:	617b      	str	r3, [r7, #20]
 80030b6:	e005      	b.n	80030c4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80030b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80030c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003130 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030cc:	613b      	str	r3, [r7, #16]
    break;
 80030ce:	e002      	b.n	80030d6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	613b      	str	r3, [r7, #16]
    break;
 80030d4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030d6:	4b13      	ldr	r3, [pc, #76]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	091b      	lsrs	r3, r3, #4
 80030dc:	f003 030f 	and.w	r3, r3, #15
 80030e0:	3301      	adds	r3, #1
 80030e2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	0a1b      	lsrs	r3, r3, #8
 80030ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80030ee:	693a      	ldr	r2, [r7, #16]
 80030f0:	fb03 f202 	mul.w	r2, r3, r2
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fa:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	0e5b      	lsrs	r3, r3, #25
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	3301      	adds	r3, #1
 8003108:	005b      	lsls	r3, r3, #1
 800310a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	fbb2 f3f3 	udiv	r3, r2, r3
 8003114:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003116:	683b      	ldr	r3, [r7, #0]
}
 8003118:	4618      	mov	r0, r3
 800311a:	371c      	adds	r7, #28
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr
 8003124:	40021000 	.word	0x40021000
 8003128:	00f42400 	.word	0x00f42400
 800312c:	007a1200 	.word	0x007a1200
 8003130:	08006cd8 	.word	0x08006cd8

08003134 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b086      	sub	sp, #24
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800313c:	2300      	movs	r3, #0
 800313e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003140:	2300      	movs	r3, #0
 8003142:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800314c:	2b00      	cmp	r3, #0
 800314e:	d040      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003154:	2b80      	cmp	r3, #128	@ 0x80
 8003156:	d02a      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003158:	2b80      	cmp	r3, #128	@ 0x80
 800315a:	d825      	bhi.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800315c:	2b60      	cmp	r3, #96	@ 0x60
 800315e:	d026      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003160:	2b60      	cmp	r3, #96	@ 0x60
 8003162:	d821      	bhi.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003164:	2b40      	cmp	r3, #64	@ 0x40
 8003166:	d006      	beq.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003168:	2b40      	cmp	r3, #64	@ 0x40
 800316a:	d81d      	bhi.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800316c:	2b00      	cmp	r3, #0
 800316e:	d009      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003170:	2b20      	cmp	r3, #32
 8003172:	d010      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003174:	e018      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003176:	4b89      	ldr	r3, [pc, #548]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	4a88      	ldr	r2, [pc, #544]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800317c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003180:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003182:	e015      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3304      	adds	r3, #4
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fb02 	bl	8003794 <RCCEx_PLLSAI1_Config>
 8003190:	4603      	mov	r3, r0
 8003192:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003194:	e00c      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	3320      	adds	r3, #32
 800319a:	2100      	movs	r1, #0
 800319c:	4618      	mov	r0, r3
 800319e:	f000 fbed 	bl	800397c <RCCEx_PLLSAI2_Config>
 80031a2:	4603      	mov	r3, r0
 80031a4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031a6:	e003      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	74fb      	strb	r3, [r7, #19]
      break;
 80031ac:	e000      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80031ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031b0:	7cfb      	ldrb	r3, [r7, #19]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10b      	bne.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031b6:	4b79      	ldr	r3, [pc, #484]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80031bc:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031c4:	4975      	ldr	r1, [pc, #468]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80031cc:	e001      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ce:	7cfb      	ldrb	r3, [r7, #19]
 80031d0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d047      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031e6:	d030      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80031e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ec:	d82a      	bhi.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80031ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031f2:	d02a      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80031f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031f8:	d824      	bhi.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80031fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031fe:	d008      	beq.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003204:	d81e      	bhi.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00a      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800320a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800320e:	d010      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003210:	e018      	b.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003212:	4b62      	ldr	r3, [pc, #392]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	4a61      	ldr	r2, [pc, #388]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003218:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800321c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800321e:	e015      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3304      	adds	r3, #4
 8003224:	2100      	movs	r1, #0
 8003226:	4618      	mov	r0, r3
 8003228:	f000 fab4 	bl	8003794 <RCCEx_PLLSAI1_Config>
 800322c:	4603      	mov	r3, r0
 800322e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003230:	e00c      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3320      	adds	r3, #32
 8003236:	2100      	movs	r1, #0
 8003238:	4618      	mov	r0, r3
 800323a:	f000 fb9f 	bl	800397c <RCCEx_PLLSAI2_Config>
 800323e:	4603      	mov	r3, r0
 8003240:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003242:	e003      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	74fb      	strb	r3, [r7, #19]
      break;
 8003248:	e000      	b.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800324a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800324c:	7cfb      	ldrb	r3, [r7, #19]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10b      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003252:	4b52      	ldr	r3, [pc, #328]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003254:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003258:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003260:	494e      	ldr	r1, [pc, #312]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003262:	4313      	orrs	r3, r2
 8003264:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003268:	e001      	b.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800326a:	7cfb      	ldrb	r3, [r7, #19]
 800326c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 809f 	beq.w	80033ba <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800327c:	2300      	movs	r3, #0
 800327e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003280:	4b46      	ldr	r3, [pc, #280]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d101      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800328c:	2301      	movs	r3, #1
 800328e:	e000      	b.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003290:	2300      	movs	r3, #0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	4b41      	ldr	r3, [pc, #260]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329a:	4a40      	ldr	r2, [pc, #256]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800329c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80032a2:	4b3e      	ldr	r3, [pc, #248]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032aa:	60bb      	str	r3, [r7, #8]
 80032ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ae:	2301      	movs	r3, #1
 80032b0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b2:	4b3b      	ldr	r3, [pc, #236]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3a      	ldr	r2, [pc, #232]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032be:	f7fe f8a7 	bl	8001410 <HAL_GetTick>
 80032c2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032c4:	e009      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032c6:	f7fe f8a3 	bl	8001410 <HAL_GetTick>
 80032ca:	4602      	mov	r2, r0
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	1ad3      	subs	r3, r2, r3
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d902      	bls.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80032d4:	2303      	movs	r3, #3
 80032d6:	74fb      	strb	r3, [r7, #19]
        break;
 80032d8:	e005      	b.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80032da:	4b31      	ldr	r3, [pc, #196]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0ef      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80032e6:	7cfb      	ldrb	r3, [r7, #19]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d15b      	bne.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80032ec:	4b2b      	ldr	r3, [pc, #172]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032f6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d01f      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	429a      	cmp	r2, r3
 8003308:	d019      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800330a:	4b24      	ldr	r3, [pc, #144]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800330c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003314:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003316:	4b21      	ldr	r3, [pc, #132]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331c:	4a1f      	ldr	r2, [pc, #124]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800331e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003322:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003326:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800332c:	4a1b      	ldr	r2, [pc, #108]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800332e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003332:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003336:	4a19      	ldr	r2, [pc, #100]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	d016      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003348:	f7fe f862 	bl	8001410 <HAL_GetTick>
 800334c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800334e:	e00b      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003350:	f7fe f85e 	bl	8001410 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800335e:	4293      	cmp	r3, r2
 8003360:	d902      	bls.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	74fb      	strb	r3, [r7, #19]
            break;
 8003366:	e006      	b.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003368:	4b0c      	ldr	r3, [pc, #48]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800336a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800336e:	f003 0302 	and.w	r3, r3, #2
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0ec      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003376:	7cfb      	ldrb	r3, [r7, #19]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d10c      	bne.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800337c:	4b07      	ldr	r3, [pc, #28]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800338c:	4903      	ldr	r1, [pc, #12]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003394:	e008      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003396:	7cfb      	ldrb	r3, [r7, #19]
 8003398:	74bb      	strb	r3, [r7, #18]
 800339a:	e005      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800339c:	40021000 	.word	0x40021000
 80033a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033a4:	7cfb      	ldrb	r3, [r7, #19]
 80033a6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033a8:	7c7b      	ldrb	r3, [r7, #17]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d105      	bne.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ae:	4ba0      	ldr	r3, [pc, #640]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b2:	4a9f      	ldr	r2, [pc, #636]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033b8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80033c6:	4b9a      	ldr	r3, [pc, #616]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033cc:	f023 0203 	bic.w	r2, r3, #3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033d4:	4996      	ldr	r1, [pc, #600]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00a      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80033e8:	4b91      	ldr	r3, [pc, #580]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ee:	f023 020c 	bic.w	r2, r3, #12
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f6:	498e      	ldr	r1, [pc, #568]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 0304 	and.w	r3, r3, #4
 8003406:	2b00      	cmp	r3, #0
 8003408:	d00a      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800340a:	4b89      	ldr	r3, [pc, #548]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800340c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003410:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003418:	4985      	ldr	r1, [pc, #532]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800341a:	4313      	orrs	r3, r2
 800341c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0308 	and.w	r3, r3, #8
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800342c:	4b80      	ldr	r3, [pc, #512]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800342e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003432:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800343a:	497d      	ldr	r1, [pc, #500]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800343c:	4313      	orrs	r3, r2
 800343e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0310 	and.w	r3, r3, #16
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00a      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800344e:	4b78      	ldr	r3, [pc, #480]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003450:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003454:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800345c:	4974      	ldr	r1, [pc, #464]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800345e:	4313      	orrs	r3, r2
 8003460:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0320 	and.w	r3, r3, #32
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00a      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003470:	4b6f      	ldr	r3, [pc, #444]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003476:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800347e:	496c      	ldr	r1, [pc, #432]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003480:	4313      	orrs	r3, r2
 8003482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003492:	4b67      	ldr	r3, [pc, #412]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003498:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80034a0:	4963      	ldr	r1, [pc, #396]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d00a      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80034b4:	4b5e      	ldr	r3, [pc, #376]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034c2:	495b      	ldr	r1, [pc, #364]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00a      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034d6:	4b56      	ldr	r3, [pc, #344]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034e4:	4952      	ldr	r1, [pc, #328]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d00a      	beq.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80034fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	494a      	ldr	r1, [pc, #296]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003508:	4313      	orrs	r3, r2
 800350a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00a      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800351a:	4b45      	ldr	r3, [pc, #276]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800351c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003520:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003528:	4941      	ldr	r1, [pc, #260]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800352a:	4313      	orrs	r3, r2
 800352c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d00a      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800353c:	4b3c      	ldr	r3, [pc, #240]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800353e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003542:	f023 0203 	bic.w	r2, r3, #3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354a:	4939      	ldr	r1, [pc, #228]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354c:	4313      	orrs	r3, r2
 800354e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d028      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800355e:	4b34      	ldr	r3, [pc, #208]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003560:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003564:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800356c:	4930      	ldr	r1, [pc, #192]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800356e:	4313      	orrs	r3, r2
 8003570:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003578:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800357c:	d106      	bne.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800357e:	4b2c      	ldr	r3, [pc, #176]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	4a2b      	ldr	r2, [pc, #172]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003588:	60d3      	str	r3, [r2, #12]
 800358a:	e011      	b.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003590:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003594:	d10c      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	3304      	adds	r3, #4
 800359a:	2101      	movs	r1, #1
 800359c:	4618      	mov	r0, r3
 800359e:	f000 f8f9 	bl	8003794 <RCCEx_PLLSAI1_Config>
 80035a2:	4603      	mov	r3, r0
 80035a4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035a6:	7cfb      	ldrb	r3, [r7, #19]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80035ac:	7cfb      	ldrb	r3, [r7, #19]
 80035ae:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d04d      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035c4:	d108      	bne.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80035c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035c8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035cc:	4a18      	ldr	r2, [pc, #96]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80035d6:	e012      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80035d8:	4b15      	ldr	r3, [pc, #84]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035de:	4a14      	ldr	r2, [pc, #80]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035e0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80035e4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80035e8:	4b11      	ldr	r3, [pc, #68]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80035f6:	490e      	ldr	r1, [pc, #56]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003602:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003606:	d106      	bne.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003608:	4b09      	ldr	r3, [pc, #36]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	4a08      	ldr	r2, [pc, #32]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800360e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003612:	60d3      	str	r3, [r2, #12]
 8003614:	e020      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800361a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800361e:	d109      	bne.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003620:	4b03      	ldr	r3, [pc, #12]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a02      	ldr	r2, [pc, #8]	@ (8003630 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003626:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800362a:	60d3      	str	r3, [r2, #12]
 800362c:	e014      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003638:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800363c:	d10c      	bne.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	3304      	adds	r3, #4
 8003642:	2101      	movs	r1, #1
 8003644:	4618      	mov	r0, r3
 8003646:	f000 f8a5 	bl	8003794 <RCCEx_PLLSAI1_Config>
 800364a:	4603      	mov	r3, r0
 800364c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800364e:	7cfb      	ldrb	r3, [r7, #19]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003654:	7cfb      	ldrb	r3, [r7, #19]
 8003656:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d028      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003664:	4b4a      	ldr	r3, [pc, #296]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003672:	4947      	ldr	r1, [pc, #284]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003674:	4313      	orrs	r3, r2
 8003676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800367e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003682:	d106      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003684:	4b42      	ldr	r3, [pc, #264]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4a41      	ldr	r2, [pc, #260]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800368a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800368e:	60d3      	str	r3, [r2, #12]
 8003690:	e011      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003696:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800369a:	d10c      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3304      	adds	r3, #4
 80036a0:	2101      	movs	r1, #1
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 f876 	bl	8003794 <RCCEx_PLLSAI1_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036ac:	7cfb      	ldrb	r3, [r7, #19]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80036b2:	7cfb      	ldrb	r3, [r7, #19]
 80036b4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01e      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036c2:	4b33      	ldr	r3, [pc, #204]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036d2:	492f      	ldr	r1, [pc, #188]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036e4:	d10c      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	3304      	adds	r3, #4
 80036ea:	2102      	movs	r1, #2
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 f851 	bl	8003794 <RCCEx_PLLSAI1_Config>
 80036f2:	4603      	mov	r3, r0
 80036f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036f6:	7cfb      	ldrb	r3, [r7, #19]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80036fc:	7cfb      	ldrb	r3, [r7, #19]
 80036fe:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00b      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800370c:	4b20      	ldr	r3, [pc, #128]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800370e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003712:	f023 0204 	bic.w	r2, r3, #4
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800371c:	491c      	ldr	r1, [pc, #112]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00b      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003730:	4b17      	ldr	r3, [pc, #92]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003732:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003736:	f023 0218 	bic.w	r2, r3, #24
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003740:	4913      	ldr	r1, [pc, #76]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003742:	4313      	orrs	r3, r2
 8003744:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d017      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003754:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003756:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800375a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003764:	490a      	ldr	r1, [pc, #40]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003766:	4313      	orrs	r3, r2
 8003768:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003772:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003776:	d105      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003778:	4b05      	ldr	r3, [pc, #20]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a04      	ldr	r2, [pc, #16]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800377e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003782:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003784:	7cbb      	ldrb	r3, [r7, #18]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40021000 	.word	0x40021000

08003794 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037a2:	4b72      	ldr	r3, [pc, #456]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00e      	beq.n	80037cc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037ae:	4b6f      	ldr	r3, [pc, #444]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f003 0203 	and.w	r2, r3, #3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d103      	bne.n	80037c6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
       ||
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d142      	bne.n	800384c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
 80037ca:	e03f      	b.n	800384c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b03      	cmp	r3, #3
 80037d2:	d018      	beq.n	8003806 <RCCEx_PLLSAI1_Config+0x72>
 80037d4:	2b03      	cmp	r3, #3
 80037d6:	d825      	bhi.n	8003824 <RCCEx_PLLSAI1_Config+0x90>
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d002      	beq.n	80037e2 <RCCEx_PLLSAI1_Config+0x4e>
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d009      	beq.n	80037f4 <RCCEx_PLLSAI1_Config+0x60>
 80037e0:	e020      	b.n	8003824 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037e2:	4b62      	ldr	r3, [pc, #392]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d11d      	bne.n	800382a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f2:	e01a      	b.n	800382a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037f4:	4b5d      	ldr	r3, [pc, #372]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d116      	bne.n	800382e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003804:	e013      	b.n	800382e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003806:	4b59      	ldr	r3, [pc, #356]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d10f      	bne.n	8003832 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003812:	4b56      	ldr	r3, [pc, #344]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d109      	bne.n	8003832 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003822:	e006      	b.n	8003832 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	73fb      	strb	r3, [r7, #15]
      break;
 8003828:	e004      	b.n	8003834 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800382a:	bf00      	nop
 800382c:	e002      	b.n	8003834 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800382e:	bf00      	nop
 8003830:	e000      	b.n	8003834 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003832:	bf00      	nop
    }

    if(status == HAL_OK)
 8003834:	7bfb      	ldrb	r3, [r7, #15]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d108      	bne.n	800384c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800383a:	4b4c      	ldr	r3, [pc, #304]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f023 0203 	bic.w	r2, r3, #3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4949      	ldr	r1, [pc, #292]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003848:	4313      	orrs	r3, r2
 800384a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800384c:	7bfb      	ldrb	r3, [r7, #15]
 800384e:	2b00      	cmp	r3, #0
 8003850:	f040 8086 	bne.w	8003960 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003854:	4b45      	ldr	r3, [pc, #276]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a44      	ldr	r2, [pc, #272]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800385a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800385e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003860:	f7fd fdd6 	bl	8001410 <HAL_GetTick>
 8003864:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003866:	e009      	b.n	800387c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003868:	f7fd fdd2 	bl	8001410 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b02      	cmp	r3, #2
 8003874:	d902      	bls.n	800387c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	73fb      	strb	r3, [r7, #15]
        break;
 800387a:	e005      	b.n	8003888 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800387c:	4b3b      	ldr	r3, [pc, #236]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d1ef      	bne.n	8003868 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003888:	7bfb      	ldrb	r3, [r7, #15]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d168      	bne.n	8003960 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d113      	bne.n	80038bc <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003894:	4b35      	ldr	r3, [pc, #212]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003896:	691a      	ldr	r2, [r3, #16]
 8003898:	4b35      	ldr	r3, [pc, #212]	@ (8003970 <RCCEx_PLLSAI1_Config+0x1dc>)
 800389a:	4013      	ands	r3, r2
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6892      	ldr	r2, [r2, #8]
 80038a0:	0211      	lsls	r1, r2, #8
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68d2      	ldr	r2, [r2, #12]
 80038a6:	06d2      	lsls	r2, r2, #27
 80038a8:	4311      	orrs	r1, r2
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6852      	ldr	r2, [r2, #4]
 80038ae:	3a01      	subs	r2, #1
 80038b0:	0112      	lsls	r2, r2, #4
 80038b2:	430a      	orrs	r2, r1
 80038b4:	492d      	ldr	r1, [pc, #180]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	610b      	str	r3, [r1, #16]
 80038ba:	e02d      	b.n	8003918 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d115      	bne.n	80038ee <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038c2:	4b2a      	ldr	r3, [pc, #168]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003974 <RCCEx_PLLSAI1_Config+0x1e0>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	6892      	ldr	r2, [r2, #8]
 80038ce:	0211      	lsls	r1, r2, #8
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6912      	ldr	r2, [r2, #16]
 80038d4:	0852      	lsrs	r2, r2, #1
 80038d6:	3a01      	subs	r2, #1
 80038d8:	0552      	lsls	r2, r2, #21
 80038da:	4311      	orrs	r1, r2
 80038dc:	687a      	ldr	r2, [r7, #4]
 80038de:	6852      	ldr	r2, [r2, #4]
 80038e0:	3a01      	subs	r2, #1
 80038e2:	0112      	lsls	r2, r2, #4
 80038e4:	430a      	orrs	r2, r1
 80038e6:	4921      	ldr	r1, [pc, #132]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	610b      	str	r3, [r1, #16]
 80038ec:	e014      	b.n	8003918 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038ee:	4b1f      	ldr	r3, [pc, #124]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 80038f0:	691a      	ldr	r2, [r3, #16]
 80038f2:	4b21      	ldr	r3, [pc, #132]	@ (8003978 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f4:	4013      	ands	r3, r2
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	6892      	ldr	r2, [r2, #8]
 80038fa:	0211      	lsls	r1, r2, #8
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	6952      	ldr	r2, [r2, #20]
 8003900:	0852      	lsrs	r2, r2, #1
 8003902:	3a01      	subs	r2, #1
 8003904:	0652      	lsls	r2, r2, #25
 8003906:	4311      	orrs	r1, r2
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6852      	ldr	r2, [r2, #4]
 800390c:	3a01      	subs	r2, #1
 800390e:	0112      	lsls	r2, r2, #4
 8003910:	430a      	orrs	r2, r1
 8003912:	4916      	ldr	r1, [pc, #88]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003914:	4313      	orrs	r3, r2
 8003916:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003918:	4b14      	ldr	r3, [pc, #80]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a13      	ldr	r2, [pc, #76]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800391e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003922:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003924:	f7fd fd74 	bl	8001410 <HAL_GetTick>
 8003928:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800392a:	e009      	b.n	8003940 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800392c:	f7fd fd70 	bl	8001410 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b02      	cmp	r3, #2
 8003938:	d902      	bls.n	8003940 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	73fb      	strb	r3, [r7, #15]
          break;
 800393e:	e005      	b.n	800394c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003940:	4b0a      	ldr	r3, [pc, #40]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0ef      	beq.n	800392c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800394c:	7bfb      	ldrb	r3, [r7, #15]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d106      	bne.n	8003960 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003952:	4b06      	ldr	r3, [pc, #24]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003954:	691a      	ldr	r2, [r3, #16]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	4904      	ldr	r1, [pc, #16]	@ (800396c <RCCEx_PLLSAI1_Config+0x1d8>)
 800395c:	4313      	orrs	r3, r2
 800395e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003960:	7bfb      	ldrb	r3, [r7, #15]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40021000 	.word	0x40021000
 8003970:	07ff800f 	.word	0x07ff800f
 8003974:	ff9f800f 	.word	0xff9f800f
 8003978:	f9ff800f 	.word	0xf9ff800f

0800397c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003986:	2300      	movs	r3, #0
 8003988:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800398a:	4b72      	ldr	r3, [pc, #456]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f003 0303 	and.w	r3, r3, #3
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00e      	beq.n	80039b4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003996:	4b6f      	ldr	r3, [pc, #444]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 0203 	and.w	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d103      	bne.n	80039ae <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
       ||
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d142      	bne.n	8003a34 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	73fb      	strb	r3, [r7, #15]
 80039b2:	e03f      	b.n	8003a34 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b03      	cmp	r3, #3
 80039ba:	d018      	beq.n	80039ee <RCCEx_PLLSAI2_Config+0x72>
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d825      	bhi.n	8003a0c <RCCEx_PLLSAI2_Config+0x90>
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d002      	beq.n	80039ca <RCCEx_PLLSAI2_Config+0x4e>
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d009      	beq.n	80039dc <RCCEx_PLLSAI2_Config+0x60>
 80039c8:	e020      	b.n	8003a0c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ca:	4b62      	ldr	r3, [pc, #392]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d11d      	bne.n	8003a12 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039da:	e01a      	b.n	8003a12 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039dc:	4b5d      	ldr	r3, [pc, #372]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d116      	bne.n	8003a16 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ec:	e013      	b.n	8003a16 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039ee:	4b59      	ldr	r3, [pc, #356]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10f      	bne.n	8003a1a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039fa:	4b56      	ldr	r3, [pc, #344]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d109      	bne.n	8003a1a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a0a:	e006      	b.n	8003a1a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a10:	e004      	b.n	8003a1c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a12:	bf00      	nop
 8003a14:	e002      	b.n	8003a1c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a16:	bf00      	nop
 8003a18:	e000      	b.n	8003a1c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003a1a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a1c:	7bfb      	ldrb	r3, [r7, #15]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d108      	bne.n	8003a34 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003a22:	4b4c      	ldr	r3, [pc, #304]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	f023 0203 	bic.w	r2, r3, #3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4949      	ldr	r1, [pc, #292]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f040 8086 	bne.w	8003b48 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a3c:	4b45      	ldr	r3, [pc, #276]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a44      	ldr	r2, [pc, #272]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a48:	f7fd fce2 	bl	8001410 <HAL_GetTick>
 8003a4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a4e:	e009      	b.n	8003a64 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a50:	f7fd fcde 	bl	8001410 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d902      	bls.n	8003a64 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	73fb      	strb	r3, [r7, #15]
        break;
 8003a62:	e005      	b.n	8003a70 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a64:	4b3b      	ldr	r3, [pc, #236]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1ef      	bne.n	8003a50 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003a70:	7bfb      	ldrb	r3, [r7, #15]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d168      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d113      	bne.n	8003aa4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a7c:	4b35      	ldr	r3, [pc, #212]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a7e:	695a      	ldr	r2, [r3, #20]
 8003a80:	4b35      	ldr	r3, [pc, #212]	@ (8003b58 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
 8003a88:	0211      	lsls	r1, r2, #8
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	68d2      	ldr	r2, [r2, #12]
 8003a8e:	06d2      	lsls	r2, r2, #27
 8003a90:	4311      	orrs	r1, r2
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6852      	ldr	r2, [r2, #4]
 8003a96:	3a01      	subs	r2, #1
 8003a98:	0112      	lsls	r2, r2, #4
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	492d      	ldr	r1, [pc, #180]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	614b      	str	r3, [r1, #20]
 8003aa2:	e02d      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d115      	bne.n	8003ad6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003aac:	695a      	ldr	r2, [r3, #20]
 8003aae:	4b2b      	ldr	r3, [pc, #172]	@ (8003b5c <RCCEx_PLLSAI2_Config+0x1e0>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6892      	ldr	r2, [r2, #8]
 8003ab6:	0211      	lsls	r1, r2, #8
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6912      	ldr	r2, [r2, #16]
 8003abc:	0852      	lsrs	r2, r2, #1
 8003abe:	3a01      	subs	r2, #1
 8003ac0:	0552      	lsls	r2, r2, #21
 8003ac2:	4311      	orrs	r1, r2
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6852      	ldr	r2, [r2, #4]
 8003ac8:	3a01      	subs	r2, #1
 8003aca:	0112      	lsls	r2, r2, #4
 8003acc:	430a      	orrs	r2, r1
 8003ace:	4921      	ldr	r1, [pc, #132]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	614b      	str	r3, [r1, #20]
 8003ad4:	e014      	b.n	8003b00 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ad8:	695a      	ldr	r2, [r3, #20]
 8003ada:	4b21      	ldr	r3, [pc, #132]	@ (8003b60 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003adc:	4013      	ands	r3, r2
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6892      	ldr	r2, [r2, #8]
 8003ae2:	0211      	lsls	r1, r2, #8
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6952      	ldr	r2, [r2, #20]
 8003ae8:	0852      	lsrs	r2, r2, #1
 8003aea:	3a01      	subs	r2, #1
 8003aec:	0652      	lsls	r2, r2, #25
 8003aee:	4311      	orrs	r1, r2
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6852      	ldr	r2, [r2, #4]
 8003af4:	3a01      	subs	r2, #1
 8003af6:	0112      	lsls	r2, r2, #4
 8003af8:	430a      	orrs	r2, r1
 8003afa:	4916      	ldr	r1, [pc, #88]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003afc:	4313      	orrs	r3, r2
 8003afe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b00:	4b14      	ldr	r3, [pc, #80]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a13      	ldr	r2, [pc, #76]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0c:	f7fd fc80 	bl	8001410 <HAL_GetTick>
 8003b10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b12:	e009      	b.n	8003b28 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b14:	f7fd fc7c 	bl	8001410 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d902      	bls.n	8003b28 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	73fb      	strb	r3, [r7, #15]
          break;
 8003b26:	e005      	b.n	8003b34 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b28:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0ef      	beq.n	8003b14 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d106      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b3a:	4b06      	ldr	r3, [pc, #24]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b3c:	695a      	ldr	r2, [r3, #20]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	699b      	ldr	r3, [r3, #24]
 8003b42:	4904      	ldr	r1, [pc, #16]	@ (8003b54 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40021000 	.word	0x40021000
 8003b58:	07ff800f 	.word	0x07ff800f
 8003b5c:	ff9f800f 	.word	0xff9f800f
 8003b60:	f9ff800f 	.word	0xf9ff800f

08003b64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e095      	b.n	8003ca2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d108      	bne.n	8003b90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b86:	d009      	beq.n	8003b9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	61da      	str	r2, [r3, #28]
 8003b8e:	e005      	b.n	8003b9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d106      	bne.n	8003bbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f7fd fa76 	bl	80010a8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bd2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bdc:	d902      	bls.n	8003be4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003bde:	2300      	movs	r3, #0
 8003be0:	60fb      	str	r3, [r7, #12]
 8003be2:	e002      	b.n	8003bea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003be4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003be8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003bf2:	d007      	beq.n	8003c04 <HAL_SPI_Init+0xa0>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bfc:	d002      	beq.n	8003c04 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c14:	431a      	orrs	r2, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	691b      	ldr	r3, [r3, #16]
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	695b      	ldr	r3, [r3, #20]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	431a      	orrs	r2, r3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c32:	431a      	orrs	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	69db      	ldr	r3, [r3, #28]
 8003c38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c46:	ea42 0103 	orr.w	r1, r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	0c1b      	lsrs	r3, r3, #16
 8003c60:	f003 0204 	and.w	r2, r3, #4
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c68:	f003 0310 	and.w	r3, r3, #16
 8003c6c:	431a      	orrs	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	431a      	orrs	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c80:	ea42 0103 	orr.w	r1, r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	430a      	orrs	r2, r1
 8003c90:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b088      	sub	sp, #32
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	603b      	str	r3, [r7, #0]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cba:	f7fd fba9 	bl	8001410 <HAL_GetTick>
 8003cbe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d001      	beq.n	8003cd4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	e15c      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d002      	beq.n	8003ce0 <HAL_SPI_Transmit+0x36>
 8003cda:	88fb      	ldrh	r3, [r7, #6]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e154      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d101      	bne.n	8003cf2 <HAL_SPI_Transmit+0x48>
 8003cee:	2302      	movs	r3, #2
 8003cf0:	e14d      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2203      	movs	r2, #3
 8003cfe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	68ba      	ldr	r2, [r7, #8]
 8003d0c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	88fa      	ldrh	r2, [r7, #6]
 8003d12:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	88fa      	ldrh	r2, [r7, #6]
 8003d18:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d44:	d10f      	bne.n	8003d66 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d70:	2b40      	cmp	r3, #64	@ 0x40
 8003d72:	d007      	beq.n	8003d84 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d8c:	d952      	bls.n	8003e34 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <HAL_SPI_Transmit+0xf2>
 8003d96:	8b7b      	ldrh	r3, [r7, #26]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d145      	bne.n	8003e28 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da0:	881a      	ldrh	r2, [r3, #0]
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dac:	1c9a      	adds	r2, r3, #2
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003db6:	b29b      	uxth	r3, r3
 8003db8:	3b01      	subs	r3, #1
 8003dba:	b29a      	uxth	r2, r3
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dc0:	e032      	b.n	8003e28 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d112      	bne.n	8003df6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd4:	881a      	ldrh	r2, [r3, #0]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de0:	1c9a      	adds	r2, r3, #2
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dea:	b29b      	uxth	r3, r3
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003df4:	e018      	b.n	8003e28 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003df6:	f7fd fb0b 	bl	8001410 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d803      	bhi.n	8003e0e <HAL_SPI_Transmit+0x164>
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e0c:	d102      	bne.n	8003e14 <HAL_SPI_Transmit+0x16a>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d109      	bne.n	8003e28 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e0b2      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1c7      	bne.n	8003dc2 <HAL_SPI_Transmit+0x118>
 8003e32:	e083      	b.n	8003f3c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <HAL_SPI_Transmit+0x198>
 8003e3c:	8b7b      	ldrh	r3, [r7, #26]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d177      	bne.n	8003f32 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d912      	bls.n	8003e72 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e50:	881a      	ldrh	r2, [r3, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5c:	1c9a      	adds	r2, r3, #2
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b02      	subs	r3, #2
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e70:	e05f      	b.n	8003f32 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	330c      	adds	r3, #12
 8003e7c:	7812      	ldrb	r2, [r2, #0]
 8003e7e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	3b01      	subs	r3, #1
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e98:	e04b      	b.n	8003f32 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 0302 	and.w	r3, r3, #2
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d12b      	bne.n	8003f00 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d912      	bls.n	8003ed8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb6:	881a      	ldrh	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec2:	1c9a      	adds	r2, r3, #2
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	3b02      	subs	r3, #2
 8003ed0:	b29a      	uxth	r2, r3
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ed6:	e02c      	b.n	8003f32 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	330c      	adds	r3, #12
 8003ee2:	7812      	ldrb	r2, [r2, #0]
 8003ee4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eea:	1c5a      	adds	r2, r3, #1
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	b29a      	uxth	r2, r3
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003efe:	e018      	b.n	8003f32 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f00:	f7fd fa86 	bl	8001410 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d803      	bhi.n	8003f18 <HAL_SPI_Transmit+0x26e>
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f16:	d102      	bne.n	8003f1e <HAL_SPI_Transmit+0x274>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2201      	movs	r2, #1
 8003f22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e02d      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1ae      	bne.n	8003e9a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f3c:	69fa      	ldr	r2, [r7, #28]
 8003f3e:	6839      	ldr	r1, [r7, #0]
 8003f40:	68f8      	ldr	r0, [r7, #12]
 8003f42:	f000 fb65 	bl	8004610 <SPI_EndRxTxTransaction>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d002      	beq.n	8003f52 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d10a      	bne.n	8003f70 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e000      	b.n	8003f8e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
  }
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3720      	adds	r7, #32
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b08a      	sub	sp, #40	@ 0x28
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	60f8      	str	r0, [r7, #12]
 8003f9e:	60b9      	str	r1, [r7, #8]
 8003fa0:	607a      	str	r2, [r7, #4]
 8003fa2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fa8:	f7fd fa32 	bl	8001410 <HAL_GetTick>
 8003fac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fb4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fbc:	887b      	ldrh	r3, [r7, #2]
 8003fbe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003fc0:	887b      	ldrh	r3, [r7, #2]
 8003fc2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fc4:	7ffb      	ldrb	r3, [r7, #31]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d00c      	beq.n	8003fe4 <HAL_SPI_TransmitReceive+0x4e>
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd0:	d106      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d102      	bne.n	8003fe0 <HAL_SPI_TransmitReceive+0x4a>
 8003fda:	7ffb      	ldrb	r3, [r7, #31]
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d001      	beq.n	8003fe4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e1f3      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x60>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d002      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x60>
 8003ff0:	887b      	ldrh	r3, [r7, #2]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e1e8      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004000:	2b01      	cmp	r3, #1
 8004002:	d101      	bne.n	8004008 <HAL_SPI_TransmitReceive+0x72>
 8004004:	2302      	movs	r3, #2
 8004006:	e1e1      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2201      	movs	r2, #1
 800400c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b04      	cmp	r3, #4
 800401a:	d003      	beq.n	8004024 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2205      	movs	r2, #5
 8004020:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2200      	movs	r2, #0
 8004028:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	687a      	ldr	r2, [r7, #4]
 800402e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	887a      	ldrh	r2, [r7, #2]
 8004034:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	887a      	ldrh	r2, [r7, #2]
 800403c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	887a      	ldrh	r2, [r7, #2]
 800404a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	887a      	ldrh	r2, [r7, #2]
 8004050:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004066:	d802      	bhi.n	800406e <HAL_SPI_TransmitReceive+0xd8>
 8004068:	8abb      	ldrh	r3, [r7, #20]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d908      	bls.n	8004080 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800407c:	605a      	str	r2, [r3, #4]
 800407e:	e007      	b.n	8004090 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800408e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800409a:	2b40      	cmp	r3, #64	@ 0x40
 800409c:	d007      	beq.n	80040ae <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040b6:	f240 8083 	bls.w	80041c0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <HAL_SPI_TransmitReceive+0x132>
 80040c2:	8afb      	ldrh	r3, [r7, #22]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d16f      	bne.n	80041a8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040cc:	881a      	ldrh	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d8:	1c9a      	adds	r2, r3, #2
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040e2:	b29b      	uxth	r3, r3
 80040e4:	3b01      	subs	r3, #1
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040ec:	e05c      	b.n	80041a8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d11b      	bne.n	8004134 <HAL_SPI_TransmitReceive+0x19e>
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004100:	b29b      	uxth	r3, r3
 8004102:	2b00      	cmp	r3, #0
 8004104:	d016      	beq.n	8004134 <HAL_SPI_TransmitReceive+0x19e>
 8004106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004108:	2b01      	cmp	r3, #1
 800410a:	d113      	bne.n	8004134 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004110:	881a      	ldrh	r2, [r3, #0]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800411c:	1c9a      	adds	r2, r3, #2
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004126:	b29b      	uxth	r3, r3
 8004128:	3b01      	subs	r3, #1
 800412a:	b29a      	uxth	r2, r3
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	689b      	ldr	r3, [r3, #8]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b01      	cmp	r3, #1
 8004140:	d11c      	bne.n	800417c <HAL_SPI_TransmitReceive+0x1e6>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004148:	b29b      	uxth	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d016      	beq.n	800417c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68da      	ldr	r2, [r3, #12]
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004158:	b292      	uxth	r2, r2
 800415a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	1c9a      	adds	r2, r3, #2
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800416c:	b29b      	uxth	r3, r3
 800416e:	3b01      	subs	r3, #1
 8004170:	b29a      	uxth	r2, r3
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004178:	2301      	movs	r3, #1
 800417a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800417c:	f7fd f948 	bl	8001410 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	6a3b      	ldr	r3, [r7, #32]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004188:	429a      	cmp	r2, r3
 800418a:	d80d      	bhi.n	80041a8 <HAL_SPI_TransmitReceive+0x212>
 800418c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800418e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004192:	d009      	beq.n	80041a8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e111      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d19d      	bne.n	80040ee <HAL_SPI_TransmitReceive+0x158>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d197      	bne.n	80040ee <HAL_SPI_TransmitReceive+0x158>
 80041be:	e0e5      	b.n	800438c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <HAL_SPI_TransmitReceive+0x23a>
 80041c8:	8afb      	ldrh	r3, [r7, #22]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	f040 80d1 	bne.w	8004372 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d912      	bls.n	8004200 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041de:	881a      	ldrh	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ea:	1c9a      	adds	r2, r3, #2
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	3b02      	subs	r3, #2
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041fe:	e0b8      	b.n	8004372 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	330c      	adds	r3, #12
 800420a:	7812      	ldrb	r2, [r2, #0]
 800420c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004226:	e0a4      	b.n	8004372 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f003 0302 	and.w	r3, r3, #2
 8004232:	2b02      	cmp	r3, #2
 8004234:	d134      	bne.n	80042a0 <HAL_SPI_TransmitReceive+0x30a>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d02f      	beq.n	80042a0 <HAL_SPI_TransmitReceive+0x30a>
 8004240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004242:	2b01      	cmp	r3, #1
 8004244:	d12c      	bne.n	80042a0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800424a:	b29b      	uxth	r3, r3
 800424c:	2b01      	cmp	r3, #1
 800424e:	d912      	bls.n	8004276 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	881a      	ldrh	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004260:	1c9a      	adds	r2, r3, #2
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800426a:	b29b      	uxth	r3, r3
 800426c:	3b02      	subs	r3, #2
 800426e:	b29a      	uxth	r2, r3
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004274:	e012      	b.n	800429c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	330c      	adds	r3, #12
 8004280:	7812      	ldrb	r2, [r2, #0]
 8004282:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004292:	b29b      	uxth	r3, r3
 8004294:	3b01      	subs	r3, #1
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d148      	bne.n	8004340 <HAL_SPI_TransmitReceive+0x3aa>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d042      	beq.n	8004340 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d923      	bls.n	800430e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d0:	b292      	uxth	r2, r2
 80042d2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	1c9a      	adds	r2, r3, #2
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	3b02      	subs	r3, #2
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d81f      	bhi.n	800433c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800430a:	605a      	str	r2, [r3, #4]
 800430c:	e016      	b.n	800433c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f103 020c 	add.w	r2, r3, #12
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	7812      	ldrb	r2, [r2, #0]
 800431c:	b2d2      	uxtb	r2, r2
 800431e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004330:	b29b      	uxth	r3, r3
 8004332:	3b01      	subs	r3, #1
 8004334:	b29a      	uxth	r2, r3
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800433c:	2301      	movs	r3, #1
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004340:	f7fd f866 	bl	8001410 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	6a3b      	ldr	r3, [r7, #32]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800434c:	429a      	cmp	r2, r3
 800434e:	d803      	bhi.n	8004358 <HAL_SPI_TransmitReceive+0x3c2>
 8004350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004352:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004356:	d102      	bne.n	800435e <HAL_SPI_TransmitReceive+0x3c8>
 8004358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2201      	movs	r2, #1
 8004362:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e02c      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004376:	b29b      	uxth	r3, r3
 8004378:	2b00      	cmp	r3, #0
 800437a:	f47f af55 	bne.w	8004228 <HAL_SPI_TransmitReceive+0x292>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004384:	b29b      	uxth	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	f47f af4e 	bne.w	8004228 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800438c:	6a3a      	ldr	r2, [r7, #32]
 800438e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f93d 	bl	8004610 <SPI_EndRxTxTransaction>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e00e      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e000      	b.n	80043cc <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80043ca:	2300      	movs	r3, #0
  }
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3728      	adds	r7, #40	@ 0x28
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b088      	sub	sp, #32
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	603b      	str	r3, [r7, #0]
 80043e0:	4613      	mov	r3, r2
 80043e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043e4:	f7fd f814 	bl	8001410 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	683a      	ldr	r2, [r7, #0]
 80043f0:	4413      	add	r3, r2
 80043f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043f4:	f7fd f80c 	bl	8001410 <HAL_GetTick>
 80043f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043fa:	4b39      	ldr	r3, [pc, #228]	@ (80044e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	015b      	lsls	r3, r3, #5
 8004400:	0d1b      	lsrs	r3, r3, #20
 8004402:	69fa      	ldr	r2, [r7, #28]
 8004404:	fb02 f303 	mul.w	r3, r2, r3
 8004408:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800440a:	e054      	b.n	80044b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004412:	d050      	beq.n	80044b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004414:	f7fc fffc 	bl	8001410 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	69fa      	ldr	r2, [r7, #28]
 8004420:	429a      	cmp	r2, r3
 8004422:	d902      	bls.n	800442a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d13d      	bne.n	80044a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	685a      	ldr	r2, [r3, #4]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004438:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004442:	d111      	bne.n	8004468 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800444c:	d004      	beq.n	8004458 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004456:	d107      	bne.n	8004468 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004466:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800446c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004470:	d10f      	bne.n	8004492 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004490:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e017      	b.n	80044d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	3b01      	subs	r3, #1
 80044b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	4013      	ands	r3, r2
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	bf0c      	ite	eq
 80044c6:	2301      	moveq	r3, #1
 80044c8:	2300      	movne	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d19b      	bne.n	800440c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3720      	adds	r7, #32
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	20040000 	.word	0x20040000

080044e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08a      	sub	sp, #40	@ 0x28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	60f8      	str	r0, [r7, #12]
 80044ec:	60b9      	str	r1, [r7, #8]
 80044ee:	607a      	str	r2, [r7, #4]
 80044f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80044f2:	2300      	movs	r3, #0
 80044f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80044f6:	f7fc ff8b 	bl	8001410 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fe:	1a9b      	subs	r3, r3, r2
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	4413      	add	r3, r2
 8004504:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004506:	f7fc ff83 	bl	8001410 <HAL_GetTick>
 800450a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	330c      	adds	r3, #12
 8004512:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004514:	4b3d      	ldr	r3, [pc, #244]	@ (800460c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	00da      	lsls	r2, r3, #3
 8004520:	1ad3      	subs	r3, r2, r3
 8004522:	0d1b      	lsrs	r3, r3, #20
 8004524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004526:	fb02 f303 	mul.w	r3, r2, r3
 800452a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800452c:	e060      	b.n	80045f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004534:	d107      	bne.n	8004546 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d104      	bne.n	8004546 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	b2db      	uxtb	r3, r3
 8004542:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004544:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800454c:	d050      	beq.n	80045f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800454e:	f7fc ff5f 	bl	8001410 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	6a3b      	ldr	r3, [r7, #32]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800455a:	429a      	cmp	r2, r3
 800455c:	d902      	bls.n	8004564 <SPI_WaitFifoStateUntilTimeout+0x80>
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	2b00      	cmp	r3, #0
 8004562:	d13d      	bne.n	80045e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004572:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800457c:	d111      	bne.n	80045a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004586:	d004      	beq.n	8004592 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004590:	d107      	bne.n	80045a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045aa:	d10f      	bne.n	80045cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	e010      	b.n	8004602 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80045e6:	2300      	movs	r3, #0
 80045e8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	3b01      	subs	r3, #1
 80045ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689a      	ldr	r2, [r3, #8]
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	4013      	ands	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d196      	bne.n	800452e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3728      	adds	r7, #40	@ 0x28
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20040000 	.word	0x20040000

08004610 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af02      	add	r7, sp, #8
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	9300      	str	r3, [sp, #0]
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2200      	movs	r2, #0
 8004624:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f7ff ff5b 	bl	80044e4 <SPI_WaitFifoStateUntilTimeout>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004638:	f043 0220 	orr.w	r2, r3, #32
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e027      	b.n	8004694 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	9300      	str	r3, [sp, #0]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2200      	movs	r2, #0
 800464c:	2180      	movs	r1, #128	@ 0x80
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f7ff fec0 	bl	80043d4 <SPI_WaitFlagStateUntilTimeout>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465e:	f043 0220 	orr.w	r2, r3, #32
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e014      	b.n	8004694 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	2200      	movs	r2, #0
 8004672:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f7ff ff34 	bl	80044e4 <SPI_WaitFifoStateUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d007      	beq.n	8004692 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004686:	f043 0220 	orr.w	r2, r3, #32
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e000      	b.n	8004694 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004692:	2300      	movs	r3, #0
}
 8004694:	4618      	mov	r0, r3
 8004696:	3710      	adds	r7, #16
 8004698:	46bd      	mov	sp, r7
 800469a:	bd80      	pop	{r7, pc}

0800469c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046aa:	2301      	movs	r3, #1
 80046ac:	e049      	b.n	8004742 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fc fd52 	bl	800116c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	3304      	adds	r3, #4
 80046d8:	4619      	mov	r1, r3
 80046da:	4610      	mov	r0, r2
 80046dc:	f000 f8fe 	bl	80048dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004740:	2300      	movs	r3, #0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3708      	adds	r7, #8
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}

0800474a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800474a:	b580      	push	{r7, lr}
 800474c:	b084      	sub	sp, #16
 800474e:	af00      	add	r7, sp, #0
 8004750:	6078      	str	r0, [r7, #4]
 8004752:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_TIM_ConfigClockSource+0x1c>
 8004762:	2302      	movs	r3, #2
 8004764:	e0b6      	b.n	80048d4 <HAL_TIM_ConfigClockSource+0x18a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2202      	movs	r2, #2
 8004772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004784:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004788:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004790:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a2:	d03e      	beq.n	8004822 <HAL_TIM_ConfigClockSource+0xd8>
 80047a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a8:	f200 8087 	bhi.w	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b0:	f000 8086 	beq.w	80048c0 <HAL_TIM_ConfigClockSource+0x176>
 80047b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b8:	d87f      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047ba:	2b70      	cmp	r3, #112	@ 0x70
 80047bc:	d01a      	beq.n	80047f4 <HAL_TIM_ConfigClockSource+0xaa>
 80047be:	2b70      	cmp	r3, #112	@ 0x70
 80047c0:	d87b      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047c2:	2b60      	cmp	r3, #96	@ 0x60
 80047c4:	d050      	beq.n	8004868 <HAL_TIM_ConfigClockSource+0x11e>
 80047c6:	2b60      	cmp	r3, #96	@ 0x60
 80047c8:	d877      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047ca:	2b50      	cmp	r3, #80	@ 0x50
 80047cc:	d03c      	beq.n	8004848 <HAL_TIM_ConfigClockSource+0xfe>
 80047ce:	2b50      	cmp	r3, #80	@ 0x50
 80047d0:	d873      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047d2:	2b40      	cmp	r3, #64	@ 0x40
 80047d4:	d058      	beq.n	8004888 <HAL_TIM_ConfigClockSource+0x13e>
 80047d6:	2b40      	cmp	r3, #64	@ 0x40
 80047d8:	d86f      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047da:	2b30      	cmp	r3, #48	@ 0x30
 80047dc:	d064      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0x15e>
 80047de:	2b30      	cmp	r3, #48	@ 0x30
 80047e0:	d86b      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047e2:	2b20      	cmp	r3, #32
 80047e4:	d060      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0x15e>
 80047e6:	2b20      	cmp	r3, #32
 80047e8:	d867      	bhi.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d05c      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0x15e>
 80047ee:	2b10      	cmp	r3, #16
 80047f0:	d05a      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0x15e>
 80047f2:	e062      	b.n	80048ba <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004804:	f000 f98a 	bl	8004b1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004816:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]
      break;
 8004820:	e04f      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004832:	f000 f973 	bl	8004b1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004844:	609a      	str	r2, [r3, #8]
      break;
 8004846:	e03c      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004854:	461a      	mov	r2, r3
 8004856:	f000 f8e7 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2150      	movs	r1, #80	@ 0x50
 8004860:	4618      	mov	r0, r3
 8004862:	f000 f940 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 8004866:	e02c      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004874:	461a      	mov	r2, r3
 8004876:	f000 f906 	bl	8004a86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2160      	movs	r1, #96	@ 0x60
 8004880:	4618      	mov	r0, r3
 8004882:	f000 f930 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 8004886:	e01c      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004894:	461a      	mov	r2, r3
 8004896:	f000 f8c7 	bl	8004a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	2140      	movs	r1, #64	@ 0x40
 80048a0:	4618      	mov	r0, r3
 80048a2:	f000 f920 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 80048a6:	e00c      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4619      	mov	r1, r3
 80048b2:	4610      	mov	r0, r2
 80048b4:	f000 f917 	bl	8004ae6 <TIM_ITRx_SetConfig>
      break;
 80048b8:	e003      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	73fb      	strb	r3, [r7, #15]
      break;
 80048be:	e000      	b.n	80048c2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80048c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a46      	ldr	r2, [pc, #280]	@ (8004a08 <TIM_Base_SetConfig+0x12c>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d013      	beq.n	800491c <TIM_Base_SetConfig+0x40>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048fa:	d00f      	beq.n	800491c <TIM_Base_SetConfig+0x40>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a43      	ldr	r2, [pc, #268]	@ (8004a0c <TIM_Base_SetConfig+0x130>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00b      	beq.n	800491c <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a42      	ldr	r2, [pc, #264]	@ (8004a10 <TIM_Base_SetConfig+0x134>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d007      	beq.n	800491c <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a41      	ldr	r2, [pc, #260]	@ (8004a14 <TIM_Base_SetConfig+0x138>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d003      	beq.n	800491c <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a40      	ldr	r2, [pc, #256]	@ (8004a18 <TIM_Base_SetConfig+0x13c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d108      	bne.n	800492e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004922:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a35      	ldr	r2, [pc, #212]	@ (8004a08 <TIM_Base_SetConfig+0x12c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01f      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800493c:	d01b      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a32      	ldr	r2, [pc, #200]	@ (8004a0c <TIM_Base_SetConfig+0x130>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d017      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a31      	ldr	r2, [pc, #196]	@ (8004a10 <TIM_Base_SetConfig+0x134>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d013      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a30      	ldr	r2, [pc, #192]	@ (8004a14 <TIM_Base_SetConfig+0x138>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00f      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2f      	ldr	r2, [pc, #188]	@ (8004a18 <TIM_Base_SetConfig+0x13c>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00b      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a2e      	ldr	r2, [pc, #184]	@ (8004a1c <TIM_Base_SetConfig+0x140>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d007      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a2d      	ldr	r2, [pc, #180]	@ (8004a20 <TIM_Base_SetConfig+0x144>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d003      	beq.n	8004976 <TIM_Base_SetConfig+0x9a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a2c      	ldr	r2, [pc, #176]	@ (8004a24 <TIM_Base_SetConfig+0x148>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d108      	bne.n	8004988 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800497c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	4313      	orrs	r3, r2
 8004986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a16      	ldr	r2, [pc, #88]	@ (8004a08 <TIM_Base_SetConfig+0x12c>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d00f      	beq.n	80049d4 <TIM_Base_SetConfig+0xf8>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a18      	ldr	r2, [pc, #96]	@ (8004a18 <TIM_Base_SetConfig+0x13c>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00b      	beq.n	80049d4 <TIM_Base_SetConfig+0xf8>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	4a17      	ldr	r2, [pc, #92]	@ (8004a1c <TIM_Base_SetConfig+0x140>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d007      	beq.n	80049d4 <TIM_Base_SetConfig+0xf8>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a16      	ldr	r2, [pc, #88]	@ (8004a20 <TIM_Base_SetConfig+0x144>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d003      	beq.n	80049d4 <TIM_Base_SetConfig+0xf8>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a15      	ldr	r2, [pc, #84]	@ (8004a24 <TIM_Base_SetConfig+0x148>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d103      	bne.n	80049dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	691a      	ldr	r2, [r3, #16]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0301 	and.w	r3, r3, #1
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d105      	bne.n	80049fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	f023 0201 	bic.w	r2, r3, #1
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	611a      	str	r2, [r3, #16]
  }
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00
 8004a0c:	40000400 	.word	0x40000400
 8004a10:	40000800 	.word	0x40000800
 8004a14:	40000c00 	.word	0x40000c00
 8004a18:	40013400 	.word	0x40013400
 8004a1c:	40014000 	.word	0x40014000
 8004a20:	40014400 	.word	0x40014400
 8004a24:	40014800 	.word	0x40014800

08004a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a1b      	ldr	r3, [r3, #32]
 8004a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6a1b      	ldr	r3, [r3, #32]
 8004a3e:	f023 0201 	bic.w	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	011b      	lsls	r3, r3, #4
 8004a58:	693a      	ldr	r2, [r7, #16]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	f023 030a 	bic.w	r3, r3, #10
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	697a      	ldr	r2, [r7, #20]
 8004a78:	621a      	str	r2, [r3, #32]
}
 8004a7a:	bf00      	nop
 8004a7c:	371c      	adds	r7, #28
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b087      	sub	sp, #28
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a1b      	ldr	r3, [r3, #32]
 8004a9c:	f023 0210 	bic.w	r2, r3, #16
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	031b      	lsls	r3, r3, #12
 8004ab6:	693a      	ldr	r2, [r7, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ac2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	011b      	lsls	r3, r3, #4
 8004ac8:	697a      	ldr	r2, [r7, #20]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	693a      	ldr	r2, [r7, #16]
 8004ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	697a      	ldr	r2, [r7, #20]
 8004ad8:	621a      	str	r2, [r3, #32]
}
 8004ada:	bf00      	nop
 8004adc:	371c      	adds	r7, #28
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b085      	sub	sp, #20
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
 8004aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004afe:	683a      	ldr	r2, [r7, #0]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f043 0307 	orr.w	r3, r3, #7
 8004b08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	609a      	str	r2, [r3, #8]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b087      	sub	sp, #28
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	607a      	str	r2, [r7, #4]
 8004b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	021a      	lsls	r2, r3, #8
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	609a      	str	r2, [r3, #8]
}
 8004b50:	bf00      	nop
 8004b52:	371c      	adds	r7, #28
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b085      	sub	sp, #20
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d101      	bne.n	8004b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b70:	2302      	movs	r3, #2
 8004b72:	e068      	b.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a2e      	ldr	r2, [pc, #184]	@ (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d004      	beq.n	8004ba8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d108      	bne.n	8004bba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bc0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68fa      	ldr	r2, [r7, #12]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1e      	ldr	r2, [pc, #120]	@ (8004c54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d01d      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be6:	d018      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a1b      	ldr	r2, [pc, #108]	@ (8004c5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d013      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8004c60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00e      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a18      	ldr	r2, [pc, #96]	@ (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d009      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a13      	ldr	r2, [pc, #76]	@ (8004c58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d004      	beq.n	8004c1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d10c      	bne.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	68ba      	ldr	r2, [r7, #8]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c44:	2300      	movs	r3, #0
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3714      	adds	r7, #20
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr
 8004c52:	bf00      	nop
 8004c54:	40012c00 	.word	0x40012c00
 8004c58:	40013400 	.word	0x40013400
 8004c5c:	40000400 	.word	0x40000400
 8004c60:	40000800 	.word	0x40000800
 8004c64:	40000c00 	.word	0x40000c00
 8004c68:	40014000 	.word	0x40014000

08004c6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e042      	b.n	8004d04 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d106      	bne.n	8004c96 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f7fc f973 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2224      	movs	r2, #36	@ 0x24
 8004c9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0201 	bic.w	r2, r2, #1
 8004cac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d002      	beq.n	8004cbc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 fe86 	bl	80059c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 fb87 	bl	80053d0 <UART_SetConfig>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e01b      	b.n	8004d04 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 ff05 	bl	8005b0c <UART_CheckIdleState>
 8004d02:	4603      	mov	r3, r0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b0ba      	sub	sp, #232	@ 0xe8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	69db      	ldr	r3, [r3, #28]
 8004d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004d32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004d36:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004d40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d11b      	bne.n	8004d80 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004d48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d4c:	f003 0320 	and.w	r3, r3, #32
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d015      	beq.n	8004d80 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004d54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d58:	f003 0320 	and.w	r3, r3, #32
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d105      	bne.n	8004d6c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004d60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d009      	beq.n	8004d80 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 8300 	beq.w	8005376 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	4798      	blx	r3
      }
      return;
 8004d7e:	e2fa      	b.n	8005376 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8004d80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f000 8123 	beq.w	8004fd0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004d8a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004d8e:	4b8d      	ldr	r3, [pc, #564]	@ (8004fc4 <HAL_UART_IRQHandler+0x2b8>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d106      	bne.n	8004da4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004d96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004d9a:	4b8b      	ldr	r3, [pc, #556]	@ (8004fc8 <HAL_UART_IRQHandler+0x2bc>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 8116 	beq.w	8004fd0 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d011      	beq.n	8004dd4 <HAL_UART_IRQHandler+0xc8>
 8004db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00b      	beq.n	8004dd4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2201      	movs	r2, #1
 8004dc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dca:	f043 0201 	orr.w	r2, r3, #1
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd8:	f003 0302 	and.w	r3, r3, #2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d011      	beq.n	8004e04 <HAL_UART_IRQHandler+0xf8>
 8004de0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004de4:	f003 0301 	and.w	r3, r3, #1
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00b      	beq.n	8004e04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2202      	movs	r2, #2
 8004df2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfa:	f043 0204 	orr.w	r2, r3, #4
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e08:	f003 0304 	and.w	r3, r3, #4
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d011      	beq.n	8004e34 <HAL_UART_IRQHandler+0x128>
 8004e10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e14:	f003 0301 	and.w	r3, r3, #1
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00b      	beq.n	8004e34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2204      	movs	r2, #4
 8004e22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	f043 0202 	orr.w	r2, r3, #2
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004e34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e38:	f003 0308 	and.w	r3, r3, #8
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d017      	beq.n	8004e70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e44:	f003 0320 	and.w	r3, r3, #32
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d105      	bne.n	8004e58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004e4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8004e50:	4b5c      	ldr	r3, [pc, #368]	@ (8004fc4 <HAL_UART_IRQHandler+0x2b8>)
 8004e52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00b      	beq.n	8004e70 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2208      	movs	r2, #8
 8004e5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e66:	f043 0208 	orr.w	r2, r3, #8
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d012      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x196>
 8004e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00c      	beq.n	8004ea2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e98:	f043 0220 	orr.w	r2, r3, #32
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	f000 8266 	beq.w	800537a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eb2:	f003 0320 	and.w	r3, r3, #32
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d013      	beq.n	8004ee2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ebe:	f003 0320 	and.w	r3, r3, #32
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d105      	bne.n	8004ed2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004eca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d007      	beq.n	8004ee2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ee8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef6:	2b40      	cmp	r3, #64	@ 0x40
 8004ef8:	d005      	beq.n	8004f06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004efa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004efe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d054      	beq.n	8004fb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 ff17 	bl	8005d3a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f16:	2b40      	cmp	r3, #64	@ 0x40
 8004f18:	d146      	bne.n	8004fa8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3308      	adds	r3, #8
 8004f20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004f28:	e853 3f00 	ldrex	r3, [r3]
 8004f2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004f30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004f34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3308      	adds	r3, #8
 8004f42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f56:	e841 2300 	strex	r3, r2, [r1]
 8004f5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d1d9      	bne.n	8004f1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d017      	beq.n	8004fa0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f76:	4a15      	ldr	r2, [pc, #84]	@ (8004fcc <HAL_UART_IRQHandler+0x2c0>)
 8004f78:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7fc fdf9 	bl	8001b78 <HAL_DMA_Abort_IT>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d019      	beq.n	8004fc0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004f9a:	4610      	mov	r0, r2
 8004f9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f9e:	e00f      	b.n	8004fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 f9ff 	bl	80053a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fa6:	e00b      	b.n	8004fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f9fb 	bl	80053a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fae:	e007      	b.n	8004fc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004fb0:	6878      	ldr	r0, [r7, #4]
 8004fb2:	f000 f9f7 	bl	80053a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8004fbe:	e1dc      	b.n	800537a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fc0:	bf00      	nop
    return;
 8004fc2:	e1da      	b.n	800537a <HAL_UART_IRQHandler+0x66e>
 8004fc4:	10000001 	.word	0x10000001
 8004fc8:	04000120 	.word	0x04000120
 8004fcc:	08005e07 	.word	0x08005e07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	f040 8170 	bne.w	80052ba <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004fde:	f003 0310 	and.w	r3, r3, #16
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 8169 	beq.w	80052ba <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004fec:	f003 0310 	and.w	r3, r3, #16
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	f000 8162 	beq.w	80052ba <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2210      	movs	r2, #16
 8004ffc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005008:	2b40      	cmp	r3, #64	@ 0x40
 800500a:	f040 80d8 	bne.w	80051be <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800501c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 80af 	beq.w	8005184 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800502c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005030:	429a      	cmp	r2, r3
 8005032:	f080 80a7 	bcs.w	8005184 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800503c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0320 	and.w	r3, r3, #32
 800504e:	2b00      	cmp	r3, #0
 8005050:	f040 8087 	bne.w	8005162 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005060:	e853 3f00 	ldrex	r3, [r3]
 8005064:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005068:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800506c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005070:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	461a      	mov	r2, r3
 800507a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800507e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005082:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005086:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800508a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005096:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1da      	bne.n	8005054 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3308      	adds	r3, #8
 80050a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050b0:	f023 0301 	bic.w	r3, r3, #1
 80050b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3308      	adds	r3, #8
 80050be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80050c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80050c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80050ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80050ce:	e841 2300 	strex	r3, r2, [r1]
 80050d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80050d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1e1      	bne.n	800509e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	3308      	adds	r3, #8
 80050e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80050e4:	e853 3f00 	ldrex	r3, [r3]
 80050e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80050ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80050ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80050f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	3308      	adds	r3, #8
 80050fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005100:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005102:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005104:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005106:	e841 2300 	strex	r3, r2, [r1]
 800510a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800510c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e3      	bne.n	80050da <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2220      	movs	r2, #32
 8005116:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005126:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005128:	e853 3f00 	ldrex	r3, [r3]
 800512c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800512e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005130:	f023 0310 	bic.w	r3, r3, #16
 8005134:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	461a      	mov	r2, r3
 800513e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005142:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005144:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005146:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005148:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800514a:	e841 2300 	strex	r3, r2, [r1]
 800514e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005150:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005152:	2b00      	cmp	r3, #0
 8005154:	d1e4      	bne.n	8005120 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800515c:	4618      	mov	r0, r3
 800515e:	f7fc fcaf 	bl	8001ac0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2202      	movs	r2, #2
 8005166:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005174:	b29b      	uxth	r3, r3
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	b29b      	uxth	r3, r3
 800517a:	4619      	mov	r1, r3
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f91b 	bl	80053b8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005182:	e0fc      	b.n	800537e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800518a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800518e:	429a      	cmp	r2, r3
 8005190:	f040 80f5 	bne.w	800537e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0320 	and.w	r3, r3, #32
 80051a2:	2b20      	cmp	r3, #32
 80051a4:	f040 80eb 	bne.w	800537e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f000 f8fe 	bl	80053b8 <HAL_UARTEx_RxEventCallback>
      return;
 80051bc:	e0df      	b.n	800537e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	1ad3      	subs	r3, r2, r3
 80051ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80d1 	beq.w	8005382 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80051e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 80cc 	beq.w	8005382 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051f2:	e853 3f00 	ldrex	r3, [r3]
 80051f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	461a      	mov	r2, r3
 8005208:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800520c:	647b      	str	r3, [r7, #68]	@ 0x44
 800520e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005210:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005212:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005214:	e841 2300 	strex	r3, r2, [r1]
 8005218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800521a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800521c:	2b00      	cmp	r3, #0
 800521e:	d1e4      	bne.n	80051ea <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3308      	adds	r3, #8
 8005226:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522a:	e853 3f00 	ldrex	r3, [r3]
 800522e:	623b      	str	r3, [r7, #32]
   return(result);
 8005230:	6a3b      	ldr	r3, [r7, #32]
 8005232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3308      	adds	r3, #8
 8005244:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005248:	633a      	str	r2, [r7, #48]	@ 0x30
 800524a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800524e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005250:	e841 2300 	strex	r3, r2, [r1]
 8005254:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1e1      	bne.n	8005220 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2220      	movs	r2, #32
 8005260:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	e853 3f00 	ldrex	r3, [r3]
 800527c:	60fb      	str	r3, [r7, #12]
   return(result);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f023 0310 	bic.w	r3, r3, #16
 8005284:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	461a      	mov	r2, r3
 800528e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005292:	61fb      	str	r3, [r7, #28]
 8005294:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005296:	69b9      	ldr	r1, [r7, #24]
 8005298:	69fa      	ldr	r2, [r7, #28]
 800529a:	e841 2300 	strex	r3, r2, [r1]
 800529e:	617b      	str	r3, [r7, #20]
   return(result);
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1e4      	bne.n	8005270 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2202      	movs	r2, #2
 80052aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80052b0:	4619      	mov	r1, r3
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f880 	bl	80053b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052b8:	e063      	b.n	8005382 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00e      	beq.n	80052e4 <HAL_UART_IRQHandler+0x5d8>
 80052c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d008      	beq.n	80052e4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80052da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f000 fdd3 	bl	8005e88 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80052e2:	e051      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80052e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d014      	beq.n	800531a <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80052f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d105      	bne.n	8005308 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80052fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005300:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d008      	beq.n	800531a <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800530c:	2b00      	cmp	r3, #0
 800530e:	d03a      	beq.n	8005386 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	4798      	blx	r3
    }
    return;
 8005318:	e035      	b.n	8005386 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800531a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800531e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005322:	2b00      	cmp	r3, #0
 8005324:	d009      	beq.n	800533a <HAL_UART_IRQHandler+0x62e>
 8005326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800532a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 fd7d 	bl	8005e32 <UART_EndTransmit_IT>
    return;
 8005338:	e026      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800533a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800533e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d009      	beq.n	800535a <HAL_UART_IRQHandler+0x64e>
 8005346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800534a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 fdac 	bl	8005eb0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005358:	e016      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800535a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d010      	beq.n	8005388 <HAL_UART_IRQHandler+0x67c>
 8005366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800536a:	2b00      	cmp	r3, #0
 800536c:	da0c      	bge.n	8005388 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 fd94 	bl	8005e9c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005374:	e008      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
      return;
 8005376:	bf00      	nop
 8005378:	e006      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
    return;
 800537a:	bf00      	nop
 800537c:	e004      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
      return;
 800537e:	bf00      	nop
 8005380:	e002      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
      return;
 8005382:	bf00      	nop
 8005384:	e000      	b.n	8005388 <HAL_UART_IRQHandler+0x67c>
    return;
 8005386:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8005388:	37e8      	adds	r7, #232	@ 0xe8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
 800538e:	bf00      	nop

08005390 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80053ac:	bf00      	nop
 80053ae:	370c      	adds	r7, #12
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b083      	sub	sp, #12
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	460b      	mov	r3, r1
 80053c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80053d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053d4:	b08c      	sub	sp, #48	@ 0x30
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80053da:	2300      	movs	r3, #0
 80053dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	689a      	ldr	r2, [r3, #8]
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	431a      	orrs	r2, r3
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	431a      	orrs	r2, r3
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	4baa      	ldr	r3, [pc, #680]	@ (80056a8 <UART_SetConfig+0x2d8>)
 8005400:	4013      	ands	r3, r2
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005408:	430b      	orrs	r3, r1
 800540a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	68da      	ldr	r2, [r3, #12]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	430a      	orrs	r2, r1
 8005420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a9f      	ldr	r2, [pc, #636]	@ (80056ac <UART_SetConfig+0x2dc>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d004      	beq.n	800543c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005438:	4313      	orrs	r3, r2
 800543a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005446:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	6812      	ldr	r2, [r2, #0]
 800544e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005450:	430b      	orrs	r3, r1
 8005452:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545a:	f023 010f 	bic.w	r1, r3, #15
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	430a      	orrs	r2, r1
 8005468:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a90      	ldr	r2, [pc, #576]	@ (80056b0 <UART_SetConfig+0x2e0>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d125      	bne.n	80054c0 <UART_SetConfig+0xf0>
 8005474:	4b8f      	ldr	r3, [pc, #572]	@ (80056b4 <UART_SetConfig+0x2e4>)
 8005476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800547a:	f003 0303 	and.w	r3, r3, #3
 800547e:	2b03      	cmp	r3, #3
 8005480:	d81a      	bhi.n	80054b8 <UART_SetConfig+0xe8>
 8005482:	a201      	add	r2, pc, #4	@ (adr r2, 8005488 <UART_SetConfig+0xb8>)
 8005484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005488:	08005499 	.word	0x08005499
 800548c:	080054a9 	.word	0x080054a9
 8005490:	080054a1 	.word	0x080054a1
 8005494:	080054b1 	.word	0x080054b1
 8005498:	2301      	movs	r3, #1
 800549a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800549e:	e116      	b.n	80056ce <UART_SetConfig+0x2fe>
 80054a0:	2302      	movs	r3, #2
 80054a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054a6:	e112      	b.n	80056ce <UART_SetConfig+0x2fe>
 80054a8:	2304      	movs	r3, #4
 80054aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ae:	e10e      	b.n	80056ce <UART_SetConfig+0x2fe>
 80054b0:	2308      	movs	r3, #8
 80054b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054b6:	e10a      	b.n	80056ce <UART_SetConfig+0x2fe>
 80054b8:	2310      	movs	r3, #16
 80054ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054be:	e106      	b.n	80056ce <UART_SetConfig+0x2fe>
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a7c      	ldr	r2, [pc, #496]	@ (80056b8 <UART_SetConfig+0x2e8>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d138      	bne.n	800553c <UART_SetConfig+0x16c>
 80054ca:	4b7a      	ldr	r3, [pc, #488]	@ (80056b4 <UART_SetConfig+0x2e4>)
 80054cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d0:	f003 030c 	and.w	r3, r3, #12
 80054d4:	2b0c      	cmp	r3, #12
 80054d6:	d82d      	bhi.n	8005534 <UART_SetConfig+0x164>
 80054d8:	a201      	add	r2, pc, #4	@ (adr r2, 80054e0 <UART_SetConfig+0x110>)
 80054da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054de:	bf00      	nop
 80054e0:	08005515 	.word	0x08005515
 80054e4:	08005535 	.word	0x08005535
 80054e8:	08005535 	.word	0x08005535
 80054ec:	08005535 	.word	0x08005535
 80054f0:	08005525 	.word	0x08005525
 80054f4:	08005535 	.word	0x08005535
 80054f8:	08005535 	.word	0x08005535
 80054fc:	08005535 	.word	0x08005535
 8005500:	0800551d 	.word	0x0800551d
 8005504:	08005535 	.word	0x08005535
 8005508:	08005535 	.word	0x08005535
 800550c:	08005535 	.word	0x08005535
 8005510:	0800552d 	.word	0x0800552d
 8005514:	2300      	movs	r3, #0
 8005516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800551a:	e0d8      	b.n	80056ce <UART_SetConfig+0x2fe>
 800551c:	2302      	movs	r3, #2
 800551e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005522:	e0d4      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005524:	2304      	movs	r3, #4
 8005526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800552a:	e0d0      	b.n	80056ce <UART_SetConfig+0x2fe>
 800552c:	2308      	movs	r3, #8
 800552e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005532:	e0cc      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005534:	2310      	movs	r3, #16
 8005536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800553a:	e0c8      	b.n	80056ce <UART_SetConfig+0x2fe>
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a5e      	ldr	r2, [pc, #376]	@ (80056bc <UART_SetConfig+0x2ec>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d125      	bne.n	8005592 <UART_SetConfig+0x1c2>
 8005546:	4b5b      	ldr	r3, [pc, #364]	@ (80056b4 <UART_SetConfig+0x2e4>)
 8005548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800554c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005550:	2b30      	cmp	r3, #48	@ 0x30
 8005552:	d016      	beq.n	8005582 <UART_SetConfig+0x1b2>
 8005554:	2b30      	cmp	r3, #48	@ 0x30
 8005556:	d818      	bhi.n	800558a <UART_SetConfig+0x1ba>
 8005558:	2b20      	cmp	r3, #32
 800555a:	d00a      	beq.n	8005572 <UART_SetConfig+0x1a2>
 800555c:	2b20      	cmp	r3, #32
 800555e:	d814      	bhi.n	800558a <UART_SetConfig+0x1ba>
 8005560:	2b00      	cmp	r3, #0
 8005562:	d002      	beq.n	800556a <UART_SetConfig+0x19a>
 8005564:	2b10      	cmp	r3, #16
 8005566:	d008      	beq.n	800557a <UART_SetConfig+0x1aa>
 8005568:	e00f      	b.n	800558a <UART_SetConfig+0x1ba>
 800556a:	2300      	movs	r3, #0
 800556c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005570:	e0ad      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005572:	2302      	movs	r3, #2
 8005574:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005578:	e0a9      	b.n	80056ce <UART_SetConfig+0x2fe>
 800557a:	2304      	movs	r3, #4
 800557c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005580:	e0a5      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005582:	2308      	movs	r3, #8
 8005584:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005588:	e0a1      	b.n	80056ce <UART_SetConfig+0x2fe>
 800558a:	2310      	movs	r3, #16
 800558c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005590:	e09d      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a4a      	ldr	r2, [pc, #296]	@ (80056c0 <UART_SetConfig+0x2f0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d125      	bne.n	80055e8 <UART_SetConfig+0x218>
 800559c:	4b45      	ldr	r3, [pc, #276]	@ (80056b4 <UART_SetConfig+0x2e4>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80055a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80055a8:	d016      	beq.n	80055d8 <UART_SetConfig+0x208>
 80055aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80055ac:	d818      	bhi.n	80055e0 <UART_SetConfig+0x210>
 80055ae:	2b80      	cmp	r3, #128	@ 0x80
 80055b0:	d00a      	beq.n	80055c8 <UART_SetConfig+0x1f8>
 80055b2:	2b80      	cmp	r3, #128	@ 0x80
 80055b4:	d814      	bhi.n	80055e0 <UART_SetConfig+0x210>
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d002      	beq.n	80055c0 <UART_SetConfig+0x1f0>
 80055ba:	2b40      	cmp	r3, #64	@ 0x40
 80055bc:	d008      	beq.n	80055d0 <UART_SetConfig+0x200>
 80055be:	e00f      	b.n	80055e0 <UART_SetConfig+0x210>
 80055c0:	2300      	movs	r3, #0
 80055c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055c6:	e082      	b.n	80056ce <UART_SetConfig+0x2fe>
 80055c8:	2302      	movs	r3, #2
 80055ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055ce:	e07e      	b.n	80056ce <UART_SetConfig+0x2fe>
 80055d0:	2304      	movs	r3, #4
 80055d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055d6:	e07a      	b.n	80056ce <UART_SetConfig+0x2fe>
 80055d8:	2308      	movs	r3, #8
 80055da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055de:	e076      	b.n	80056ce <UART_SetConfig+0x2fe>
 80055e0:	2310      	movs	r3, #16
 80055e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80055e6:	e072      	b.n	80056ce <UART_SetConfig+0x2fe>
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a35      	ldr	r2, [pc, #212]	@ (80056c4 <UART_SetConfig+0x2f4>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d12a      	bne.n	8005648 <UART_SetConfig+0x278>
 80055f2:	4b30      	ldr	r3, [pc, #192]	@ (80056b4 <UART_SetConfig+0x2e4>)
 80055f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005600:	d01a      	beq.n	8005638 <UART_SetConfig+0x268>
 8005602:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005606:	d81b      	bhi.n	8005640 <UART_SetConfig+0x270>
 8005608:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800560c:	d00c      	beq.n	8005628 <UART_SetConfig+0x258>
 800560e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005612:	d815      	bhi.n	8005640 <UART_SetConfig+0x270>
 8005614:	2b00      	cmp	r3, #0
 8005616:	d003      	beq.n	8005620 <UART_SetConfig+0x250>
 8005618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800561c:	d008      	beq.n	8005630 <UART_SetConfig+0x260>
 800561e:	e00f      	b.n	8005640 <UART_SetConfig+0x270>
 8005620:	2300      	movs	r3, #0
 8005622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005626:	e052      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005628:	2302      	movs	r3, #2
 800562a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800562e:	e04e      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005630:	2304      	movs	r3, #4
 8005632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005636:	e04a      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005638:	2308      	movs	r3, #8
 800563a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800563e:	e046      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005640:	2310      	movs	r3, #16
 8005642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005646:	e042      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a17      	ldr	r2, [pc, #92]	@ (80056ac <UART_SetConfig+0x2dc>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d13a      	bne.n	80056c8 <UART_SetConfig+0x2f8>
 8005652:	4b18      	ldr	r3, [pc, #96]	@ (80056b4 <UART_SetConfig+0x2e4>)
 8005654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005658:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800565c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005660:	d01a      	beq.n	8005698 <UART_SetConfig+0x2c8>
 8005662:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005666:	d81b      	bhi.n	80056a0 <UART_SetConfig+0x2d0>
 8005668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800566c:	d00c      	beq.n	8005688 <UART_SetConfig+0x2b8>
 800566e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005672:	d815      	bhi.n	80056a0 <UART_SetConfig+0x2d0>
 8005674:	2b00      	cmp	r3, #0
 8005676:	d003      	beq.n	8005680 <UART_SetConfig+0x2b0>
 8005678:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800567c:	d008      	beq.n	8005690 <UART_SetConfig+0x2c0>
 800567e:	e00f      	b.n	80056a0 <UART_SetConfig+0x2d0>
 8005680:	2300      	movs	r3, #0
 8005682:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005686:	e022      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005688:	2302      	movs	r3, #2
 800568a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800568e:	e01e      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005690:	2304      	movs	r3, #4
 8005692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005696:	e01a      	b.n	80056ce <UART_SetConfig+0x2fe>
 8005698:	2308      	movs	r3, #8
 800569a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800569e:	e016      	b.n	80056ce <UART_SetConfig+0x2fe>
 80056a0:	2310      	movs	r3, #16
 80056a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80056a6:	e012      	b.n	80056ce <UART_SetConfig+0x2fe>
 80056a8:	cfff69f3 	.word	0xcfff69f3
 80056ac:	40008000 	.word	0x40008000
 80056b0:	40013800 	.word	0x40013800
 80056b4:	40021000 	.word	0x40021000
 80056b8:	40004400 	.word	0x40004400
 80056bc:	40004800 	.word	0x40004800
 80056c0:	40004c00 	.word	0x40004c00
 80056c4:	40005000 	.word	0x40005000
 80056c8:	2310      	movs	r3, #16
 80056ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4aae      	ldr	r2, [pc, #696]	@ (800598c <UART_SetConfig+0x5bc>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	f040 8097 	bne.w	8005808 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80056da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80056de:	2b08      	cmp	r3, #8
 80056e0:	d823      	bhi.n	800572a <UART_SetConfig+0x35a>
 80056e2:	a201      	add	r2, pc, #4	@ (adr r2, 80056e8 <UART_SetConfig+0x318>)
 80056e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e8:	0800570d 	.word	0x0800570d
 80056ec:	0800572b 	.word	0x0800572b
 80056f0:	08005715 	.word	0x08005715
 80056f4:	0800572b 	.word	0x0800572b
 80056f8:	0800571b 	.word	0x0800571b
 80056fc:	0800572b 	.word	0x0800572b
 8005700:	0800572b 	.word	0x0800572b
 8005704:	0800572b 	.word	0x0800572b
 8005708:	08005723 	.word	0x08005723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800570c:	f7fd fc26 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8005710:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005712:	e010      	b.n	8005736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005714:	4b9e      	ldr	r3, [pc, #632]	@ (8005990 <UART_SetConfig+0x5c0>)
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005718:	e00d      	b.n	8005736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800571a:	f7fd fb87 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 800571e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005720:	e009      	b.n	8005736 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005722:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005728:	e005      	b.n	8005736 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800572a:	2300      	movs	r3, #0
 800572c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005734:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 8130 	beq.w	800599e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005742:	4a94      	ldr	r2, [pc, #592]	@ (8005994 <UART_SetConfig+0x5c4>)
 8005744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005748:	461a      	mov	r2, r3
 800574a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005750:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	4413      	add	r3, r2
 800575c:	69ba      	ldr	r2, [r7, #24]
 800575e:	429a      	cmp	r2, r3
 8005760:	d305      	bcc.n	800576e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	429a      	cmp	r2, r3
 800576c:	d903      	bls.n	8005776 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005774:	e113      	b.n	800599e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005778:	2200      	movs	r2, #0
 800577a:	60bb      	str	r3, [r7, #8]
 800577c:	60fa      	str	r2, [r7, #12]
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	4a84      	ldr	r2, [pc, #528]	@ (8005994 <UART_SetConfig+0x5c4>)
 8005784:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005788:	b29b      	uxth	r3, r3
 800578a:	2200      	movs	r2, #0
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	607a      	str	r2, [r7, #4]
 8005790:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005794:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005798:	f7fa fd30 	bl	80001fc <__aeabi_uldivmod>
 800579c:	4602      	mov	r2, r0
 800579e:	460b      	mov	r3, r1
 80057a0:	4610      	mov	r0, r2
 80057a2:	4619      	mov	r1, r3
 80057a4:	f04f 0200 	mov.w	r2, #0
 80057a8:	f04f 0300 	mov.w	r3, #0
 80057ac:	020b      	lsls	r3, r1, #8
 80057ae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80057b2:	0202      	lsls	r2, r0, #8
 80057b4:	6979      	ldr	r1, [r7, #20]
 80057b6:	6849      	ldr	r1, [r1, #4]
 80057b8:	0849      	lsrs	r1, r1, #1
 80057ba:	2000      	movs	r0, #0
 80057bc:	460c      	mov	r4, r1
 80057be:	4605      	mov	r5, r0
 80057c0:	eb12 0804 	adds.w	r8, r2, r4
 80057c4:	eb43 0905 	adc.w	r9, r3, r5
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	469a      	mov	sl, r3
 80057d0:	4693      	mov	fp, r2
 80057d2:	4652      	mov	r2, sl
 80057d4:	465b      	mov	r3, fp
 80057d6:	4640      	mov	r0, r8
 80057d8:	4649      	mov	r1, r9
 80057da:	f7fa fd0f 	bl	80001fc <__aeabi_uldivmod>
 80057de:	4602      	mov	r2, r0
 80057e0:	460b      	mov	r3, r1
 80057e2:	4613      	mov	r3, r2
 80057e4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057ec:	d308      	bcc.n	8005800 <UART_SetConfig+0x430>
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057f4:	d204      	bcs.n	8005800 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80057f6:	697b      	ldr	r3, [r7, #20]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6a3a      	ldr	r2, [r7, #32]
 80057fc:	60da      	str	r2, [r3, #12]
 80057fe:	e0ce      	b.n	800599e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005806:	e0ca      	b.n	800599e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	69db      	ldr	r3, [r3, #28]
 800580c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005810:	d166      	bne.n	80058e0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005812:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005816:	2b08      	cmp	r3, #8
 8005818:	d827      	bhi.n	800586a <UART_SetConfig+0x49a>
 800581a:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <UART_SetConfig+0x450>)
 800581c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005820:	08005845 	.word	0x08005845
 8005824:	0800584d 	.word	0x0800584d
 8005828:	08005855 	.word	0x08005855
 800582c:	0800586b 	.word	0x0800586b
 8005830:	0800585b 	.word	0x0800585b
 8005834:	0800586b 	.word	0x0800586b
 8005838:	0800586b 	.word	0x0800586b
 800583c:	0800586b 	.word	0x0800586b
 8005840:	08005863 	.word	0x08005863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005844:	f7fd fb8a 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8005848:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800584a:	e014      	b.n	8005876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800584c:	f7fd fb9c 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8005850:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005852:	e010      	b.n	8005876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005854:	4b4e      	ldr	r3, [pc, #312]	@ (8005990 <UART_SetConfig+0x5c0>)
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005858:	e00d      	b.n	8005876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800585a:	f7fd fae7 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 800585e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005860:	e009      	b.n	8005876 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005868:	e005      	b.n	8005876 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005874:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 8090 	beq.w	800599e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005882:	4a44      	ldr	r2, [pc, #272]	@ (8005994 <UART_SetConfig+0x5c4>)
 8005884:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005888:	461a      	mov	r2, r3
 800588a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800588c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005890:	005a      	lsls	r2, r3, #1
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	085b      	lsrs	r3, r3, #1
 8005898:	441a      	add	r2, r3
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	2b0f      	cmp	r3, #15
 80058a8:	d916      	bls.n	80058d8 <UART_SetConfig+0x508>
 80058aa:	6a3b      	ldr	r3, [r7, #32]
 80058ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058b0:	d212      	bcs.n	80058d8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058b2:	6a3b      	ldr	r3, [r7, #32]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	f023 030f 	bic.w	r3, r3, #15
 80058ba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	f003 0307 	and.w	r3, r3, #7
 80058c6:	b29a      	uxth	r2, r3
 80058c8:	8bfb      	ldrh	r3, [r7, #30]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	8bfa      	ldrh	r2, [r7, #30]
 80058d4:	60da      	str	r2, [r3, #12]
 80058d6:	e062      	b.n	800599e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80058de:	e05e      	b.n	800599e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d828      	bhi.n	800593a <UART_SetConfig+0x56a>
 80058e8:	a201      	add	r2, pc, #4	@ (adr r2, 80058f0 <UART_SetConfig+0x520>)
 80058ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058ee:	bf00      	nop
 80058f0:	08005915 	.word	0x08005915
 80058f4:	0800591d 	.word	0x0800591d
 80058f8:	08005925 	.word	0x08005925
 80058fc:	0800593b 	.word	0x0800593b
 8005900:	0800592b 	.word	0x0800592b
 8005904:	0800593b 	.word	0x0800593b
 8005908:	0800593b 	.word	0x0800593b
 800590c:	0800593b 	.word	0x0800593b
 8005910:	08005933 	.word	0x08005933
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005914:	f7fd fb22 	bl	8002f5c <HAL_RCC_GetPCLK1Freq>
 8005918:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800591a:	e014      	b.n	8005946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800591c:	f7fd fb34 	bl	8002f88 <HAL_RCC_GetPCLK2Freq>
 8005920:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005922:	e010      	b.n	8005946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005924:	4b1a      	ldr	r3, [pc, #104]	@ (8005990 <UART_SetConfig+0x5c0>)
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005928:	e00d      	b.n	8005946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800592a:	f7fd fa7f 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 800592e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005930:	e009      	b.n	8005946 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005932:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005936:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005938:	e005      	b.n	8005946 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005944:	bf00      	nop
    }

    if (pclk != 0U)
 8005946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005948:	2b00      	cmp	r3, #0
 800594a:	d028      	beq.n	800599e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	4a10      	ldr	r2, [pc, #64]	@ (8005994 <UART_SetConfig+0x5c4>)
 8005952:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005956:	461a      	mov	r2, r3
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	fbb3 f2f2 	udiv	r2, r3, r2
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	085b      	lsrs	r3, r3, #1
 8005964:	441a      	add	r2, r3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	685b      	ldr	r3, [r3, #4]
 800596a:	fbb2 f3f3 	udiv	r3, r2, r3
 800596e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005970:	6a3b      	ldr	r3, [r7, #32]
 8005972:	2b0f      	cmp	r3, #15
 8005974:	d910      	bls.n	8005998 <UART_SetConfig+0x5c8>
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800597c:	d20c      	bcs.n	8005998 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800597e:	6a3b      	ldr	r3, [r7, #32]
 8005980:	b29a      	uxth	r2, r3
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60da      	str	r2, [r3, #12]
 8005988:	e009      	b.n	800599e <UART_SetConfig+0x5ce>
 800598a:	bf00      	nop
 800598c:	40008000 	.word	0x40008000
 8005990:	00f42400 	.word	0x00f42400
 8005994:	08006d08 	.word	0x08006d08
      }
      else
      {
        ret = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	2200      	movs	r2, #0
 80059b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	2200      	movs	r2, #0
 80059b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80059ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3730      	adds	r7, #48	@ 0x30
 80059c2:	46bd      	mov	sp, r7
 80059c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080059c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059d4:	f003 0308 	and.w	r3, r3, #8
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a3a:	f003 0304 	and.w	r3, r3, #4
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5c:	f003 0310 	and.w	r3, r3, #16
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00a      	beq.n	8005a7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a7e:	f003 0320 	and.w	r3, r3, #32
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00a      	beq.n	8005a9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01a      	beq.n	8005ade <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ac6:	d10a      	bne.n	8005ade <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00a      	beq.n	8005b00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	605a      	str	r2, [r3, #4]
  }
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b098      	sub	sp, #96	@ 0x60
 8005b10:	af02      	add	r7, sp, #8
 8005b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b1c:	f7fb fc78 	bl	8001410 <HAL_GetTick>
 8005b20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0308 	and.w	r3, r3, #8
 8005b2c:	2b08      	cmp	r3, #8
 8005b2e:	d12f      	bne.n	8005b90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b34:	9300      	str	r3, [sp, #0]
 8005b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 f88e 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d022      	beq.n	8005b90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b52:	e853 3f00 	ldrex	r3, [r3]
 8005b56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	461a      	mov	r2, r3
 8005b66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b68:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b6a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b70:	e841 2300 	strex	r3, r2, [r1]
 8005b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d1e6      	bne.n	8005b4a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	e063      	b.n	8005c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0304 	and.w	r3, r3, #4
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d149      	bne.n	8005c32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 f857 	bl	8005c60 <UART_WaitOnFlagUntilTimeout>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d03c      	beq.n	8005c32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bc0:	e853 3f00 	ldrex	r3, [r3]
 8005bc4:	623b      	str	r3, [r7, #32]
   return(result);
 8005bc6:	6a3b      	ldr	r3, [r7, #32]
 8005bc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e6      	bne.n	8005bb8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	3308      	adds	r3, #8
 8005bf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	e853 3f00 	ldrex	r3, [r3]
 8005bf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f023 0301 	bic.w	r3, r3, #1
 8005c00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	3308      	adds	r3, #8
 8005c08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c0a:	61fa      	str	r2, [r7, #28]
 8005c0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c0e:	69b9      	ldr	r1, [r7, #24]
 8005c10:	69fa      	ldr	r2, [r7, #28]
 8005c12:	e841 2300 	strex	r3, r2, [r1]
 8005c16:	617b      	str	r3, [r7, #20]
   return(result);
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1e5      	bne.n	8005bea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2220      	movs	r2, #32
 8005c22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c2e:	2303      	movs	r3, #3
 8005c30:	e012      	b.n	8005c58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2220      	movs	r2, #32
 8005c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2220      	movs	r2, #32
 8005c3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2200      	movs	r2, #0
 8005c46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3758      	adds	r7, #88	@ 0x58
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	60f8      	str	r0, [r7, #12]
 8005c68:	60b9      	str	r1, [r7, #8]
 8005c6a:	603b      	str	r3, [r7, #0]
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c70:	e04f      	b.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c78:	d04b      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7a:	f7fb fbc9 	bl	8001410 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d302      	bcc.n	8005c90 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c8a:	69bb      	ldr	r3, [r7, #24]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d101      	bne.n	8005c94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e04e      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0304 	and.w	r3, r3, #4
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d037      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	2b80      	cmp	r3, #128	@ 0x80
 8005ca6:	d034      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	2b40      	cmp	r3, #64	@ 0x40
 8005cac:	d031      	beq.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f003 0308 	and.w	r3, r3, #8
 8005cb8:	2b08      	cmp	r3, #8
 8005cba:	d110      	bne.n	8005cde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2208      	movs	r2, #8
 8005cc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 f838 	bl	8005d3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2208      	movs	r2, #8
 8005cce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e029      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005cec:	d111      	bne.n	8005d12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f81e 	bl	8005d3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2220      	movs	r2, #32
 8005d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e00f      	b.n	8005d32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	69da      	ldr	r2, [r3, #28]
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	bf0c      	ite	eq
 8005d22:	2301      	moveq	r3, #1
 8005d24:	2300      	movne	r3, #0
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	461a      	mov	r2, r3
 8005d2a:	79fb      	ldrb	r3, [r7, #7]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d0a0      	beq.n	8005c72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d30:	2300      	movs	r3, #0
}
 8005d32:	4618      	mov	r0, r3
 8005d34:	3710      	adds	r7, #16
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}

08005d3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b095      	sub	sp, #84	@ 0x54
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d4a:	e853 3f00 	ldrex	r3, [r3]
 8005d4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	461a      	mov	r2, r3
 8005d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d60:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d68:	e841 2300 	strex	r3, r2, [r1]
 8005d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d1e6      	bne.n	8005d42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	3308      	adds	r3, #8
 8005d7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	e853 3f00 	ldrex	r3, [r3]
 8005d82:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d84:	69fb      	ldr	r3, [r7, #28]
 8005d86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d8a:	f023 0301 	bic.w	r3, r3, #1
 8005d8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	3308      	adds	r3, #8
 8005d96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005da0:	e841 2300 	strex	r3, r2, [r1]
 8005da4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d1e3      	bne.n	8005d74 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d118      	bne.n	8005de6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	e853 3f00 	ldrex	r3, [r3]
 8005dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f023 0310 	bic.w	r3, r3, #16
 8005dc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dd2:	61bb      	str	r3, [r7, #24]
 8005dd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd6:	6979      	ldr	r1, [r7, #20]
 8005dd8:	69ba      	ldr	r2, [r7, #24]
 8005dda:	e841 2300 	strex	r3, r2, [r1]
 8005dde:	613b      	str	r3, [r7, #16]
   return(result);
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e6      	bne.n	8005db4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2220      	movs	r2, #32
 8005dea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005dfa:	bf00      	nop
 8005dfc:	3754      	adds	r7, #84	@ 0x54
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b084      	sub	sp, #16
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e24:	68f8      	ldr	r0, [r7, #12]
 8005e26:	f7ff fabd 	bl	80053a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e2a:	bf00      	nop
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b088      	sub	sp, #32
 8005e36:	af00      	add	r7, sp, #0
 8005e38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	e853 3f00 	ldrex	r3, [r3]
 8005e46:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e4e:	61fb      	str	r3, [r7, #28]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	461a      	mov	r2, r3
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	61bb      	str	r3, [r7, #24]
 8005e5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e5c:	6979      	ldr	r1, [r7, #20]
 8005e5e:	69ba      	ldr	r2, [r7, #24]
 8005e60:	e841 2300 	strex	r3, r2, [r1]
 8005e64:	613b      	str	r3, [r7, #16]
   return(result);
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d1e6      	bne.n	8005e3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2220      	movs	r2, #32
 8005e70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f7ff fa88 	bl	8005390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e80:	bf00      	nop
 8005e82:	3720      	adds	r7, #32
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d101      	bne.n	8005eda <HAL_UARTEx_DisableFifoMode+0x16>
 8005ed6:	2302      	movs	r3, #2
 8005ed8:	e027      	b.n	8005f2a <HAL_UARTEx_DisableFifoMode+0x66>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2201      	movs	r2, #1
 8005ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2224      	movs	r2, #36	@ 0x24
 8005ee6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f022 0201 	bic.w	r2, r2, #1
 8005f00:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005f08:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3714      	adds	r7, #20
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr

08005f36 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b084      	sub	sp, #16
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
 8005f3e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d101      	bne.n	8005f4e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005f4a:	2302      	movs	r3, #2
 8005f4c:	e02d      	b.n	8005faa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2224      	movs	r2, #36	@ 0x24
 8005f5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f022 0201 	bic.w	r2, r2, #1
 8005f74:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f000 f850 	bl	8006030 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68fa      	ldr	r2, [r7, #12]
 8005f96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2220      	movs	r2, #32
 8005f9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3710      	adds	r7, #16
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b084      	sub	sp, #16
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
 8005fba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e02d      	b.n	8006026 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2224      	movs	r2, #36	@ 0x24
 8005fd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f022 0201 	bic.w	r2, r2, #1
 8005ff0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	683a      	ldr	r2, [r7, #0]
 8006002:	430a      	orrs	r2, r1
 8006004:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 f812 	bl	8006030 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2220      	movs	r2, #32
 8006018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3710      	adds	r7, #16
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
	...

08006030 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800603c:	2b00      	cmp	r3, #0
 800603e:	d108      	bne.n	8006052 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006050:	e031      	b.n	80060b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006052:	2308      	movs	r3, #8
 8006054:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006056:	2308      	movs	r3, #8
 8006058:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	0e5b      	lsrs	r3, r3, #25
 8006062:	b2db      	uxtb	r3, r3
 8006064:	f003 0307 	and.w	r3, r3, #7
 8006068:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	0f5b      	lsrs	r3, r3, #29
 8006072:	b2db      	uxtb	r3, r3
 8006074:	f003 0307 	and.w	r3, r3, #7
 8006078:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800607a:	7bbb      	ldrb	r3, [r7, #14]
 800607c:	7b3a      	ldrb	r2, [r7, #12]
 800607e:	4911      	ldr	r1, [pc, #68]	@ (80060c4 <UARTEx_SetNbDataToProcess+0x94>)
 8006080:	5c8a      	ldrb	r2, [r1, r2]
 8006082:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006086:	7b3a      	ldrb	r2, [r7, #12]
 8006088:	490f      	ldr	r1, [pc, #60]	@ (80060c8 <UARTEx_SetNbDataToProcess+0x98>)
 800608a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800608c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006090:	b29a      	uxth	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006098:	7bfb      	ldrb	r3, [r7, #15]
 800609a:	7b7a      	ldrb	r2, [r7, #13]
 800609c:	4909      	ldr	r1, [pc, #36]	@ (80060c4 <UARTEx_SetNbDataToProcess+0x94>)
 800609e:	5c8a      	ldrb	r2, [r1, r2]
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80060a4:	7b7a      	ldrb	r2, [r7, #13]
 80060a6:	4908      	ldr	r1, [pc, #32]	@ (80060c8 <UARTEx_SetNbDataToProcess+0x98>)
 80060a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80060aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80060b6:	bf00      	nop
 80060b8:	3714      	adds	r7, #20
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr
 80060c2:	bf00      	nop
 80060c4:	08006d20 	.word	0x08006d20
 80060c8:	08006d28 	.word	0x08006d28

080060cc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80060d0:	4904      	ldr	r1, [pc, #16]	@ (80060e4 <MX_FATFS_Init+0x18>)
 80060d2:	4805      	ldr	r0, [pc, #20]	@ (80060e8 <MX_FATFS_Init+0x1c>)
 80060d4:	f000 fd8a 	bl	8006bec <FATFS_LinkDriver>
 80060d8:	4603      	mov	r3, r0
 80060da:	461a      	mov	r2, r3
 80060dc:	4b03      	ldr	r3, [pc, #12]	@ (80060ec <MX_FATFS_Init+0x20>)
 80060de:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80060e0:	bf00      	nop
 80060e2:	bd80      	pop	{r7, pc}
 80060e4:	20040260 	.word	0x20040260
 80060e8:	2004000c 	.word	0x2004000c
 80060ec:	2004025c 	.word	0x2004025c

080060f0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b082      	sub	sp, #8
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	4603      	mov	r3, r0
 80060f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 80060fa:	79fb      	ldrb	r3, [r7, #7]
 80060fc:	4618      	mov	r0, r3
 80060fe:	f000 f9d7 	bl	80064b0 <USER_SPI_initialize>
 8006102:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006104:	4618      	mov	r0, r3
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8006116:	79fb      	ldrb	r3, [r7, #7]
 8006118:	4618      	mov	r0, r3
 800611a:	f000 fab3 	bl	8006684 <USER_SPI_status>
 800611e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	60b9      	str	r1, [r7, #8]
 8006130:	607a      	str	r2, [r7, #4]
 8006132:	603b      	str	r3, [r7, #0]
 8006134:	4603      	mov	r3, r0
 8006136:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8006138:	7bf8      	ldrb	r0, [r7, #15]
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	68b9      	ldr	r1, [r7, #8]
 8006140:	f000 fab6 	bl	80066b0 <USER_SPI_read>
 8006144:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8006146:	4618      	mov	r0, r3
 8006148:	3710      	adds	r7, #16
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b084      	sub	sp, #16
 8006152:	af00      	add	r7, sp, #0
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
 8006158:	603b      	str	r3, [r7, #0]
 800615a:	4603      	mov	r3, r0
 800615c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800615e:	7bf8      	ldrb	r0, [r7, #15]
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	68b9      	ldr	r1, [r7, #8]
 8006166:	f000 fb09 	bl	800677c <USER_SPI_write>
 800616a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800616c:	4618      	mov	r0, r3
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}

08006174 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
 800617a:	4603      	mov	r3, r0
 800617c:	603a      	str	r2, [r7, #0]
 800617e:	71fb      	strb	r3, [r7, #7]
 8006180:	460b      	mov	r3, r1
 8006182:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8006184:	79b9      	ldrb	r1, [r7, #6]
 8006186:	79fb      	ldrb	r3, [r7, #7]
 8006188:	683a      	ldr	r2, [r7, #0]
 800618a:	4618      	mov	r0, r3
 800618c:	f000 fb72 	bl	8006874 <USER_SPI_ioctl>
 8006190:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8006192:	4618      	mov	r0, r3
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800619c:	b580      	push	{r7, lr}
 800619e:	b082      	sub	sp, #8
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80061a4:	f7fb f934 	bl	8001410 <HAL_GetTick>
 80061a8:	4603      	mov	r3, r0
 80061aa:	4a04      	ldr	r2, [pc, #16]	@ (80061bc <SPI_Timer_On+0x20>)
 80061ac:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80061ae:	4a04      	ldr	r2, [pc, #16]	@ (80061c0 <SPI_Timer_On+0x24>)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6013      	str	r3, [r2, #0]
}
 80061b4:	bf00      	nop
 80061b6:	3708      	adds	r7, #8
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	20040268 	.word	0x20040268
 80061c0:	2004026c 	.word	0x2004026c

080061c4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80061c4:	b580      	push	{r7, lr}
 80061c6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80061c8:	f7fb f922 	bl	8001410 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	4b06      	ldr	r3, [pc, #24]	@ (80061e8 <SPI_Timer_Status+0x24>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	1ad2      	subs	r2, r2, r3
 80061d4:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <SPI_Timer_Status+0x28>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	429a      	cmp	r2, r3
 80061da:	bf34      	ite	cc
 80061dc:	2301      	movcc	r3, #1
 80061de:	2300      	movcs	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	20040268 	.word	0x20040268
 80061ec:	2004026c 	.word	0x2004026c

080061f0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b086      	sub	sp, #24
 80061f4:	af02      	add	r7, sp, #8
 80061f6:	4603      	mov	r3, r0
 80061f8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80061fa:	f107 020f 	add.w	r2, r7, #15
 80061fe:	1df9      	adds	r1, r7, #7
 8006200:	2332      	movs	r3, #50	@ 0x32
 8006202:	9300      	str	r3, [sp, #0]
 8006204:	2301      	movs	r3, #1
 8006206:	4804      	ldr	r0, [pc, #16]	@ (8006218 <xchg_spi+0x28>)
 8006208:	f7fd fec5 	bl	8003f96 <HAL_SPI_TransmitReceive>
    return rxDat;
 800620c:	7bfb      	ldrb	r3, [r7, #15]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3710      	adds	r7, #16
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
 8006216:	bf00      	nop
 8006218:	200401a8 	.word	0x200401a8

0800621c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800621c:	b590      	push	{r4, r7, lr}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8006226:	2300      	movs	r3, #0
 8006228:	60fb      	str	r3, [r7, #12]
 800622a:	e00a      	b.n	8006242 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	18d4      	adds	r4, r2, r3
 8006232:	20ff      	movs	r0, #255	@ 0xff
 8006234:	f7ff ffdc 	bl	80061f0 <xchg_spi>
 8006238:	4603      	mov	r3, r0
 800623a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	3301      	adds	r3, #1
 8006240:	60fb      	str	r3, [r7, #12]
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	429a      	cmp	r2, r3
 8006248:	d3f0      	bcc.n	800622c <rcvr_spi_multi+0x10>
	}
}
 800624a:	bf00      	nop
 800624c:	bf00      	nop
 800624e:	3714      	adds	r7, #20
 8006250:	46bd      	mov	sp, r7
 8006252:	bd90      	pop	{r4, r7, pc}

08006254 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	b29a      	uxth	r2, r3
 8006262:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006266:	6879      	ldr	r1, [r7, #4]
 8006268:	4803      	ldr	r0, [pc, #12]	@ (8006278 <xmit_spi_multi+0x24>)
 800626a:	f7fd fd1e 	bl	8003caa <HAL_SPI_Transmit>
}
 800626e:	bf00      	nop
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	200401a8 	.word	0x200401a8

0800627c <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8006284:	f7fb f8c4 	bl	8001410 <HAL_GetTick>
 8006288:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800628e:	20ff      	movs	r0, #255	@ 0xff
 8006290:	f7ff ffae 	bl	80061f0 <xchg_spi>
 8006294:	4603      	mov	r3, r0
 8006296:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	2bff      	cmp	r3, #255	@ 0xff
 800629c:	d007      	beq.n	80062ae <wait_ready+0x32>
 800629e:	f7fb f8b7 	bl	8001410 <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d8ef      	bhi.n	800628e <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
 80062b0:	2bff      	cmp	r3, #255	@ 0xff
 80062b2:	bf0c      	ite	eq
 80062b4:	2301      	moveq	r3, #1
 80062b6:	2300      	movne	r3, #0
 80062b8:	b2db      	uxtb	r3, r3
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3718      	adds	r7, #24
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
	...

080062c4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80062c8:	2201      	movs	r2, #1
 80062ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80062ce:	4804      	ldr	r0, [pc, #16]	@ (80062e0 <despiselect+0x1c>)
 80062d0:	f7fb ff6c 	bl	80021ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80062d4:	20ff      	movs	r0, #255	@ 0xff
 80062d6:	f7ff ff8b 	bl	80061f0 <xchg_spi>

}
 80062da:	bf00      	nop
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	48000400 	.word	0x48000400

080062e4 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80062e8:	2200      	movs	r2, #0
 80062ea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80062ee:	480a      	ldr	r0, [pc, #40]	@ (8006318 <spiselect+0x34>)
 80062f0:	f7fb ff5c 	bl	80021ac <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80062f4:	20ff      	movs	r0, #255	@ 0xff
 80062f6:	f7ff ff7b 	bl	80061f0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80062fa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80062fe:	f7ff ffbd 	bl	800627c <wait_ready>
 8006302:	4603      	mov	r3, r0
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <spiselect+0x28>
 8006308:	2301      	movs	r3, #1
 800630a:	e002      	b.n	8006312 <spiselect+0x2e>

	despiselect();
 800630c:	f7ff ffda 	bl	80062c4 <despiselect>
	return 0;	/* Timeout */
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	48000400 	.word	0x48000400

0800631c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006326:	20c8      	movs	r0, #200	@ 0xc8
 8006328:	f7ff ff38 	bl	800619c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800632c:	20ff      	movs	r0, #255	@ 0xff
 800632e:	f7ff ff5f 	bl	80061f0 <xchg_spi>
 8006332:	4603      	mov	r3, r0
 8006334:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006336:	7bfb      	ldrb	r3, [r7, #15]
 8006338:	2bff      	cmp	r3, #255	@ 0xff
 800633a:	d104      	bne.n	8006346 <rcvr_datablock+0x2a>
 800633c:	f7ff ff42 	bl	80061c4 <SPI_Timer_Status>
 8006340:	4603      	mov	r3, r0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1f2      	bne.n	800632c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006346:	7bfb      	ldrb	r3, [r7, #15]
 8006348:	2bfe      	cmp	r3, #254	@ 0xfe
 800634a:	d001      	beq.n	8006350 <rcvr_datablock+0x34>
 800634c:	2300      	movs	r3, #0
 800634e:	e00a      	b.n	8006366 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8006350:	6839      	ldr	r1, [r7, #0]
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff ff62 	bl	800621c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006358:	20ff      	movs	r0, #255	@ 0xff
 800635a:	f7ff ff49 	bl	80061f0 <xchg_spi>
 800635e:	20ff      	movs	r0, #255	@ 0xff
 8006360:	f7ff ff46 	bl	80061f0 <xchg_spi>

	return 1;						/* Function succeeded */
 8006364:	2301      	movs	r3, #1
}
 8006366:	4618      	mov	r0, r3
 8006368:	3710      	adds	r7, #16
 800636a:	46bd      	mov	sp, r7
 800636c:	bd80      	pop	{r7, pc}

0800636e <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800636e:	b580      	push	{r7, lr}
 8006370:	b084      	sub	sp, #16
 8006372:	af00      	add	r7, sp, #0
 8006374:	6078      	str	r0, [r7, #4]
 8006376:	460b      	mov	r3, r1
 8006378:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800637a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800637e:	f7ff ff7d 	bl	800627c <wait_ready>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d101      	bne.n	800638c <xmit_datablock+0x1e>
 8006388:	2300      	movs	r3, #0
 800638a:	e01e      	b.n	80063ca <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800638c:	78fb      	ldrb	r3, [r7, #3]
 800638e:	4618      	mov	r0, r3
 8006390:	f7ff ff2e 	bl	80061f0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8006394:	78fb      	ldrb	r3, [r7, #3]
 8006396:	2bfd      	cmp	r3, #253	@ 0xfd
 8006398:	d016      	beq.n	80063c8 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800639a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7ff ff58 	bl	8006254 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80063a4:	20ff      	movs	r0, #255	@ 0xff
 80063a6:	f7ff ff23 	bl	80061f0 <xchg_spi>
 80063aa:	20ff      	movs	r0, #255	@ 0xff
 80063ac:	f7ff ff20 	bl	80061f0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80063b0:	20ff      	movs	r0, #255	@ 0xff
 80063b2:	f7ff ff1d 	bl	80061f0 <xchg_spi>
 80063b6:	4603      	mov	r3, r0
 80063b8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80063ba:	7bfb      	ldrb	r3, [r7, #15]
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	2b05      	cmp	r3, #5
 80063c2:	d001      	beq.n	80063c8 <xmit_datablock+0x5a>
 80063c4:	2300      	movs	r3, #0
 80063c6:	e000      	b.n	80063ca <xmit_datablock+0x5c>
	}
	return 1;
 80063c8:	2301      	movs	r3, #1
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b084      	sub	sp, #16
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	4603      	mov	r3, r0
 80063da:	6039      	str	r1, [r7, #0]
 80063dc:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80063de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	da0e      	bge.n	8006404 <send_cmd+0x32>
		cmd &= 0x7F;
 80063e6:	79fb      	ldrb	r3, [r7, #7]
 80063e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063ec:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80063ee:	2100      	movs	r1, #0
 80063f0:	2037      	movs	r0, #55	@ 0x37
 80063f2:	f7ff ffee 	bl	80063d2 <send_cmd>
 80063f6:	4603      	mov	r3, r0
 80063f8:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80063fa:	7bbb      	ldrb	r3, [r7, #14]
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d901      	bls.n	8006404 <send_cmd+0x32>
 8006400:	7bbb      	ldrb	r3, [r7, #14]
 8006402:	e051      	b.n	80064a8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006404:	79fb      	ldrb	r3, [r7, #7]
 8006406:	2b0c      	cmp	r3, #12
 8006408:	d008      	beq.n	800641c <send_cmd+0x4a>
		despiselect();
 800640a:	f7ff ff5b 	bl	80062c4 <despiselect>
		if (!spiselect()) return 0xFF;
 800640e:	f7ff ff69 	bl	80062e4 <spiselect>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d101      	bne.n	800641c <send_cmd+0x4a>
 8006418:	23ff      	movs	r3, #255	@ 0xff
 800641a:	e045      	b.n	80064a8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800641c:	79fb      	ldrb	r3, [r7, #7]
 800641e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006422:	b2db      	uxtb	r3, r3
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fee3 	bl	80061f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	0e1b      	lsrs	r3, r3, #24
 800642e:	b2db      	uxtb	r3, r3
 8006430:	4618      	mov	r0, r3
 8006432:	f7ff fedd 	bl	80061f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	0c1b      	lsrs	r3, r3, #16
 800643a:	b2db      	uxtb	r3, r3
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff fed7 	bl	80061f0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	0a1b      	lsrs	r3, r3, #8
 8006446:	b2db      	uxtb	r3, r3
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff fed1 	bl	80061f0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	b2db      	uxtb	r3, r3
 8006452:	4618      	mov	r0, r3
 8006454:	f7ff fecc 	bl	80061f0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <send_cmd+0x94>
 8006462:	2395      	movs	r3, #149	@ 0x95
 8006464:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8006466:	79fb      	ldrb	r3, [r7, #7]
 8006468:	2b08      	cmp	r3, #8
 800646a:	d101      	bne.n	8006470 <send_cmd+0x9e>
 800646c:	2387      	movs	r3, #135	@ 0x87
 800646e:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	4618      	mov	r0, r3
 8006474:	f7ff febc 	bl	80061f0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8006478:	79fb      	ldrb	r3, [r7, #7]
 800647a:	2b0c      	cmp	r3, #12
 800647c:	d102      	bne.n	8006484 <send_cmd+0xb2>
 800647e:	20ff      	movs	r0, #255	@ 0xff
 8006480:	f7ff feb6 	bl	80061f0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8006484:	230a      	movs	r3, #10
 8006486:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8006488:	20ff      	movs	r0, #255	@ 0xff
 800648a:	f7ff feb1 	bl	80061f0 <xchg_spi>
 800648e:	4603      	mov	r3, r0
 8006490:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8006492:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006496:	2b00      	cmp	r3, #0
 8006498:	da05      	bge.n	80064a6 <send_cmd+0xd4>
 800649a:	7bfb      	ldrb	r3, [r7, #15]
 800649c:	3b01      	subs	r3, #1
 800649e:	73fb      	strb	r3, [r7, #15]
 80064a0:	7bfb      	ldrb	r3, [r7, #15]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d1f0      	bne.n	8006488 <send_cmd+0xb6>

	return res;							/* Return received response */
 80064a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80064b0:	b590      	push	{r4, r7, lr}
 80064b2:	b085      	sub	sp, #20
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	4603      	mov	r3, r0
 80064b8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80064ba:	79fb      	ldrb	r3, [r7, #7]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <USER_SPI_initialize+0x14>
 80064c0:	2301      	movs	r3, #1
 80064c2:	e0d4      	b.n	800666e <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80064c4:	4b6c      	ldr	r3, [pc, #432]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <USER_SPI_initialize+0x2a>
 80064d2:	4b69      	ldr	r3, [pc, #420]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 80064d4:	781b      	ldrb	r3, [r3, #0]
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	e0c9      	b.n	800666e <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 80064da:	4b68      	ldr	r3, [pc, #416]	@ (800667c <USER_SPI_initialize+0x1cc>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	4b66      	ldr	r3, [pc, #408]	@ (800667c <USER_SPI_initialize+0x1cc>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 80064e8:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80064ea:	230a      	movs	r3, #10
 80064ec:	73fb      	strb	r3, [r7, #15]
 80064ee:	e005      	b.n	80064fc <USER_SPI_initialize+0x4c>
 80064f0:	20ff      	movs	r0, #255	@ 0xff
 80064f2:	f7ff fe7d 	bl	80061f0 <xchg_spi>
 80064f6:	7bfb      	ldrb	r3, [r7, #15]
 80064f8:	3b01      	subs	r3, #1
 80064fa:	73fb      	strb	r3, [r7, #15]
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d1f6      	bne.n	80064f0 <USER_SPI_initialize+0x40>

	ty = 0;
 8006502:	2300      	movs	r3, #0
 8006504:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006506:	2100      	movs	r1, #0
 8006508:	2000      	movs	r0, #0
 800650a:	f7ff ff62 	bl	80063d2 <send_cmd>
 800650e:	4603      	mov	r3, r0
 8006510:	2b01      	cmp	r3, #1
 8006512:	f040 808b 	bne.w	800662c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006516:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800651a:	f7ff fe3f 	bl	800619c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800651e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8006522:	2008      	movs	r0, #8
 8006524:	f7ff ff55 	bl	80063d2 <send_cmd>
 8006528:	4603      	mov	r3, r0
 800652a:	2b01      	cmp	r3, #1
 800652c:	d151      	bne.n	80065d2 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800652e:	2300      	movs	r3, #0
 8006530:	73fb      	strb	r3, [r7, #15]
 8006532:	e00d      	b.n	8006550 <USER_SPI_initialize+0xa0>
 8006534:	7bfc      	ldrb	r4, [r7, #15]
 8006536:	20ff      	movs	r0, #255	@ 0xff
 8006538:	f7ff fe5a 	bl	80061f0 <xchg_spi>
 800653c:	4603      	mov	r3, r0
 800653e:	461a      	mov	r2, r3
 8006540:	f104 0310 	add.w	r3, r4, #16
 8006544:	443b      	add	r3, r7
 8006546:	f803 2c08 	strb.w	r2, [r3, #-8]
 800654a:	7bfb      	ldrb	r3, [r7, #15]
 800654c:	3301      	adds	r3, #1
 800654e:	73fb      	strb	r3, [r7, #15]
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	2b03      	cmp	r3, #3
 8006554:	d9ee      	bls.n	8006534 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006556:	7abb      	ldrb	r3, [r7, #10]
 8006558:	2b01      	cmp	r3, #1
 800655a:	d167      	bne.n	800662c <USER_SPI_initialize+0x17c>
 800655c:	7afb      	ldrb	r3, [r7, #11]
 800655e:	2baa      	cmp	r3, #170	@ 0xaa
 8006560:	d164      	bne.n	800662c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8006562:	bf00      	nop
 8006564:	f7ff fe2e 	bl	80061c4 <SPI_Timer_Status>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d007      	beq.n	800657e <USER_SPI_initialize+0xce>
 800656e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8006572:	20a9      	movs	r0, #169	@ 0xa9
 8006574:	f7ff ff2d 	bl	80063d2 <send_cmd>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d1f2      	bne.n	8006564 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800657e:	f7ff fe21 	bl	80061c4 <SPI_Timer_Status>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d051      	beq.n	800662c <USER_SPI_initialize+0x17c>
 8006588:	2100      	movs	r1, #0
 800658a:	203a      	movs	r0, #58	@ 0x3a
 800658c:	f7ff ff21 	bl	80063d2 <send_cmd>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d14a      	bne.n	800662c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8006596:	2300      	movs	r3, #0
 8006598:	73fb      	strb	r3, [r7, #15]
 800659a:	e00d      	b.n	80065b8 <USER_SPI_initialize+0x108>
 800659c:	7bfc      	ldrb	r4, [r7, #15]
 800659e:	20ff      	movs	r0, #255	@ 0xff
 80065a0:	f7ff fe26 	bl	80061f0 <xchg_spi>
 80065a4:	4603      	mov	r3, r0
 80065a6:	461a      	mov	r2, r3
 80065a8:	f104 0310 	add.w	r3, r4, #16
 80065ac:	443b      	add	r3, r7
 80065ae:	f803 2c08 	strb.w	r2, [r3, #-8]
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	3301      	adds	r3, #1
 80065b6:	73fb      	strb	r3, [r7, #15]
 80065b8:	7bfb      	ldrb	r3, [r7, #15]
 80065ba:	2b03      	cmp	r3, #3
 80065bc:	d9ee      	bls.n	800659c <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80065be:	7a3b      	ldrb	r3, [r7, #8]
 80065c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <USER_SPI_initialize+0x11c>
 80065c8:	230c      	movs	r3, #12
 80065ca:	e000      	b.n	80065ce <USER_SPI_initialize+0x11e>
 80065cc:	2304      	movs	r3, #4
 80065ce:	737b      	strb	r3, [r7, #13]
 80065d0:	e02c      	b.n	800662c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80065d2:	2100      	movs	r1, #0
 80065d4:	20a9      	movs	r0, #169	@ 0xa9
 80065d6:	f7ff fefc 	bl	80063d2 <send_cmd>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d804      	bhi.n	80065ea <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80065e0:	2302      	movs	r3, #2
 80065e2:	737b      	strb	r3, [r7, #13]
 80065e4:	23a9      	movs	r3, #169	@ 0xa9
 80065e6:	73bb      	strb	r3, [r7, #14]
 80065e8:	e003      	b.n	80065f2 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80065ea:	2301      	movs	r3, #1
 80065ec:	737b      	strb	r3, [r7, #13]
 80065ee:	2301      	movs	r3, #1
 80065f0:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80065f2:	bf00      	nop
 80065f4:	f7ff fde6 	bl	80061c4 <SPI_Timer_Status>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d007      	beq.n	800660e <USER_SPI_initialize+0x15e>
 80065fe:	7bbb      	ldrb	r3, [r7, #14]
 8006600:	2100      	movs	r1, #0
 8006602:	4618      	mov	r0, r3
 8006604:	f7ff fee5 	bl	80063d2 <send_cmd>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1f2      	bne.n	80065f4 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800660e:	f7ff fdd9 	bl	80061c4 <SPI_Timer_Status>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <USER_SPI_initialize+0x178>
 8006618:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800661c:	2010      	movs	r0, #16
 800661e:	f7ff fed8 	bl	80063d2 <send_cmd>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d001      	beq.n	800662c <USER_SPI_initialize+0x17c>
				ty = 0;
 8006628:	2300      	movs	r3, #0
 800662a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800662c:	4a14      	ldr	r2, [pc, #80]	@ (8006680 <USER_SPI_initialize+0x1d0>)
 800662e:	7b7b      	ldrb	r3, [r7, #13]
 8006630:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006632:	f7ff fe47 	bl	80062c4 <despiselect>

	if (ty) {			/* OK */
 8006636:	7b7b      	ldrb	r3, [r7, #13]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d012      	beq.n	8006662 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800663c:	4b0f      	ldr	r3, [pc, #60]	@ (800667c <USER_SPI_initialize+0x1cc>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8006646:	4b0d      	ldr	r3, [pc, #52]	@ (800667c <USER_SPI_initialize+0x1cc>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f042 0218 	orr.w	r2, r2, #24
 800664e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006650:	4b09      	ldr	r3, [pc, #36]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	b2db      	uxtb	r3, r3
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	b2da      	uxtb	r2, r3
 800665c:	4b06      	ldr	r3, [pc, #24]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	e002      	b.n	8006668 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006662:	4b05      	ldr	r3, [pc, #20]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 8006664:	2201      	movs	r2, #1
 8006666:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006668:	4b03      	ldr	r3, [pc, #12]	@ (8006678 <USER_SPI_initialize+0x1c8>)
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	b2db      	uxtb	r3, r3
}
 800666e:	4618      	mov	r0, r3
 8006670:	3714      	adds	r7, #20
 8006672:	46bd      	mov	sp, r7
 8006674:	bd90      	pop	{r4, r7, pc}
 8006676:	bf00      	nop
 8006678:	20040020 	.word	0x20040020
 800667c:	200401a8 	.word	0x200401a8
 8006680:	20040264 	.word	0x20040264

08006684 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	4603      	mov	r3, r0
 800668c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800668e:	79fb      	ldrb	r3, [r7, #7]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d001      	beq.n	8006698 <USER_SPI_status+0x14>
 8006694:	2301      	movs	r3, #1
 8006696:	e002      	b.n	800669e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006698:	4b04      	ldr	r3, [pc, #16]	@ (80066ac <USER_SPI_status+0x28>)
 800669a:	781b      	ldrb	r3, [r3, #0]
 800669c:	b2db      	uxtb	r3, r3
}
 800669e:	4618      	mov	r0, r3
 80066a0:	370c      	adds	r7, #12
 80066a2:	46bd      	mov	sp, r7
 80066a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a8:	4770      	bx	lr
 80066aa:	bf00      	nop
 80066ac:	20040020 	.word	0x20040020

080066b0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60b9      	str	r1, [r7, #8]
 80066b8:	607a      	str	r2, [r7, #4]
 80066ba:	603b      	str	r3, [r7, #0]
 80066bc:	4603      	mov	r3, r0
 80066be:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d102      	bne.n	80066cc <USER_SPI_read+0x1c>
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d101      	bne.n	80066d0 <USER_SPI_read+0x20>
 80066cc:	2304      	movs	r3, #4
 80066ce:	e04d      	b.n	800676c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80066d0:	4b28      	ldr	r3, [pc, #160]	@ (8006774 <USER_SPI_read+0xc4>)
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	f003 0301 	and.w	r3, r3, #1
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <USER_SPI_read+0x32>
 80066de:	2303      	movs	r3, #3
 80066e0:	e044      	b.n	800676c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80066e2:	4b25      	ldr	r3, [pc, #148]	@ (8006778 <USER_SPI_read+0xc8>)
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	f003 0308 	and.w	r3, r3, #8
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d102      	bne.n	80066f4 <USER_SPI_read+0x44>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	025b      	lsls	r3, r3, #9
 80066f2:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d111      	bne.n	800671e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80066fa:	6879      	ldr	r1, [r7, #4]
 80066fc:	2011      	movs	r0, #17
 80066fe:	f7ff fe68 	bl	80063d2 <send_cmd>
 8006702:	4603      	mov	r3, r0
 8006704:	2b00      	cmp	r3, #0
 8006706:	d129      	bne.n	800675c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006708:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800670c:	68b8      	ldr	r0, [r7, #8]
 800670e:	f7ff fe05 	bl	800631c <rcvr_datablock>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d021      	beq.n	800675c <USER_SPI_read+0xac>
			count = 0;
 8006718:	2300      	movs	r3, #0
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	e01e      	b.n	800675c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800671e:	6879      	ldr	r1, [r7, #4]
 8006720:	2012      	movs	r0, #18
 8006722:	f7ff fe56 	bl	80063d2 <send_cmd>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	d117      	bne.n	800675c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800672c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006730:	68b8      	ldr	r0, [r7, #8]
 8006732:	f7ff fdf3 	bl	800631c <rcvr_datablock>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00a      	beq.n	8006752 <USER_SPI_read+0xa2>
				buff += 512;
 800673c:	68bb      	ldr	r3, [r7, #8]
 800673e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006742:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	3b01      	subs	r3, #1
 8006748:	603b      	str	r3, [r7, #0]
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d1ed      	bne.n	800672c <USER_SPI_read+0x7c>
 8006750:	e000      	b.n	8006754 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006752:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006754:	2100      	movs	r1, #0
 8006756:	200c      	movs	r0, #12
 8006758:	f7ff fe3b 	bl	80063d2 <send_cmd>
		}
	}
	despiselect();
 800675c:	f7ff fdb2 	bl	80062c4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	bf14      	ite	ne
 8006766:	2301      	movne	r3, #1
 8006768:	2300      	moveq	r3, #0
 800676a:	b2db      	uxtb	r3, r3
}
 800676c:	4618      	mov	r0, r3
 800676e:	3710      	adds	r7, #16
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}
 8006774:	20040020 	.word	0x20040020
 8006778:	20040264 	.word	0x20040264

0800677c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	60b9      	str	r1, [r7, #8]
 8006784:	607a      	str	r2, [r7, #4]
 8006786:	603b      	str	r3, [r7, #0]
 8006788:	4603      	mov	r3, r0
 800678a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800678c:	7bfb      	ldrb	r3, [r7, #15]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <USER_SPI_write+0x1c>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d101      	bne.n	800679c <USER_SPI_write+0x20>
 8006798:	2304      	movs	r3, #4
 800679a:	e063      	b.n	8006864 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800679c:	4b33      	ldr	r3, [pc, #204]	@ (800686c <USER_SPI_write+0xf0>)
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	f003 0301 	and.w	r3, r3, #1
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <USER_SPI_write+0x32>
 80067aa:	2303      	movs	r3, #3
 80067ac:	e05a      	b.n	8006864 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80067ae:	4b2f      	ldr	r3, [pc, #188]	@ (800686c <USER_SPI_write+0xf0>)
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	f003 0304 	and.w	r3, r3, #4
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d001      	beq.n	80067c0 <USER_SPI_write+0x44>
 80067bc:	2302      	movs	r3, #2
 80067be:	e051      	b.n	8006864 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80067c0:	4b2b      	ldr	r3, [pc, #172]	@ (8006870 <USER_SPI_write+0xf4>)
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d102      	bne.n	80067d2 <USER_SPI_write+0x56>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	025b      	lsls	r3, r3, #9
 80067d0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d110      	bne.n	80067fa <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80067d8:	6879      	ldr	r1, [r7, #4]
 80067da:	2018      	movs	r0, #24
 80067dc:	f7ff fdf9 	bl	80063d2 <send_cmd>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d136      	bne.n	8006854 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80067e6:	21fe      	movs	r1, #254	@ 0xfe
 80067e8:	68b8      	ldr	r0, [r7, #8]
 80067ea:	f7ff fdc0 	bl	800636e <xmit_datablock>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d02f      	beq.n	8006854 <USER_SPI_write+0xd8>
			count = 0;
 80067f4:	2300      	movs	r3, #0
 80067f6:	603b      	str	r3, [r7, #0]
 80067f8:	e02c      	b.n	8006854 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80067fa:	4b1d      	ldr	r3, [pc, #116]	@ (8006870 <USER_SPI_write+0xf4>)
 80067fc:	781b      	ldrb	r3, [r3, #0]
 80067fe:	f003 0306 	and.w	r3, r3, #6
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <USER_SPI_write+0x92>
 8006806:	6839      	ldr	r1, [r7, #0]
 8006808:	2097      	movs	r0, #151	@ 0x97
 800680a:	f7ff fde2 	bl	80063d2 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800680e:	6879      	ldr	r1, [r7, #4]
 8006810:	2019      	movs	r0, #25
 8006812:	f7ff fdde 	bl	80063d2 <send_cmd>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d11b      	bne.n	8006854 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800681c:	21fc      	movs	r1, #252	@ 0xfc
 800681e:	68b8      	ldr	r0, [r7, #8]
 8006820:	f7ff fda5 	bl	800636e <xmit_datablock>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <USER_SPI_write+0xc4>
				buff += 512;
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8006830:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	3b01      	subs	r3, #1
 8006836:	603b      	str	r3, [r7, #0]
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d1ee      	bne.n	800681c <USER_SPI_write+0xa0>
 800683e:	e000      	b.n	8006842 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006840:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006842:	21fd      	movs	r1, #253	@ 0xfd
 8006844:	2000      	movs	r0, #0
 8006846:	f7ff fd92 	bl	800636e <xmit_datablock>
 800684a:	4603      	mov	r3, r0
 800684c:	2b00      	cmp	r3, #0
 800684e:	d101      	bne.n	8006854 <USER_SPI_write+0xd8>
 8006850:	2301      	movs	r3, #1
 8006852:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006854:	f7ff fd36 	bl	80062c4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	2b00      	cmp	r3, #0
 800685c:	bf14      	ite	ne
 800685e:	2301      	movne	r3, #1
 8006860:	2300      	moveq	r3, #0
 8006862:	b2db      	uxtb	r3, r3
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	20040020 	.word	0x20040020
 8006870:	20040264 	.word	0x20040264

08006874 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b08c      	sub	sp, #48	@ 0x30
 8006878:	af00      	add	r7, sp, #0
 800687a:	4603      	mov	r3, r0
 800687c:	603a      	str	r2, [r7, #0]
 800687e:	71fb      	strb	r3, [r7, #7]
 8006880:	460b      	mov	r3, r1
 8006882:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006884:	79fb      	ldrb	r3, [r7, #7]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d001      	beq.n	800688e <USER_SPI_ioctl+0x1a>
 800688a:	2304      	movs	r3, #4
 800688c:	e15a      	b.n	8006b44 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800688e:	4baf      	ldr	r3, [pc, #700]	@ (8006b4c <USER_SPI_ioctl+0x2d8>)
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	b2db      	uxtb	r3, r3
 8006894:	f003 0301 	and.w	r3, r3, #1
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <USER_SPI_ioctl+0x2c>
 800689c:	2303      	movs	r3, #3
 800689e:	e151      	b.n	8006b44 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80068a6:	79bb      	ldrb	r3, [r7, #6]
 80068a8:	2b04      	cmp	r3, #4
 80068aa:	f200 8136 	bhi.w	8006b1a <USER_SPI_ioctl+0x2a6>
 80068ae:	a201      	add	r2, pc, #4	@ (adr r2, 80068b4 <USER_SPI_ioctl+0x40>)
 80068b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b4:	080068c9 	.word	0x080068c9
 80068b8:	080068dd 	.word	0x080068dd
 80068bc:	08006b1b 	.word	0x08006b1b
 80068c0:	08006989 	.word	0x08006989
 80068c4:	08006a7f 	.word	0x08006a7f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80068c8:	f7ff fd0c 	bl	80062e4 <spiselect>
 80068cc:	4603      	mov	r3, r0
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	f000 8127 	beq.w	8006b22 <USER_SPI_ioctl+0x2ae>
 80068d4:	2300      	movs	r3, #0
 80068d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80068da:	e122      	b.n	8006b22 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80068dc:	2100      	movs	r1, #0
 80068de:	2009      	movs	r0, #9
 80068e0:	f7ff fd77 	bl	80063d2 <send_cmd>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f040 811d 	bne.w	8006b26 <USER_SPI_ioctl+0x2b2>
 80068ec:	f107 030c 	add.w	r3, r7, #12
 80068f0:	2110      	movs	r1, #16
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7ff fd12 	bl	800631c <rcvr_datablock>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f000 8113 	beq.w	8006b26 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006900:	7b3b      	ldrb	r3, [r7, #12]
 8006902:	099b      	lsrs	r3, r3, #6
 8006904:	b2db      	uxtb	r3, r3
 8006906:	2b01      	cmp	r3, #1
 8006908:	d111      	bne.n	800692e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800690a:	7d7b      	ldrb	r3, [r7, #21]
 800690c:	461a      	mov	r2, r3
 800690e:	7d3b      	ldrb	r3, [r7, #20]
 8006910:	021b      	lsls	r3, r3, #8
 8006912:	4413      	add	r3, r2
 8006914:	461a      	mov	r2, r3
 8006916:	7cfb      	ldrb	r3, [r7, #19]
 8006918:	041b      	lsls	r3, r3, #16
 800691a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800691e:	4413      	add	r3, r2
 8006920:	3301      	adds	r3, #1
 8006922:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006924:	69fb      	ldr	r3, [r7, #28]
 8006926:	029a      	lsls	r2, r3, #10
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	601a      	str	r2, [r3, #0]
 800692c:	e028      	b.n	8006980 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800692e:	7c7b      	ldrb	r3, [r7, #17]
 8006930:	f003 030f 	and.w	r3, r3, #15
 8006934:	b2da      	uxtb	r2, r3
 8006936:	7dbb      	ldrb	r3, [r7, #22]
 8006938:	09db      	lsrs	r3, r3, #7
 800693a:	b2db      	uxtb	r3, r3
 800693c:	4413      	add	r3, r2
 800693e:	b2da      	uxtb	r2, r3
 8006940:	7d7b      	ldrb	r3, [r7, #21]
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	b2db      	uxtb	r3, r3
 8006946:	f003 0306 	and.w	r3, r3, #6
 800694a:	b2db      	uxtb	r3, r3
 800694c:	4413      	add	r3, r2
 800694e:	b2db      	uxtb	r3, r3
 8006950:	3302      	adds	r3, #2
 8006952:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006956:	7d3b      	ldrb	r3, [r7, #20]
 8006958:	099b      	lsrs	r3, r3, #6
 800695a:	b2db      	uxtb	r3, r3
 800695c:	461a      	mov	r2, r3
 800695e:	7cfb      	ldrb	r3, [r7, #19]
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	441a      	add	r2, r3
 8006964:	7cbb      	ldrb	r3, [r7, #18]
 8006966:	029b      	lsls	r3, r3, #10
 8006968:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800696c:	4413      	add	r3, r2
 800696e:	3301      	adds	r3, #1
 8006970:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006972:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006976:	3b09      	subs	r3, #9
 8006978:	69fa      	ldr	r2, [r7, #28]
 800697a:	409a      	lsls	r2, r3
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006980:	2300      	movs	r3, #0
 8006982:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006986:	e0ce      	b.n	8006b26 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006988:	4b71      	ldr	r3, [pc, #452]	@ (8006b50 <USER_SPI_ioctl+0x2dc>)
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	f003 0304 	and.w	r3, r3, #4
 8006990:	2b00      	cmp	r3, #0
 8006992:	d031      	beq.n	80069f8 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006994:	2100      	movs	r1, #0
 8006996:	208d      	movs	r0, #141	@ 0x8d
 8006998:	f7ff fd1b 	bl	80063d2 <send_cmd>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f040 80c3 	bne.w	8006b2a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80069a4:	20ff      	movs	r0, #255	@ 0xff
 80069a6:	f7ff fc23 	bl	80061f0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80069aa:	f107 030c 	add.w	r3, r7, #12
 80069ae:	2110      	movs	r1, #16
 80069b0:	4618      	mov	r0, r3
 80069b2:	f7ff fcb3 	bl	800631c <rcvr_datablock>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	f000 80b6 	beq.w	8006b2a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80069be:	2330      	movs	r3, #48	@ 0x30
 80069c0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80069c4:	e007      	b.n	80069d6 <USER_SPI_ioctl+0x162>
 80069c6:	20ff      	movs	r0, #255	@ 0xff
 80069c8:	f7ff fc12 	bl	80061f0 <xchg_spi>
 80069cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80069d0:	3b01      	subs	r3, #1
 80069d2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80069d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d1f3      	bne.n	80069c6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80069de:	7dbb      	ldrb	r3, [r7, #22]
 80069e0:	091b      	lsrs	r3, r3, #4
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	461a      	mov	r2, r3
 80069e6:	2310      	movs	r3, #16
 80069e8:	fa03 f202 	lsl.w	r2, r3, r2
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80069f6:	e098      	b.n	8006b2a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80069f8:	2100      	movs	r1, #0
 80069fa:	2009      	movs	r0, #9
 80069fc:	f7ff fce9 	bl	80063d2 <send_cmd>
 8006a00:	4603      	mov	r3, r0
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f040 8091 	bne.w	8006b2a <USER_SPI_ioctl+0x2b6>
 8006a08:	f107 030c 	add.w	r3, r7, #12
 8006a0c:	2110      	movs	r1, #16
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7ff fc84 	bl	800631c <rcvr_datablock>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 8087 	beq.w	8006b2a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006a1c:	4b4c      	ldr	r3, [pc, #304]	@ (8006b50 <USER_SPI_ioctl+0x2dc>)
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d012      	beq.n	8006a4e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006a28:	7dbb      	ldrb	r3, [r7, #22]
 8006a2a:	005b      	lsls	r3, r3, #1
 8006a2c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8006a30:	7dfa      	ldrb	r2, [r7, #23]
 8006a32:	09d2      	lsrs	r2, r2, #7
 8006a34:	b2d2      	uxtb	r2, r2
 8006a36:	4413      	add	r3, r2
 8006a38:	1c5a      	adds	r2, r3, #1
 8006a3a:	7e7b      	ldrb	r3, [r7, #25]
 8006a3c:	099b      	lsrs	r3, r3, #6
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	3b01      	subs	r3, #1
 8006a42:	fa02 f303 	lsl.w	r3, r2, r3
 8006a46:	461a      	mov	r2, r3
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	e013      	b.n	8006a76 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006a4e:	7dbb      	ldrb	r3, [r7, #22]
 8006a50:	109b      	asrs	r3, r3, #2
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	f003 031f 	and.w	r3, r3, #31
 8006a58:	3301      	adds	r3, #1
 8006a5a:	7dfa      	ldrb	r2, [r7, #23]
 8006a5c:	00d2      	lsls	r2, r2, #3
 8006a5e:	f002 0218 	and.w	r2, r2, #24
 8006a62:	7df9      	ldrb	r1, [r7, #23]
 8006a64:	0949      	lsrs	r1, r1, #5
 8006a66:	b2c9      	uxtb	r1, r1
 8006a68:	440a      	add	r2, r1
 8006a6a:	3201      	adds	r2, #1
 8006a6c:	fb02 f303 	mul.w	r3, r2, r3
 8006a70:	461a      	mov	r2, r3
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006a76:	2300      	movs	r3, #0
 8006a78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8006a7c:	e055      	b.n	8006b2a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006a7e:	4b34      	ldr	r3, [pc, #208]	@ (8006b50 <USER_SPI_ioctl+0x2dc>)
 8006a80:	781b      	ldrb	r3, [r3, #0]
 8006a82:	f003 0306 	and.w	r3, r3, #6
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d051      	beq.n	8006b2e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006a8a:	f107 020c 	add.w	r2, r7, #12
 8006a8e:	79fb      	ldrb	r3, [r7, #7]
 8006a90:	210b      	movs	r1, #11
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7ff feee 	bl	8006874 <USER_SPI_ioctl>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d149      	bne.n	8006b32 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006a9e:	7b3b      	ldrb	r3, [r7, #12]
 8006aa0:	099b      	lsrs	r3, r3, #6
 8006aa2:	b2db      	uxtb	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d104      	bne.n	8006ab2 <USER_SPI_ioctl+0x23e>
 8006aa8:	7dbb      	ldrb	r3, [r7, #22]
 8006aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d041      	beq.n	8006b36 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	623b      	str	r3, [r7, #32]
 8006ab6:	6a3b      	ldr	r3, [r7, #32]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006abc:	6a3b      	ldr	r3, [r7, #32]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 8006ac2:	4b23      	ldr	r3, [pc, #140]	@ (8006b50 <USER_SPI_ioctl+0x2dc>)
 8006ac4:	781b      	ldrb	r3, [r3, #0]
 8006ac6:	f003 0308 	and.w	r3, r3, #8
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d105      	bne.n	8006ada <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ad0:	025b      	lsls	r3, r3, #9
 8006ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad6:	025b      	lsls	r3, r3, #9
 8006ad8:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006ada:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006adc:	2020      	movs	r0, #32
 8006ade:	f7ff fc78 	bl	80063d2 <send_cmd>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d128      	bne.n	8006b3a <USER_SPI_ioctl+0x2c6>
 8006ae8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006aea:	2021      	movs	r0, #33	@ 0x21
 8006aec:	f7ff fc71 	bl	80063d2 <send_cmd>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d121      	bne.n	8006b3a <USER_SPI_ioctl+0x2c6>
 8006af6:	2100      	movs	r1, #0
 8006af8:	2026      	movs	r0, #38	@ 0x26
 8006afa:	f7ff fc6a 	bl	80063d2 <send_cmd>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d11a      	bne.n	8006b3a <USER_SPI_ioctl+0x2c6>
 8006b04:	f247 5030 	movw	r0, #30000	@ 0x7530
 8006b08:	f7ff fbb8 	bl	800627c <wait_ready>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d013      	beq.n	8006b3a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006b12:	2300      	movs	r3, #0
 8006b14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8006b18:	e00f      	b.n	8006b3a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006b1a:	2304      	movs	r3, #4
 8006b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006b20:	e00c      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		break;
 8006b22:	bf00      	nop
 8006b24:	e00a      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		break;
 8006b26:	bf00      	nop
 8006b28:	e008      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		break;
 8006b2a:	bf00      	nop
 8006b2c:	e006      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006b2e:	bf00      	nop
 8006b30:	e004      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006b32:	bf00      	nop
 8006b34:	e002      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006b36:	bf00      	nop
 8006b38:	e000      	b.n	8006b3c <USER_SPI_ioctl+0x2c8>
		break;
 8006b3a:	bf00      	nop
	}

	despiselect();
 8006b3c:	f7ff fbc2 	bl	80062c4 <despiselect>

	return res;
 8006b40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3730      	adds	r7, #48	@ 0x30
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	20040020 	.word	0x20040020
 8006b50:	20040264 	.word	0x20040264

08006b54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b087      	sub	sp, #28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	60f8      	str	r0, [r7, #12]
 8006b5c:	60b9      	str	r1, [r7, #8]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8006b62:	2301      	movs	r3, #1
 8006b64:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006b66:	2300      	movs	r3, #0
 8006b68:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b6c:	7a5b      	ldrb	r3, [r3, #9]
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d131      	bne.n	8006bd8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006b74:	4b1c      	ldr	r3, [pc, #112]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b76:	7a5b      	ldrb	r3, [r3, #9]
 8006b78:	b2db      	uxtb	r3, r3
 8006b7a:	461a      	mov	r2, r3
 8006b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b7e:	2100      	movs	r1, #0
 8006b80:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8006b82:	4b19      	ldr	r3, [pc, #100]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b84:	7a5b      	ldrb	r3, [r3, #9]
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	4a17      	ldr	r2, [pc, #92]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	4413      	add	r3, r2
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8006b92:	4b15      	ldr	r3, [pc, #84]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b94:	7a5b      	ldrb	r3, [r3, #9]
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	461a      	mov	r2, r3
 8006b9a:	4b13      	ldr	r3, [pc, #76]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006b9c:	4413      	add	r3, r2
 8006b9e:	79fa      	ldrb	r2, [r7, #7]
 8006ba0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8006ba2:	4b11      	ldr	r3, [pc, #68]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006ba4:	7a5b      	ldrb	r3, [r3, #9]
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	b2d1      	uxtb	r1, r2
 8006bac:	4a0e      	ldr	r2, [pc, #56]	@ (8006be8 <FATFS_LinkDriverEx+0x94>)
 8006bae:	7251      	strb	r1, [r2, #9]
 8006bb0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8006bb2:	7dbb      	ldrb	r3, [r7, #22]
 8006bb4:	3330      	adds	r3, #48	@ 0x30
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	3301      	adds	r3, #1
 8006bc0:	223a      	movs	r2, #58	@ 0x3a
 8006bc2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	3302      	adds	r3, #2
 8006bc8:	222f      	movs	r2, #47	@ 0x2f
 8006bca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006bcc:	68bb      	ldr	r3, [r7, #8]
 8006bce:	3303      	adds	r3, #3
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8006bd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	371c      	adds	r7, #28
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr
 8006be6:	bf00      	nop
 8006be8:	20040270 	.word	0x20040270

08006bec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	6839      	ldr	r1, [r7, #0]
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff ffaa 	bl	8006b54 <FATFS_LinkDriverEx>
 8006c00:	4603      	mov	r3, r0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <memset>:
 8006c0a:	4402      	add	r2, r0
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d100      	bne.n	8006c14 <memset+0xa>
 8006c12:	4770      	bx	lr
 8006c14:	f803 1b01 	strb.w	r1, [r3], #1
 8006c18:	e7f9      	b.n	8006c0e <memset+0x4>
	...

08006c1c <__libc_init_array>:
 8006c1c:	b570      	push	{r4, r5, r6, lr}
 8006c1e:	4d0d      	ldr	r5, [pc, #52]	@ (8006c54 <__libc_init_array+0x38>)
 8006c20:	4c0d      	ldr	r4, [pc, #52]	@ (8006c58 <__libc_init_array+0x3c>)
 8006c22:	1b64      	subs	r4, r4, r5
 8006c24:	10a4      	asrs	r4, r4, #2
 8006c26:	2600      	movs	r6, #0
 8006c28:	42a6      	cmp	r6, r4
 8006c2a:	d109      	bne.n	8006c40 <__libc_init_array+0x24>
 8006c2c:	4d0b      	ldr	r5, [pc, #44]	@ (8006c5c <__libc_init_array+0x40>)
 8006c2e:	4c0c      	ldr	r4, [pc, #48]	@ (8006c60 <__libc_init_array+0x44>)
 8006c30:	f000 f818 	bl	8006c64 <_init>
 8006c34:	1b64      	subs	r4, r4, r5
 8006c36:	10a4      	asrs	r4, r4, #2
 8006c38:	2600      	movs	r6, #0
 8006c3a:	42a6      	cmp	r6, r4
 8006c3c:	d105      	bne.n	8006c4a <__libc_init_array+0x2e>
 8006c3e:	bd70      	pop	{r4, r5, r6, pc}
 8006c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c44:	4798      	blx	r3
 8006c46:	3601      	adds	r6, #1
 8006c48:	e7ee      	b.n	8006c28 <__libc_init_array+0xc>
 8006c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c4e:	4798      	blx	r3
 8006c50:	3601      	adds	r6, #1
 8006c52:	e7f2      	b.n	8006c3a <__libc_init_array+0x1e>
 8006c54:	08006d38 	.word	0x08006d38
 8006c58:	08006d38 	.word	0x08006d38
 8006c5c:	08006d38 	.word	0x08006d38
 8006c60:	08006d3c 	.word	0x08006d3c

08006c64 <_init>:
 8006c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c66:	bf00      	nop
 8006c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6a:	bc08      	pop	{r3}
 8006c6c:	469e      	mov	lr, r3
 8006c6e:	4770      	bx	lr

08006c70 <_fini>:
 8006c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c72:	bf00      	nop
 8006c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c76:	bc08      	pop	{r3}
 8006c78:	469e      	mov	lr, r3
 8006c7a:	4770      	bx	lr
