<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::PPCISD Namespace Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../namespaces.html"><span>Namespace&#160;List</span></a></li>
      <li><a href="../../namespacemembers.html"><span>Namespace&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d6/d7c/namespacellvm_1_1PPCISD.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCISD Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a69ad64696d1df3be05f01dfb67f5bc66"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">NodeType</a> { <br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = ISD::BUILTIN_OP_END, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">LOAD</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">LOAD_TOC</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">LARX</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">STCX</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = ISD::FIRST_TARGET_MEMORY_OPCODE, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">ADDIS_TOC_HA</a>, 
<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">LD_TOC_L</a>, 
<br/>
&#160;&#160;<a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">ADDI_TOC_L</a>
<br/>
 }</td></tr>
<tr class="separator:a69ad64696d1df3be05f01dfb67f5bc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66">llvm::PPCISD::NodeType</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"></a>FIRST_NUMBER</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"></a>FSEL</em>&#160;</td><td class="fielddoc">
<p>FSEL - Traditional three-operand fsel node. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"></a>FCFID</em>&#160;</td><td class="fielddoc">
<p>FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP representation of the integer that was temporarily in the f64 operand. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"></a>FCFIDU</em>&#160;</td><td class="fielddoc">
<p>Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-precision outputs. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"></a>FCFIDS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"></a>FCFIDUS</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"></a>FCTIDZ</em>&#160;</td><td class="fielddoc">
<p>FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value containing the integer representation of that FP value. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"></a>FCTIWZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"></a>FCTIDUZ</em>&#160;</td><td class="fielddoc">
<p>Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"></a>FCTIWUZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"></a>FRE</em>&#160;</td><td class="fielddoc">
<p>Reciprocal estimate instructions (unary FP ops). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"></a>FRSQRTE</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"></a>VMADDFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"></a>VNMSUBFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"></a>VPERM</em>&#160;</td><td class="fielddoc">
<p>VPERM - The <a class="el" href="../../d4/d19/namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> VPERM <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a>. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"></a>Hi</em>&#160;</td><td class="fielddoc">
<p>Hi/Lo - These represent the high and low 16-bit parts of a global address respectively. These nodes have two operands, the first of which must be a TargetGlobalAddress, and the second of which must be a <a class="el" href="../../d1/d57/classllvm_1_1Constant.html" title="LLVM Constant Representation. ">Constant</a>. Selected naively, these turn into 'lis G+C' and 'li G+C', though these are usually folded into other nodes. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"></a>Lo</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"></a>TOC_ENTRY</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17"></a>LOAD</em>&#160;</td><td class="fielddoc">
<p>Like a regular LOAD but additionally taking/producing a flag. </p>
<p>The following two target-specific nodes are used for calls through function pointers in the 64-bit SVR4 ABI. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289"></a>LOAD_TOC</em>&#160;</td><td class="fielddoc">
<p>Like LOAD (taking/producing a flag), but using r2 as hard-coded destination. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"></a>DYNALLOC</em>&#160;</td><td class="fielddoc">
<p>OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX) This instruction is lowered in <a class="el" href="../../d2/d83/classllvm_1_1PPCRegisterInfo.html#a21efa0088795cac569e91009c3450642">PPCRegisterInfo::eliminateFrameIndex</a> to compute an allocation on the stack. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"></a>GlobalBaseReg</em>&#160;</td><td class="fielddoc">
<p>GlobalBaseReg - On Darwin, this node represents the result of the mflr at function entry, used for PIC code. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"></a>SRL</em>&#160;</td><td class="fielddoc">
<p>These nodes represent the 32-bit <a class="el" href="../../d4/d19/namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> shifts that operate on 6-bit shift amounts. These nodes are generated by the multi-precision shift code. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"></a>SRA</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"></a>SHL</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"></a>CALL</em>&#160;</td><td class="fielddoc">
<p>CALL - <a class="el" href="../../d4/dc4/structA.html">A</a> direct function call. CALL_NOP is a call with the special NOP which follows 64-bit SVR4 calls. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"></a>CALL_NOP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"></a>MTCTR</em>&#160;</td><td class="fielddoc">
<p>CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"></a>BCTRL</em>&#160;</td><td class="fielddoc">
<p>CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"></a>RET_FLAG</em>&#160;</td><td class="fielddoc">
<p>Return with a flag operand, matched by 'blr'. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"></a>MFOCRF</em>&#160;</td><td class="fielddoc">
<p>R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. This copies the bits corresponding to the specified CRREG into the resultant GPR. Bits corresponding to other CR regs are undefined. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5"></a>ANDIo_1_EQ_BIT</em>&#160;</td><td class="fielddoc">
<p>i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after executing andi. x, 1. This is used to implement truncation of i32 or i64 to i1. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247"></a>ANDIo_1_GT_BIT</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"></a>EH_SJLJ_SETJMP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"></a>EH_SJLJ_LONGJMP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"></a>VCMP</em>&#160;</td><td class="fielddoc">
<p>RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions. For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"></a>VCMPo</em>&#160;</td><td class="fielddoc">
<p>RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the altivec VCMP*o instructions. For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"></a>COND_BRANCH</em>&#160;</td><td class="fielddoc">
<p>CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo instruction. CRRC is the condition register to branch on, OPC is the branch opcode to use (e.g. PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is an optional input flag argument. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"></a>BDNZ</em>&#160;</td><td class="fielddoc">
<p>CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"></a>BDZ</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"></a>FADDRTZ</em>&#160;</td><td class="fielddoc">
<p>F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero. Used only as part of the long double-to-int conversion sequence. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"></a>MFFS</em>&#160;</td><td class="fielddoc">
<p>F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6"></a>LARX</em>&#160;</td><td class="fielddoc">
<p>LARX = This corresponds to <a class="el" href="../../d4/d19/namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> l{w|d}arx instrcution: load and reserve indexed. This is used to implement atomic operations. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59"></a>STCX</em>&#160;</td><td class="fielddoc">
<p>STCX = This corresponds to <a class="el" href="../../d4/d19/namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> stcx. instrcution: store conditional indexed. This is used to implement atomic operations. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"></a>TC_RETURN</em>&#160;</td><td class="fielddoc">
<p>TC_RETURN - <a class="el" href="../../d4/dc4/structA.html">A</a> tail call return. operand #0 chain operand #1 callee (register or absolute) operand #2 stack adjustment operand #3 optional in flag </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"></a>CR6SET</em>&#160;</td><td class="fielddoc">
<p>ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"></a>CR6UNSET</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add"></a>PPC32_GOT</em>&#160;</td><td class="fielddoc">
<p>GPRC = address of <em>GLOBAL_OFFSET_TABLE</em>. Used by initial-exec TLS on PPC32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"></a>ADDIS_GOT_TPREL_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_GOT_TPREL_HA X2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruction that adds the GOT base to sym@got@tprel@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"></a>LD_GOT_TPREL_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction with base register G8RReg and offset sym@got@tprel@l. This completes the addition that finds the offset of "sym" relative to the thread pointer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"></a>ADD_TLS</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that adds the contents of G8RReg to the thread pointer. Symbol contains a relocation sym@tls which is to be replaced by the thread pointer and identifies to the linker that the instruction is part of a TLS sequence. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"></a>ADDIS_TLSGD_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TLSGD_HA X2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsgd@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"></a>ADDI_TLSGD_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsgd@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422"></a>GET_TLS_ADDR</em>&#160;</td><td class="fielddoc">
<p>G8RC = GET_TLS_ADDR X3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsgd). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"></a>ADDIS_TLSLD_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TLSLD_HA X2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsld@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"></a>ADDI_TLSLD_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsld@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379"></a>GET_TLSLD_ADDR</em>&#160;</td><td class="fielddoc">
<p>G8RC = GET_TLSLD_ADDR X3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsld). </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"></a>ADDIS_DTPREL_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_DTPREL_HA X3, Symbol, Chain - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds X3 to sym@dtprel@ha. The Chain operand is needed to tie this in place following a copy to X3 from the result of a GET_TLSLD_ADDR. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"></a>ADDI_DTPREL_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@dtprel@l. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"></a>VADD_SPLAT</em>&#160;</td><td class="fielddoc">
<p>VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimize a BUILD_VECTOR into operations on splats. This is necessary to avoid losing these optimizations due to constant folding. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"></a>SC</em>&#160;</td><td class="fielddoc">
<p>CHAIN = SC CHAIN, Imm128 - System call. The 7-bit unsigned operand identifies the operating system entry point. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"></a>STBRX</em>&#160;</td><td class="fielddoc">
<p>CHAIN = STBRX CHAIN, GPRC, Ptr, <a class="el" href="../../db/d53/classllvm_1_1Type.html">Type</a> - This is a byte-swapping store instruction. It byte-swaps the low "Type" bits of the GPRC input, then stores it through Ptr. <a class="el" href="../../db/d53/classllvm_1_1Type.html">Type</a> can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"></a>LBRX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LBRX CHAIN, Ptr, <a class="el" href="../../db/d53/classllvm_1_1Type.html">Type</a> - This is a byte-swapping load instruction. It loads "Type" bits, byte swaps it, then puts it in the bottom bits of the GPRC. TYPE can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"></a>STFIWX</em>&#160;</td><td class="fielddoc">
<p>STFIWX - The STFIWX instruction. The first operand is an input token chain, then an f64 value to store, then an address to store it to. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"></a>LFIWAX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"></a>LFIWZX</em>&#160;</td><td class="fielddoc">
<p>GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8"></a>ADDIS_TOC_HA</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDIS_TOC_HA X2, Symbol - For medium and large code model, produces an ADDIS8 instruction that adds the TOC base register to sym@toc@ha. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0"></a>LD_TOC_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = LD_TOC_L Symbol, G8RReg - For medium and large code model, produces a LD instruction with base register G8RReg and offset sym@toc@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4"></a>ADDI_TOC_L</em>&#160;</td><td class="fielddoc">
<p>G8RC = ADDI_TOC_L G8RReg, Symbol - For medium code model, produces an ADDI8 instruction that adds G8RReg to sym@toc@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../da/d07/PPCISelLowering_8h_source.html#l00027">27</a> of file <a class="el" href="../../da/d07/PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                  {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;      <span class="comment">// Start the numbering where the builtin ops and target ops leave off.</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">      /// FSEL - Traditional three-operand fsel node.</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>,</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">      /// FCFID - The FCFID instruction, taking an f64 operand and producing</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">      /// and f64 value containing the FP representation of the integer that</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">      /// was temporarily in the f64 operand.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>,</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">      /// Newer FCFID[US] integer-to-floating-point conversion instructions for</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">      /// unsigned integers and single-precision outputs.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>,</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">      /// FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">      /// operand, producing an f64 value containing the integer representation</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">      /// of that FP value.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">      /// Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">      /// unsigned integers.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">      /// Reciprocal estimate instructions (unary FP ops).</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      <span class="comment">// VMADDFP, VNMSUBFP - The VMADDFP and VNMSUBFP instructions, taking</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;      <span class="comment">// three v4f32 operands and producing a v4f32 result.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">VMADDFP</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">VNMSUBFP</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">      /// VPERM - The PPC VPERM Instruction.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">VPERM</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">      /// Hi/Lo - These represent the high and low 16-bit parts of a global</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">      /// address respectively.  These nodes have two operands, the first of</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">      /// which must be a TargetGlobalAddress, and the second of which must be a</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">      /// Constant.  Selected naively, these turn into &#39;lis G+C&#39; and &#39;li G+C&#39;,</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">      /// though these are usually folded into other nodes.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">Hi</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">Lo</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">      /// The following two target-specific nodes are used for calls through</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">      /// function pointers in the 64-bit SVR4 ABI.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"></span><span class="comment"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">      /// Like a regular LOAD but additionally taking/producing a flag.</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">LOAD</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">      /// Like LOAD (taking/producing a flag), but using r2 as hard-coded</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">      /// destination.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">LOAD_TOC</a>,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">      /// OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">      /// This instruction is lowered in PPCRegisterInfo::eliminateFrameIndex to</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">      /// compute an allocation on the stack.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>,</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">      /// GlobalBaseReg - On Darwin, this node represents the result of the mflr</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">      /// at function entry, used for PIC code.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">      /// These nodes represent the 32-bit PPC shifts that operate on 6-bit</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">      /// shift amounts.  These nodes are generated by the multi-precision shift</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">      /// code.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">SRL</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">      /// CALL - A direct function call.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">      /// CALL_NOP is a call with the special NOP which follows 64-bit</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">      /// SVR4 calls.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">      /// CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">      /// MTCTR instruction.</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">      /// CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">      /// BCTRL instruction.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">      /// Return with a flag operand, matched by &#39;blr&#39;</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">      /// R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">      /// This copies the bits corresponding to the specified CRREG into the</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">      /// resultant GPR.  Bits corresponding to other CR regs are undefined.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">MFOCRF</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;      <span class="comment">// FIXME: Remove these once the ANDI glue bug is fixed:</span><span class="comment"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">      /// i1 = ANDIo_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">      /// eq or gt bit of CR0 after executing andi. x, 1. This is used to</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">      /// implement truncation of i32 or i64 to i1.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">ANDIo_1_EQ_BIT</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">ANDIo_1_GT_BIT</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">      /// RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP*</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">      /// instructions.  For lack of better number, we use the opcode number</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">      /// encoding for the OPC field to identify the compare.  For example, 838</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">      /// is VCMPGTSH.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">VCMP</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">      /// RESVEC, OUTFLAG = VCMPo(LHS, RHS, OPC) - Represents one of the</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">      /// altivec VCMP*o instructions.  For lack of better number, we use the</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">      /// opcode number encoding for the OPC field to identify the compare.  For</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">      /// example, 838 is VCMPGTSH.</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">VCMPo</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">      /// CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">      /// corresponds to the COND_BRANCH pseudo instruction.  CRRC is the</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">      /// condition register to branch on, OPC is the branch opcode to use (e.g.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">      /// PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">      /// an optional input flag argument.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">      /// CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">      /// loops.</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">BDZ</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">      /// F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">      /// towards zero.  Used only as part of the long double-to-int</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">      /// conversion sequence.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">      /// F8RC = MFFS - This moves the FPSCR (not modeled) into the register.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">MFFS</a>,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">      /// LARX = This corresponds to PPC l{w|d}arx instrcution: load and</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">      /// reserve indexed. This is used to implement atomic operations.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">LARX</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">      /// STCX = This corresponds to PPC stcx. instrcution: store conditional</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">      /// indexed. This is used to implement atomic operations.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">STCX</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">      /// TC_RETURN - A tail call return.</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">      ///   operand #0 chain</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">      ///   operand #1 callee (register or absolute)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">      ///   operand #2 stack adjustment</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">      ///   operand #3 optional in flag</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">      /// ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">      /// GPRC = address of _GLOBAL_OFFSET_TABLE_. Used by initial-exec TLS</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">      /// on PPC32.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">      /// G8RC = ADDIS_GOT_TPREL_HA %X2, Symbol - Used by the initial-exec</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">      /// TLS model, produces an ADDIS8 instruction that adds the GOT</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">      /// base to sym\@got\@tprel\@ha.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">      /// G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">      /// TLS model, produces a LD instruction with base register G8RReg</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">      /// and offset sym\@got\@tprel\@l.  This completes the addition that</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">      /// finds the offset of &quot;sym&quot; relative to the thread pointer.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">      /// G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">      /// model, produces an ADD instruction that adds the contents of</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">      /// G8RReg to the thread pointer.  Symbol contains a relocation</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">      /// sym\@tls which is to be replaced by the thread pointer and</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">      /// identifies to the linker that the instruction is part of a</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">      /// TLS sequence.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSGD_HA %X2, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">      /// register to sym\@got\@tlsgd\@ha.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>,</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">      /// sym\@got\@tlsgd\@l.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">      /// G8RC = GET_TLS_ADDR %X3, Symbol - For the general-dynamic TLS</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsgd).</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">      /// G8RC = ADDIS_TLSLD_HA %X2, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">      /// model, produces an ADDIS8 instruction that adds the GOT base</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">      /// register to sym\@got\@tlsld\@ha.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">      /// G8RC = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">      /// sym\@got\@tlsld\@l.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">      /// G8RC = GET_TLSLD_ADDR %X3, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">      /// model, produces a call to __tls_get_addr(sym\@tlsld).</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">      /// G8RC = ADDIS_DTPREL_HA %X3, Symbol, Chain - For the</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">      /// local-dynamic TLS model, produces an ADDIS8 instruction</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">      /// that adds X3 to sym\@dtprel\@ha. The Chain operand is needed</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">      /// to tie this in place following a copy to %X3 from the result</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">      /// of a GET_TLSLD_ADDR.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">      /// G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">      /// model, produces an ADDI8 instruction that adds G8RReg to</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">      /// sym\@got\@dtprel\@l.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">      /// VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">      /// during instruction selection to optimize a BUILD_VECTOR into</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">      /// operations on splats.  This is necessary to avoid losing these</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">      /// optimizations due to constant folding.</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">      /// CHAIN = SC CHAIN, Imm128 - System call.  The 7-bit unsigned</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">      /// operand identifies the operating system entry point.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a>,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">      /// CHAIN = STBRX CHAIN, GPRC, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">      /// byte-swapping store instruction.  It byte-swaps the low &quot;Type&quot; bits of</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">      /// the GPRC input, then stores it through Ptr.  Type can be either i16 or</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">      /// i32.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = <a class="code" href="../../de/dc4/namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">      /// GPRC, CHAIN = LBRX CHAIN, Ptr, Type - This is a</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">      /// byte-swapping load instruction.  It loads &quot;Type&quot; bits, byte swaps it,</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">      /// then puts it in the bottom bits of the GPRC.  TYPE can be either i16</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">      /// or i32.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">LBRX</a>,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">      /// STFIWX - The STFIWX instruction.  The first operand is an input token</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">      /// chain, then an f64 value to store, then an address to store it to.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">      /// load which sign-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">      /// GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">      /// load which zero-extends from a 32-bit integer value into the</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">      /// destination 64-bit register.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">      /// G8RC = ADDIS_TOC_HA %X2, Symbol - For medium and large code model,</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">      /// produces an ADDIS8 instruction that adds the TOC base register to</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">      /// sym\@toc\@ha.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">ADDIS_TOC_HA</a>,</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">      /// G8RC = LD_TOC_L Symbol, G8RReg - For medium and large code model,</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">      /// produces a LD instruction with base register G8RReg and offset</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">      /// sym\@toc\@l. Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">LD_TOC_L</a>,</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">      /// G8RC = ADDI_TOC_L G8RReg, Symbol - For medium code model, produces</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">      /// an ADDI8 instruction that adds G8RReg to sym\@toc\@l.</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">      /// Preceded by an ADDIS_TOC_HA to form a full 32-bit offset.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>      <a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">ADDI_TOC_L</a></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    };</div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abc3b4bb39053cdc6356a2b4cdd9fca36">llvm::PPCISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00029">PPCISelLowering.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad2b0da006c4560646ac3eb561a8b73b2">llvm::PPCISD::FADDRTZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00156">PPCISelLowering.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aed93fe593cbca270b48f14bc00c5d73a">llvm::PPCISD::FSEL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00033">PPCISelLowering.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00683">ISDOpcodes.h:683</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7fa84f3807a868c9e48e0928e3ac7f81">llvm::PPCISD::CR6SET</a></div><div class="ttdoc">ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00177">PPCISelLowering.h:177</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a88c7793fdfe5003a35e5cac9a3527eb9">llvm::PPCISD::FCTIWUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00051">PPCISelLowering.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a21a28a4fd508bbb42150bd0a22bfa6a6">llvm::PPCISD::LARX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00163">PPCISelLowering.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aca057f3b5880594ff9a4ef1750a61924">llvm::PPCISD::RET_FLAG</a></div><div class="ttdoc">Return with a flag operand, matched by &#39;blr&#39;. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00111">PPCISelLowering.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5fdb4eb697cc8fb8a8aa8fa53effac34">llvm::PPCISD::ADDIS_DTPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00236">PPCISelLowering.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac3043814fcbe457dc6a768c714864692">llvm::PPCISD::ADDI_TLSGD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00211">PPCISelLowering.h:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66afaa3b6d013f5589d52186fb31c1507de">llvm::PPCISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00069">PPCISelLowering.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a8032251e5c6dfb52579250ef6373d599">llvm::PPCISD::LBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00263">PPCISelLowering.h:263</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a819ce93b1bf9e907128d4a48ce356a21">llvm::PPCISD::EH_SJLJ_SETJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00125">PPCISelLowering.h:125</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abcb9c462158b362a5edc6a1d754c9edb">llvm::PPCISD::Lo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00069">PPCISelLowering.h:69</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a968bba2363b57ced282bda51b19c8162">llvm::PPCISD::ADDIS_TLSGD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00206">PPCISelLowering.h:206</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aab6a046c536c71121190fefd548d6b25">llvm::PPCISD::MFFS</a></div><div class="ttdoc">F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00159">PPCISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a887a8b2b7f050e0aec4004e6bc7daaf8">llvm::PPCISD::ADDIS_TOC_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00282">PPCISelLowering.h:282</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abdad0d05f0b11932ef877b95832e31ea">llvm::PPCISD::ADDIS_TLSLD_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00220">PPCISelLowering.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0861273f8b50e76256e91802d767a8e0">llvm::PPCISD::LD_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00287">PPCISelLowering.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a453b3ee2482b8a61bbcf5ce1cd6e395e">llvm::PPCISD::BCTRL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00108">PPCISelLowering.h:108</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abd37e9e242507f9bcda602075a67c9dd">llvm::PPCISD::VPERM</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00062">PPCISelLowering.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6e3a9527c997e95ea74a9c377ba14add">llvm::PPCISD::PPC32_GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00182">PPCISelLowering.h:182</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a160ec67350dc5e964fc0a12a9cde1df8">llvm::PPCISD::BDNZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00151">PPCISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a5ac8e8dafc2dd10379a59ceff7b237d6">llvm::PPCISD::TOC_ENTRY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00071">PPCISelLowering.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac7dcbb4c22c1613325814e5d3550cc59">llvm::PPCISD::STCX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00167">PPCISelLowering.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a043df81d8fc961c94e42fc8fa2c71331">llvm::PPCISD::FCTIDUZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00051">PPCISelLowering.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7d46bc38a9f3de58adde307de9c5e892">llvm::PPCISD::FCFID</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00038">PPCISelLowering.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aba5e389ea54fbe75f154ba731d290247">llvm::PPCISD::ANDIo_1_GT_BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1368bce74d94da9e2a658ed834f806c4">llvm::PPCISD::ADDI_TOC_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00292">PPCISelLowering.h:292</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0992940624286ed6bc85cd7163501613">llvm::PPCISD::COND_BRANCH</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00147">PPCISelLowering.h:147</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a6f48c93bc2c3495090cdad2d375290dc">llvm::PPCISD::ADDI_DTPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00241">PPCISelLowering.h:241</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a3475aac39d7d3909ef94c56fbdfbe7a9">llvm::PPCISD::FRE</a></div><div class="ttdoc">Reciprocal estimate instructions (unary FP ops). </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00054">PPCISelLowering.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aad0d80bf5cf5a07b271e4357ed436f62">llvm::PPCISD::SRA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00095">PPCISelLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a480a6977d64df14b9af6821de3f520b9">llvm::PPCISD::LFIWZX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00277">PPCISelLowering.h:277</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a606fcb46940146f9bb7ee312d6a4835f">llvm::PPCISD::ADD_TLS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00201">PPCISelLowering.h:201</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa52f8d0b1001830d27a193285d4a7090">llvm::PPCISD::FCFIDUS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af54af574e0a93231dd275e38ed4cf026">llvm::PPCISD::LD_GOT_TPREL_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00193">PPCISelLowering.h:193</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a34a5ed2588ccc989de4882384c296b">llvm::PPCISD::VNMSUBFP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00058">PPCISelLowering.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a43a3ad5a512466965973ac46c8239c60">llvm::PPCISD::VCMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00134">PPCISelLowering.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af2142b68a3cab0d2f680eecbb31c76e0">llvm::PPCISD::STBRX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00257">PPCISelLowering.h:257</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a63d10572d28760b1a149732cc760628a">llvm::PPCISD::VADD_SPLAT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00247">PPCISelLowering.h:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66abe7e3f85845897ad4b6270b32f8c7030">llvm::PPCISD::FRSQRTE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00054">PPCISelLowering.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a9e4500d93af7f70fdff992d9d748559d">llvm::PPCISD::GlobalBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00090">PPCISelLowering.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ada865a374b524adeca1892f0eed6eb0e">llvm::PPCISD::CALL_NOP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00100">PPCISelLowering.h:100</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4641b97d96da9f08b2609132342ca65b">llvm::PPCISD::VMADDFP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00058">PPCISelLowering.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa48a0d892596a0da3cf4a82c6ff5a91f">llvm::PPCISD::MTCTR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00104">PPCISelLowering.h:104</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a35d9b393639fbc9a4e639ce81c704d17">llvm::PPCISD::LOAD</a></div><div class="ttdoc">Like a regular LOAD but additionally taking/producing a flag. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00077">PPCISelLowering.h:77</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66af19177e57893484cb79f34527b5cd7f8">llvm::PPCISD::LFIWAX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00272">PPCISelLowering.h:272</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00251">PPCISelLowering.h:251</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ae1846075ba0055d16c23e95fb9069efd">llvm::PPCISD::EH_SJLJ_LONGJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00128">PPCISelLowering.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a56a6aa00c6f25ef2c1f51277099a78a4">llvm::PPCISD::SHL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00095">PPCISelLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="../../de/dc4/namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/da2/ISDOpcodes_8h_source.html#l00690">ISDOpcodes.h:690</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a4a73d0b02b92ec58d7f38d00ad50f289">llvm::PPCISD::LOAD_TOC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00081">PPCISelLowering.h:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0e61868ae188bfc763c3ff95830e84e5">llvm::PPCISD::ANDIo_1_EQ_BIT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00122">PPCISelLowering.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ac0753db07d6a64f1ee53f3d31dbac379">llvm::PPCISD::GET_TLSLD_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00229">PPCISelLowering.h:229</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a58202903ffe35789bd984f290d83e11f">llvm::PPCISD::MFOCRF</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00116">PPCISelLowering.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a1b0abca17bd696928f9399acfd3d1522">llvm::PPCISD::SRL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00095">PPCISelLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa71de12afd261e0b3f2e040ce1c10315">llvm::PPCISD::STFIWX</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00267">PPCISelLowering.h:267</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a79156c141fbb0faadd358c767b906b">llvm::PPCISD::FCTIDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00047">PPCISelLowering.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2a6e33357fd46c15294432ab65adecec">llvm::PPCISD::FCTIWZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00047">PPCISelLowering.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa09dfd0e28e0ffea73ccfc88fb2fd95c">llvm::PPCISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00100">PPCISelLowering.h:100</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a098fa0d2b0ca58b9d504edb6a164ee54">llvm::PPCISD::DYNALLOC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00086">PPCISelLowering.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2739f8327120cab9e21846dee3a5366b">llvm::PPCISD::VCMPo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00140">PPCISelLowering.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a0a616f27a6f2de704ab3ed849b50b181">llvm::PPCISD::CR6UNSET</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00178">PPCISelLowering.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2c181ed9e9ec3fb57f7e8542df22f422">llvm::PPCISD::GET_TLS_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00215">PPCISelLowering.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a390f7ff6ebc81e2540d946d8d1061f29">llvm::PPCISD::ADDIS_GOT_TPREL_HA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00187">PPCISelLowering.h:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a7e06dc9bf94c1b690b4379bec9d64962">llvm::PPCISD::FCFIDS</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aea46f7cc94ac666cf413d686484ce45d">llvm::PPCISD::FCFIDU</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00042">PPCISelLowering.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66ad1e4cb7a1fc0c9ea50baef6974f21431">llvm::PPCISD::ADDI_TLSLD_L</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00225">PPCISelLowering.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66addb9d78754c1f2e6d765a0da913f0800">llvm::PPCISD::BDZ</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00151">PPCISelLowering.h:151</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66aa4dc9f480c199614ca9475c7969ead06">llvm::PPCISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00174">PPCISelLowering.h:174</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../d6/d7c/namespacellvm_1_1PPCISD.html">PPCISD</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 12:00:25 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
