// Generated by CIRCT unknown git version
module design_1(	// file.cleaned.mlir:2:3
  inout  [14:0] DDR_addr,	// file.cleaned.mlir:2:29
  inout  [2:0]  DDR_ba,	// file.cleaned.mlir:2:52
  inout         DDR_cas_n,	// file.cleaned.mlir:2:72
                DDR_ck_n,	// file.cleaned.mlir:2:95
                DDR_ck_p,	// file.cleaned.mlir:2:117
                DDR_cke,	// file.cleaned.mlir:2:139
                DDR_cs_n,	// file.cleaned.mlir:2:160
  inout  [3:0]  DDR_dm,	// file.cleaned.mlir:2:182
  inout  [31:0] DDR_dq,	// file.cleaned.mlir:2:202
  inout  [3:0]  DDR_dqs_n,	// file.cleaned.mlir:2:223
                DDR_dqs_p,	// file.cleaned.mlir:2:246
  inout         DDR_odt,	// file.cleaned.mlir:2:269
                DDR_ras_n,	// file.cleaned.mlir:2:290
                DDR_reset_n,	// file.cleaned.mlir:2:313
                DDR_we_n,	// file.cleaned.mlir:2:338
                FIXED_IO_ddr_vrn,	// file.cleaned.mlir:2:360
                FIXED_IO_ddr_vrp,	// file.cleaned.mlir:2:390
  inout  [53:0] FIXED_IO_mio,	// file.cleaned.mlir:2:420
  inout         FIXED_IO_ps_clk,	// file.cleaned.mlir:2:447
                FIXED_IO_ps_porb,	// file.cleaned.mlir:2:476
                FIXED_IO_ps_srstb,	// file.cleaned.mlir:2:506
  input         in_clk125,	// file.cleaned.mlir:2:534
                in_reset,	// file.cleaned.mlir:2:554
  output        out_clk100,	// file.cleaned.mlir:2:574
                out_clk125,	// file.cleaned.mlir:2:595
                out_clk200,	// file.cleaned.mlir:2:616
                out_clk250,	// file.cleaned.mlir:2:637
                out_reset,	// file.cleaned.mlir:2:658
                core_clk,	// file.cleaned.mlir:2:678
                core_reset	// file.cleaned.mlir:2:697
);

  assign out_clk100 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign out_clk125 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign out_clk200 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign out_clk250 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign out_reset = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign core_clk = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign core_reset = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

