<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h' l='218' type='bool llvm::HexagonMCInstrInfo::isDblRegForSubInst(unsigned int Reg)'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h' l='217'>// Is this double register suitable for use in a duplex subinst</doc>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp' l='499' u='c' c='_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp' l='508' u='c' c='_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp' l='518' u='c' c='_ZN4llvm18HexagonMCInstrInfo23getDuplexCandidateGroupERKNS_6MCInstE'/>
<def f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='559' ll='562' type='bool llvm::HexagonMCInstrInfo::isDblRegForSubInst(unsigned int Reg)'/>
