// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/21/2022 14:46:41"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module topLevel (
	ZeroOut,
	GClock,
	GReset,
	InstrSelect,
	ValueSelect,
	BranchOut,
	MemWriteOut,
	RegWriteOut,
	InstructionOut,
	MuxOut);
output 	ZeroOut;
input 	GClock;
input 	GReset;
input 	[2:0] InstrSelect;
input 	[2:0] ValueSelect;
output 	BranchOut;
output 	MemWriteOut;
output 	RegWriteOut;
output 	[31:0] InstructionOut;
output 	[7:0] MuxOut;

// Design Ports Information
// ZeroOut	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[2]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrSelect[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GReset	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|inst21|comparator|LessThan0~1_cout ;
wire \inst|inst21|comparator|LessThan0~3_cout ;
wire \inst|inst21|comparator|LessThan0~5_cout ;
wire \inst|inst21|comparator|LessThan0~7_cout ;
wire \inst|inst21|comparator|LessThan0~9_cout ;
wire \inst|inst21|comparator|LessThan0~11_cout ;
wire \inst|inst21|comparator|LessThan0~13_cout ;
wire \inst|inst21|comparator|LessThan0~14_combout ;
wire \inst|inst21|comparator|LessThan1~1_cout ;
wire \inst|inst21|comparator|LessThan1~3_cout ;
wire \inst|inst21|comparator|LessThan1~5_cout ;
wire \inst|inst21|comparator|LessThan1~7_cout ;
wire \inst|inst21|comparator|LessThan1~9_cout ;
wire \inst|inst21|comparator|LessThan1~11_cout ;
wire \inst|inst21|comparator|LessThan1~13_cout ;
wire \inst|inst21|comparator|LessThan1~14_combout ;
wire \inst|BranchChkComp|LessThan0~1_cout ;
wire \inst|BranchChkComp|LessThan0~3_cout ;
wire \inst|BranchChkComp|LessThan0~5_cout ;
wire \inst|BranchChkComp|LessThan0~7_cout ;
wire \inst|BranchChkComp|LessThan0~9_cout ;
wire \inst|BranchChkComp|LessThan0~11_cout ;
wire \inst|BranchChkComp|LessThan0~13_cout ;
wire \inst|BranchChkComp|LessThan0~14_combout ;
wire \inst|BranchChkComp|LessThan1~1_cout ;
wire \inst|BranchChkComp|LessThan1~3_cout ;
wire \inst|BranchChkComp|LessThan1~5_cout ;
wire \inst|BranchChkComp|LessThan1~7_cout ;
wire \inst|BranchChkComp|LessThan1~9_cout ;
wire \inst|BranchChkComp|LessThan1~11_cout ;
wire \inst|BranchChkComp|LessThan1~13_cout ;
wire \inst|BranchChkComp|LessThan1~14_combout ;
wire \inst|MEMWB|ALUResultReg|bit4|int_q~q ;
wire \inst|inst9|ALUOp0ff|int_q~q ;
wire \inst|inst9|RD1Reg|bit3|int_q~q ;
wire \inst|MEMWB|ALUResultReg|bit3|int_q~q ;
wire \inst|inst9|RD1Reg|bit2|int_q~q ;
wire \inst|inst25|m2|y~0_combout ;
wire \inst|inst25|m0|y~0_combout ;
wire \inst|inst9|RD1Reg|bit0|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit0|int_q~q ;
wire \inst|inst14|mux1|y~0_combout ;
wire \inst|MEMWB|ALUResultReg|bit5|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit6|int_q~q ;
wire \inst|MEMWB|ALUResultReg|bit7|int_q~q ;
wire \inst|inst21|mux|m7|muxtop|y~1_combout ;
wire \inst|inst21|mux|m0|muxtop|y~3_combout ;
wire \inst|inst10|stall~0_combout ;
wire \inst|inst8|muxALUOp0|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux31|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux30|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux29|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux27|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux19|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux16|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux14|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux12|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux10|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux2|y~0_combout ;
wire \inst|OutMux|m7|muxtop|y~1_combout ;
wire \inst|RegFile|reg31|bit4|int_q~q ;
wire \inst|RegFile|reg30|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ;
wire \inst|RegFile|reg29|bit4|int_q~q ;
wire \inst|RegFile|reg28|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ;
wire \inst|RegFile|reg19|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ;
wire \inst|RegFile|reg20|bit4|int_q~q ;
wire \inst|RegFile|reg26|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit4|int_q~q ;
wire \inst|RegFile|reg24|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ;
wire \inst|inst8|muxALUOp0|y~2_combout ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m3|y~0_combout ;
wire \inst|RegFile|reg31|bit3|int_q~q ;
wire \inst|RegFile|reg30|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ;
wire \inst|RegFile|reg29|bit3|int_q~q ;
wire \inst|RegFile|reg28|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ;
wire \inst|RegFile|reg19|bit3|int_q~q ;
wire \inst|RegFile|reg18|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ;
wire \inst|RegFile|reg17|bit3|int_q~q ;
wire \inst|RegFile|reg16|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ;
wire \inst|RegFile|reg23|bit3|int_q~q ;
wire \inst|RegFile|reg22|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit3|int_q~q ;
wire \inst|RegFile|reg20|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m3|y~1_combout ;
wire \inst|RegFile|reg27|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ;
wire \inst|RegFile|reg24|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ;
wire \inst|RegFile|reg14|bit3|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m3|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m3|y~3_combout ;
wire \inst|RegFile|reg9|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ;
wire \inst|RegFile|reg3|bit2|int_q~q ;
wire \inst|RegFile|reg2|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ;
wire \inst|RegFile|reg1|bit2|int_q~q ;
wire \inst|RegFile|reg0|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m2|y~0_combout ;
wire \inst|RegFile|reg31|bit2|int_q~q ;
wire \inst|RegFile|reg30|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ;
wire \inst|RegFile|reg29|bit2|int_q~q ;
wire \inst|RegFile|reg28|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ;
wire \inst|RegFile|reg22|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit2|int_q~q ;
wire \inst|RegFile|reg20|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m2|y~1_combout ;
wire \inst|RegFile|reg27|bit2|int_q~q ;
wire \inst|RegFile|reg26|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit2|int_q~q ;
wire \inst|RegFile|reg24|bit2|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m2|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m2|y~3_combout ;
wire \inst|RegFile|reg11|bit1|int_q~q ;
wire \inst|RegFile|reg10|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit1|int_q~q ;
wire \inst|RegFile|reg8|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ;
wire \inst|RegFile|reg4|bit1|int_q~q ;
wire \inst|RegFile|reg31|bit1|int_q~q ;
wire \inst|RegFile|reg30|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ;
wire \inst|RegFile|reg28|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ;
wire \inst|RegFile|reg27|bit1|int_q~q ;
wire \inst|RegFile|reg26|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit1|int_q~q ;
wire \inst|RegFile|reg24|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ;
wire \inst|RegFile|reg11|bit0|int_q~q ;
wire \inst|RegFile|reg10|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit0|int_q~q ;
wire \inst|RegFile|reg8|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ;
wire \inst|RegFile|reg3|bit0|int_q~q ;
wire \inst|RegFile|reg2|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ;
wire \inst|RegFile|reg1|bit0|int_q~q ;
wire \inst|RegFile|reg0|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ;
wire \inst|RegFile|reg7|bit0|int_q~q ;
wire \inst|RegFile|reg6|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ;
wire \inst|RegFile|reg5|bit0|int_q~q ;
wire \inst|RegFile|reg4|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m0|y~0_combout ;
wire \inst|RegFile|reg30|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ;
wire \inst|RegFile|reg17|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ;
wire \inst|RegFile|reg23|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit0|int_q~q ;
wire \inst|RegFile|reg20|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m0|y~1_combout ;
wire \inst|RegFile|reg27|bit0|int_q~q ;
wire \inst|RegFile|reg26|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit0|int_q~q ;
wire \inst|RegFile|reg24|bit0|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m0|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m0|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m0|y~0_combout ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m1|y~0_combout ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m3|y~1_combout ;
wire \inst|RegFile|reg11|bit5|int_q~q ;
wire \inst|RegFile|reg10|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit5|int_q~q ;
wire \inst|RegFile|reg8|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ;
wire \inst|RegFile|reg29|bit5|int_q~q ;
wire \inst|RegFile|reg28|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ;
wire \inst|RegFile|reg19|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ;
wire \inst|RegFile|reg23|bit5|int_q~q ;
wire \inst|RegFile|reg22|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit5|int_q~q ;
wire \inst|RegFile|reg20|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m5|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ;
wire \inst|RegFile|reg31|bit6|int_q~q ;
wire \inst|RegFile|reg30|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ;
wire \inst|RegFile|reg29|bit6|int_q~q ;
wire \inst|RegFile|reg28|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ;
wire \inst|RegFile|reg19|bit6|int_q~q ;
wire \inst|RegFile|reg18|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ;
wire \inst|RegFile|reg17|bit6|int_q~q ;
wire \inst|RegFile|reg16|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ;
wire \inst|RegFile|reg23|bit6|int_q~q ;
wire \inst|RegFile|reg22|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit6|int_q~q ;
wire \inst|RegFile|reg20|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m6|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m6|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ;
wire \inst|RegFile|reg31|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ;
wire \inst|RegFile|reg22|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ;
wire \inst|RegFile|reg21|bit7|int_q~q ;
wire \inst|RegFile|reg20|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m7|y~1_combout ;
wire \inst|RegFile|reg27|bit7|int_q~q ;
wire \inst|RegFile|reg26|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ;
wire \inst|RegFile|reg24|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ;
wire \inst|inst21|comparator|Equal0~0_combout ;
wire \inst|inst21|comparator|Equal0~1_combout ;
wire \inst|inst21|comparator|Equal0~2_combout ;
wire \inst|inst21|comparator|Equal0~3_combout ;
wire \inst|inst21|comparator|Equal0~4_combout ;
wire \inst|inst21|comparator|comb~0_combout ;
wire \inst|PCADD4|fa5|Sum~combout ;
wire \inst|EXMEM|MWRff|int_q~q ;
wire \inst|BranchChkComp|Equal0~0_combout ;
wire \inst|BranchChkComp|Equal0~1_combout ;
wire \inst|BranchChkComp|Equal0~2_combout ;
wire \inst|BranchChkComp|Equal0~3_combout ;
wire \inst|BranchChkComp|Equal0~4_combout ;
wire \inst|BranchChkComp|comb~0_combout ;
wire \inst|RegFile|decodeTop|dec3124|d[3]~12_combout ;
wire \inst|MEMWB|RWff|int_q~q ;
wire \inst|RegFile|decodeTop|dec3124|d[3]~13_combout ;
wire \inst|RegFile|decodeTop|dec07|d[2]~6_combout ;
wire \inst|RegFile|decodeTop|dec158|d[1]~7_combout ;
wire \inst|RegFile|decodeTop|dec158|d[0]~8_combout ;
wire \inst|RegFile|decodeTop|dec2316|d[3]~12_combout ;
wire \inst|RegFile|decodeTop|dec158|d[7]~9_combout ;
wire \inst|RegFile|decodeTop|dec07|d[5]~9_combout ;
wire \inst|RegFile|decodeTop|dec3124|d[3]~14_combout ;
wire \inst|RegFile|decodeTop|dec3124|d[2]~16_combout ;
wire \inst|RegFile|decodeTop|dec3124|d[1]~18_combout ;
wire \inst|RegFile|decodeTop|dec3124|d[0]~20_combout ;
wire \inst|inst9|MWRff|int_q~q ;
wire \inst|inst25|m3|y~4_combout ;
wire \inst|inst25|m4|y~4_combout ;
wire \inst|OutMux|m2|muxtop|y~2_combout ;
wire \inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ;
wire \inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ;
wire \inst|MEMWB|ALUResultReg|bit4|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit3|int_q~feeder_combout ;
wire \inst|RegFile|reg0|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg1|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg31|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit0|int_q~feeder_combout ;
wire \inst|RegFile|reg10|bit0|int_q~feeder_combout ;
wire \inst|MEMWB|ALUResultReg|bit5|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit6|int_q~feeder_combout ;
wire \inst|RegFile|reg20|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg21|bit7|int_q~feeder_combout ;
wire \inst|inst9|RD1Reg|bit2|int_q~feeder_combout ;
wire \inst|inst9|RD1Reg|bit0|int_q~feeder_combout ;
wire \inst|EXMEM|MWRff|int_q~feeder_combout ;
wire \ZeroOut~output_o ;
wire \BranchOut~output_o ;
wire \MemWriteOut~output_o ;
wire \RegWriteOut~output_o ;
wire \InstructionOut[31]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \MuxOut[7]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[0]~output_o ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \inst|inst19|mux3|y~0_combout ;
wire \GReset~input_o ;
wire \inst|inst20~0_combout ;
wire \inst|PCADD4|fa5|Cout~0_combout ;
wire \inst|PCADD4|fa7|Sum~combout ;
wire \inst|inst19|mux7|y~0_combout ;
wire \inst|PC|bit7|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit1|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit1|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit2|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg1623|bit2|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit2|int_q~q ;
wire \inst|inst10|stall~4_combout ;
wire \inst|IFID|instReg|reg1623|bit0|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit4|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit3|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit4|int_q~q ;
wire \inst|inst10|stall~3_combout ;
wire \inst|inst10|stall~5_combout ;
wire \inst|IFID|instReg|reg1623|bit5|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit0|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit7|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg1623|bit7|int_q~q ;
wire \inst|IFID|instReg|reg1623|bit6|int_q~q ;
wire \inst|inst10|stall~1_combout ;
wire \inst|inst10|stall~2_combout ;
wire \inst|inst10|stall~6_combout ;
wire \inst|IFID|instReg|reg2431|bit3|int_q~q ;
wire \inst|inst11~combout ;
wire \inst|IFID|instReg|reg07|bit6|int_q~q ;
wire \inst|inst19|mux6|y~0_combout ;
wire \inst|PC|bit6|int_q~q ;
wire \inst|IFID|instReg|reg07|bit5|int_q~q ;
wire \inst|inst19|mux5|y~0_combout ;
wire \inst|PC|bit5|int_q~q ;
wire \inst|IFID|instReg|reg07|bit4|int_q~q ;
wire \inst|PCADD4|fa4|Sum~combout ;
wire \inst|inst19|mux4|y~0_combout ;
wire \inst|PC|bit4|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit7|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg2431|bit7|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit5|int_q~q ;
wire \inst|inst8|muxALUOp0|y~0_combout ;
wire \inst|inst29~combout ;
wire \inst|PC|bit3|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit2|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit4|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg2431|bit4|int_q~q ;
wire \inst|inst17|Jump~0_combout ;
wire \inst|inst17|Jump~combout ;
wire \inst|IFID|instReg|reg07|bit2|int_q~q ;
wire \inst|inst19|mux2|y~0_combout ;
wire \inst|PC|bit2|int_q~q ;
wire \inst|IFID|instReg|reg07|bit1|int_q~q ;
wire \inst|PC|bit1|int_q~0_combout ;
wire \inst|PC|bit1|int_q~q ;
wire \inst|IFID|instReg|reg07|bit0|int_q~q ;
wire \inst|PC|bit0|int_q~feeder_combout ;
wire \inst|PC|bit0|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit6|int_q~q ;
wire \inst|inst8|muxRegWrite|y~0_combout ;
wire \inst|inst8|muxRegWrite|y~1_combout ;
wire \inst|inst9|RWff|int_q~q ;
wire \inst|EXMEM|RWff|int_q~q ;
wire \inst|IFID|instReg|reg815|bit6|int_q~q ;
wire \inst|inst9|instReg|reg815|bit6|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit3|int_q~q ;
wire \inst|inst8|muxALUOp1|y~0_combout ;
wire \inst|inst9|ALUOp1ff|int_q~q ;
wire \inst|inst2|mux3|y~0_combout ;
wire \inst|EXMEM|RegRdReg|bit3|int_q~q ;
wire \inst|IFID|instReg|reg815|bit5|int_q~q ;
wire \inst|inst9|instReg|reg815|bit5|int_q~q ;
wire \inst|inst2|mux2|y~0_combout ;
wire \inst|EXMEM|RegRdReg|bit2|int_q~q ;
wire \inst|IFID|instReg|reg815|bit4|int_q~q ;
wire \inst|inst9|instReg|reg815|bit4|int_q~q ;
wire \inst|inst2|mux1|y~0_combout ;
wire \inst|EXMEM|RegRdReg|bit1|int_q~q ;
wire \inst|inst24|notZero~0_combout ;
wire \inst|inst24|notZero~1_combout ;
wire \inst|inst2|mux4|y~0_combout ;
wire \inst|EXMEM|RegRdReg|bit4|int_q~q ;
wire \inst|MEMWB|RegRdReg|bit4|int_q~q ;
wire \inst|IFID|instReg|reg2431|bit1|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg2431|bit1|int_q~q ;
wire \inst|inst9|instReg|reg2431|bit1|int_q~q ;
wire \inst|MEMWB|RegRdReg|bit3|int_q~q ;
wire \inst|inst24|eqRS_MEMWB~0_combout ;
wire \inst|inst9|instReg|reg1623|bit5|int_q~q ;
wire \inst|MEMWB|RegRdReg|bit1|int_q~q ;
wire \inst|inst9|instReg|reg1623|bit7|int_q~q ;
wire \inst|MEMWB|RegRdReg|bit2|int_q~q ;
wire \inst|inst24|eqRS_MEMWB~1_combout ;
wire \inst|inst24|eqRS_MEMWB~2_combout ;
wire \inst|IFID|instReg|reg2431|bit0|int_q~feeder_combout ;
wire \inst|IFID|instReg|reg2431|bit0|int_q~q ;
wire \inst|inst9|instReg|reg2431|bit0|int_q~q ;
wire \inst|inst24|eqRS_EXMEM~0_combout ;
wire \inst|inst9|instReg|reg1623|bit6|int_q~q ;
wire \inst|inst24|eqRS_EXMEM~1_combout ;
wire \inst|inst24|eqRS_EXMEM~2_combout ;
wire \inst|inst9|instReg|reg07|bit1|int_q~q ;
wire \inst|inst9|instReg|reg07|bit0|int_q~q ;
wire \inst|IFID|instReg|reg07|bit3|int_q~q ;
wire \inst|inst9|instReg|reg07|bit3|int_q~q ;
wire \inst|inst21|mux|m4|muxtop|y~2_combout ;
wire \inst|inst8|muxALUSrc|y~0_combout ;
wire \inst|inst8|muxALUSrc|y~1_combout ;
wire \inst|inst9|ALUSrcff|int_q~feeder_combout ;
wire \inst|inst9|ALUSrcff|int_q~q ;
wire \inst|RegFile|reg1|bit6|int_q~q ;
wire \inst|RegFile|reg0|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ;
wire \inst|RegFile|reg3|bit6|int_q~q ;
wire \inst|RegFile|reg2|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ;
wire \inst|RegFile|reg5|bit6|int_q~q ;
wire \inst|RegFile|reg4|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ;
wire \inst|RegFile|reg7|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ;
wire \inst|RegFile|reg11|bit6|int_q~q ;
wire \inst|RegFile|reg10|bit6|int_q~feeder_combout ;
wire \inst|RegFile|reg10|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit6|int_q~q ;
wire \inst|RegFile|reg8|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m6|y~0_combout ;
wire \inst|RegFile|reg25|bit6|int_q~q ;
wire \inst|RegFile|reg24|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ;
wire \inst|RegFile|reg12|bit6|int_q~feeder_combout ;
wire \inst|RegFile|reg12|bit6|int_q~q ;
wire \inst|RegFile|reg13|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ;
wire \inst|RegFile|reg14|bit6|int_q~feeder_combout ;
wire \inst|RegFile|reg14|bit6|int_q~q ;
wire \inst|RegFile|reg15|bit6|int_q~feeder_combout ;
wire \inst|RegFile|reg15|bit6|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m6|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m6|y~3_combout ;
wire \inst|inst9|RD2Reg|bit6|int_q~q ;
wire \inst|inst24|eqRT_MEMWB~1_combout ;
wire \inst|IFID|instReg|reg815|bit3|int_q~q ;
wire \inst|inst9|instReg|reg815|bit3|int_q~q ;
wire \inst|inst2|mux0|y~0_combout ;
wire \inst|EXMEM|RegRdReg|bit0|int_q~q ;
wire \inst|MEMWB|RegRdReg|bit0|int_q~q ;
wire \inst|inst24|eqRT_MEMWB~0_combout ;
wire \inst|inst24|eqRT_MEMWB~2_combout ;
wire \inst|inst24|eqRT_EXMEM~0_combout ;
wire \inst|inst24|eqRT_EXMEM~1_combout ;
wire \inst|inst24|eqRT_EXMEM~2_combout ;
wire \inst|inst14|mux6|y~0_combout ;
wire \inst|inst14|mux6|y~1_combout ;
wire \inst|inst9|instReg|reg07|bit6|int_q~q ;
wire \inst|inst14|mux6|y~2_combout ;
wire \inst|inst21|mux|m6|muxtop|y~1_combout ;
wire \inst|inst21|fa|comb~11_combout ;
wire \inst|inst21|mux|m0|muxtop|y~7_combout ;
wire \inst|inst9|instReg|reg07|bit2|int_q~q ;
wire \inst|inst21|mux|m0|muxtop|y~2_combout ;
wire \inst|inst25|m2|y~2_combout ;
wire \inst|inst25|m0|y~1_combout ;
wire \inst|inst25|m0|y~2_combout ;
wire \inst|inst21|mux|m0|muxtop|y~4_combout ;
wire \inst|inst14|mux0|y~0_combout ;
wire \inst|inst14|mux0|y~2_combout ;
wire \inst|inst14|mux0|y~3_combout ;
wire \inst|inst14|mux0|y~4_combout ;
wire \inst|inst21|mux|m0|muxtop|y~5_combout ;
wire \inst|inst21|mux|m0|muxtop|y~6_combout ;
wire \inst|EXMEM|ALUResultReg|bit0|int_q~feeder_combout ;
wire \inst|EXMEM|ALUResultReg|bit0|int_q~q ;
wire \inst|MEMWB|ALUResultReg|bit0|int_q~q ;
wire \inst|inst8|muxMemRead|y~0_combout ;
wire \inst|inst9|MRff|int_q~q ;
wire \inst|EXMEM|MtRff|int_q~feeder_combout ;
wire \inst|EXMEM|MtRff|int_q~q ;
wire \inst|MEMWB|MtRff|int_q~q ;
wire \inst|inst27|mux0|y~0_combout ;
wire \inst|RegFile|reg22|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ;
wire \inst|RegFile|reg29|bit0|int_q~q ;
wire \inst|RegFile|reg28|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ;
wire \inst|RegFile|reg31|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ;
wire \inst|RegFile|reg18|bit0|int_q~q ;
wire \inst|RegFile|reg19|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ;
wire \inst|RegFile|reg16|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m0|y~1_combout ;
wire \inst|RegFile|reg15|bit0|int_q~q ;
wire \inst|RegFile|reg14|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ;
wire \inst|RegFile|reg12|bit0|int_q~feeder_combout ;
wire \inst|RegFile|reg12|bit0|int_q~q ;
wire \inst|RegFile|reg13|bit0|int_q~feeder_combout ;
wire \inst|RegFile|reg13|bit0|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m0|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m0|y~3_combout ;
wire \inst|inst9|RD2Reg|bit0|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ;
wire \inst|EXMEM|ReadData2Reg|bit0|int_q~q ;
wire \inst|inst21|mux|m4|muxtop|y~0_combout ;
wire \inst|inst21|fa|fa0|Cout~0_combout ;
wire \inst|inst25|m2|y~1_combout ;
wire \inst|inst25|m1|y~1_combout ;
wire \inst|MEMWB|ALUResultReg|bit1|int_q~q ;
wire \inst|inst14|mux0|y~7_combout ;
wire \inst|inst21|fa|comb~12_combout ;
wire \inst|RegFile|reg29|bit1|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ;
wire \inst|RegFile|reg18|bit1|int_q~q ;
wire \inst|RegFile|reg19|bit1|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ;
wire \inst|RegFile|reg16|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg16|bit1|int_q~q ;
wire \inst|RegFile|reg17|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit1|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m1|y~1_combout ;
wire \inst|RegFile|reg12|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg12|bit1|int_q~q ;
wire \inst|RegFile|reg15|bit1|int_q~q ;
wire \inst|RegFile|reg14|bit1|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ;
wire \inst|RegFile|reg13|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg13|bit1|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m1|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m1|y~3_combout ;
wire \inst|inst9|RD2Reg|bit1|int_q~q ;
wire \inst|inst14|mux0|y~5_combout ;
wire \inst|inst14|mux0|y~1_combout ;
wire \inst|inst14|mux0|y~6_combout ;
wire \inst|inst21|fa|comb~7_combout ;
wire \inst|inst21|fa|comb~8_combout ;
wire \inst|inst21|fa|fa1|Cout~0_combout ;
wire \inst|MEMWB|ALUResultReg|bit2|int_q~q ;
wire \inst|EXMEM|ALUResultReg|bit7|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit1|int_q~q ;
wire \inst|RegFile|reg4|bit2|int_q~q ;
wire \inst|RegFile|reg5|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ;
wire \inst|RegFile|reg6|bit2|int_q~q ;
wire \inst|RegFile|reg7|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg7|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ;
wire \inst|RegFile|reg8|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ;
wire \inst|RegFile|reg11|bit2|int_q~q ;
wire \inst|RegFile|reg10|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m2|y~0_combout ;
wire \inst|RegFile|reg23|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ;
wire \inst|RegFile|reg19|bit2|int_q~q ;
wire \inst|RegFile|reg18|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg18|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ;
wire \inst|RegFile|reg17|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit2|int_q~q ;
wire \inst|RegFile|reg16|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg16|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m2|y~1_combout ;
wire \inst|RegFile|reg12|bit2|int_q~q ;
wire \inst|RegFile|reg13|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg13|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ;
wire \inst|RegFile|reg14|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg14|bit2|int_q~q ;
wire \inst|RegFile|reg15|bit2|int_q~feeder_combout ;
wire \inst|RegFile|reg15|bit2|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m2|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m2|y~3_combout ;
wire \inst|inst9|RD2Reg|bit2|int_q~feeder_combout ;
wire \inst|inst9|RD2Reg|bit2|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit2|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit3|int_q~q ;
wire \inst|RegFile|reg11|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ;
wire \inst|RegFile|reg1|bit4|int_q~q ;
wire \inst|RegFile|reg0|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ;
wire \inst|RegFile|reg2|bit4|int_q~q ;
wire \inst|RegFile|reg3|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ;
wire \inst|RegFile|reg5|bit4|int_q~q ;
wire \inst|RegFile|reg4|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ;
wire \inst|RegFile|reg6|bit4|int_q~q ;
wire \inst|RegFile|reg7|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m4|y~0_combout ;
wire \inst|RegFile|reg21|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ;
wire \inst|RegFile|reg18|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ;
wire \inst|RegFile|reg16|bit4|int_q~q ;
wire \inst|RegFile|reg17|bit4|int_q~feeder_combout ;
wire \inst|RegFile|reg17|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m4|y~1_combout ;
wire \inst|RegFile|reg13|bit4|int_q~q ;
wire \inst|RegFile|reg12|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ;
wire \inst|RegFile|reg14|bit4|int_q~q ;
wire \inst|RegFile|reg15|bit4|int_q~feeder_combout ;
wire \inst|RegFile|reg15|bit4|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m4|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m4|y~3_combout ;
wire \inst|inst9|RD2Reg|bit4|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit4|int_q~q ;
wire \inst|RegFile|reg13|bit5|int_q~feeder_combout ;
wire \inst|RegFile|reg13|bit5|int_q~q ;
wire \inst|RegFile|reg12|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ;
wire \inst|RegFile|reg14|bit5|int_q~q ;
wire \inst|RegFile|reg15|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m5|y~2_combout ;
wire \inst|RegFile|reg3|bit5|int_q~q ;
wire \inst|RegFile|reg2|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ;
wire \inst|RegFile|reg1|bit5|int_q~q ;
wire \inst|RegFile|reg0|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ;
wire \inst|RegFile|reg5|bit5|int_q~q ;
wire \inst|RegFile|reg4|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ;
wire \inst|RegFile|reg7|bit5|int_q~feeder_combout ;
wire \inst|RegFile|reg7|bit5|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m5|y~0_combout ;
wire \inst|RegFile|Mux2|MUXTop|m5|y~3_combout ;
wire \inst|inst9|RD2Reg|bit5|int_q~feeder_combout ;
wire \inst|inst9|RD2Reg|bit5|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit5|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit6|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit7|int_q~q ;
wire \inst|inst27|mux7|y~0_combout ;
wire \inst|RegFile|reg14|bit7|int_q~q ;
wire \inst|RegFile|reg15|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg15|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ;
wire \inst|RegFile|reg12|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg12|bit7|int_q~q ;
wire \inst|RegFile|reg13|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg13|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m7|y~2_combout ;
wire \inst|RegFile|reg1|bit7|int_q~q ;
wire \inst|RegFile|reg0|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ;
wire \inst|RegFile|reg3|bit7|int_q~q ;
wire \inst|RegFile|reg2|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ;
wire \inst|RegFile|reg5|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ;
wire \inst|RegFile|reg6|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg6|bit7|int_q~q ;
wire \inst|RegFile|reg7|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg7|bit7|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m7|y~0_combout ;
wire \inst|RegFile|Mux2|MUXTop|m7|y~3_combout ;
wire \inst|inst9|RD2Reg|bit7|int_q~q ;
wire \inst|EXMEM|ReadData2Reg|bit7|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit4|int_q~q ;
wire \inst|inst27|mux4|y~0_combout ;
wire \inst|RegFile|reg10|bit4|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ;
wire \inst|RegFile|reg8|bit4|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m4|y~0_combout ;
wire \inst|RegFile|reg22|bit4|int_q~q ;
wire \inst|RegFile|reg23|bit4|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m4|y~1_combout ;
wire \inst|RegFile|reg27|bit4|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m4|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m4|y~3_combout ;
wire \inst|inst9|RD1Reg|bit4|int_q~q ;
wire \inst|inst25|m4|y~2_combout ;
wire \inst|inst25|m4|y~3_combout ;
wire \inst|inst25|m4|y~combout ;
wire \inst|inst9|instReg|reg07|bit4|int_q~q ;
wire \inst|inst14|mux4|y~0_combout ;
wire \inst|inst14|mux5|y~0_combout ;
wire \inst|inst14|mux4|y~1_combout ;
wire \inst|inst14|mux4|y~2_combout ;
wire \inst|inst21|mux|m4|muxtop|y~4_combout ;
wire \inst|inst25|m3|y~2_combout ;
wire \inst|inst21|fa|comb~9_combout ;
wire \inst|inst25|m2|y~3_combout ;
wire \inst|inst21|fa|comb~13_combout ;
wire \inst|inst21|fa|fa2|Cout~0_combout ;
wire \inst|inst21|fa|fa3|Cout~0_combout ;
wire \inst|inst21|mux|m4|muxtop|y~1_combout ;
wire \inst|inst21|mux|m4|muxtop|y~5_combout ;
wire \inst|EXMEM|ALUResultReg|bit4|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit3|int_q~feeder_combout ;
wire \inst|MEMWB|ReadDataReg|bit3|int_q~q ;
wire \inst|inst27|mux3|y~0_combout ;
wire \inst|RegFile|reg2|bit3|int_q~q ;
wire \inst|RegFile|reg3|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ;
wire \inst|RegFile|reg0|bit3|int_q~q ;
wire \inst|RegFile|reg1|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ;
wire \inst|RegFile|reg4|bit3|int_q~q ;
wire \inst|RegFile|reg5|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ;
wire \inst|RegFile|reg6|bit3|int_q~feeder_combout ;
wire \inst|RegFile|reg6|bit3|int_q~q ;
wire \inst|RegFile|reg7|bit3|int_q~feeder_combout ;
wire \inst|RegFile|reg7|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ;
wire \inst|RegFile|reg11|bit3|int_q~q ;
wire \inst|RegFile|reg10|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ;
wire \inst|RegFile|reg9|bit3|int_q~q ;
wire \inst|RegFile|reg8|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m3|y~0_combout ;
wire \inst|RegFile|reg26|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ;
wire \inst|RegFile|reg25|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ;
wire \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ;
wire \inst|RegFile|reg13|bit3|int_q~q ;
wire \inst|RegFile|reg12|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ;
wire \inst|RegFile|reg15|bit3|int_q~q ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ;
wire \inst|RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ;
wire \inst|RegFile|Mux2|MUXTop|m3|y~2_combout ;
wire \inst|RegFile|Mux2|MUXTop|m3|y~3_combout ;
wire \inst|inst9|RD2Reg|bit3|int_q~q ;
wire \inst|inst14|mux3|y~0_combout ;
wire \inst|inst14|mux3|y~1_combout ;
wire \inst|inst14|mux3|y~2_combout ;
wire \inst|inst25|m3|y~3_combout ;
wire \inst|inst25|m3|y~combout ;
wire \inst|inst21|mux|m3|muxtop|y~1_combout ;
wire \inst|inst21|mux|m3|muxtop|y~0_combout ;
wire \inst|inst21|mux|m3|muxtop|y~2_combout ;
wire \inst|EXMEM|ALUResultReg|bit3|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit2|int_q~q ;
wire \inst|inst27|mux2|y~0_combout ;
wire \inst|inst14|mux2|y~1_combout ;
wire \inst|inst14|mux2|y~0_combout ;
wire \inst|inst14|mux2|y~2_combout ;
wire \inst|inst21|fa|fa2|Sum~combout ;
wire \inst|inst21|mux|m4|muxtop|y~3_combout ;
wire \inst|inst25|m2|y~combout ;
wire \inst|inst21|mux|m2|muxtop|y~0_combout ;
wire \inst|inst21|mux|m2|muxtop|y~1_combout ;
wire \inst|EXMEM|ALUResultReg|bit2|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit1|int_q~q ;
wire \inst|inst27|mux1|y~0_combout ;
wire \inst|RegFile|reg21|bit1|int_q~q ;
wire \inst|RegFile|reg20|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ;
wire \inst|RegFile|reg22|bit1|int_q~q ;
wire \inst|RegFile|reg23|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m1|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m1|y~2_combout ;
wire \inst|RegFile|reg5|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ;
wire \inst|RegFile|reg6|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg6|bit1|int_q~q ;
wire \inst|RegFile|reg7|bit1|int_q~feeder_combout ;
wire \inst|RegFile|reg7|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ;
wire \inst|RegFile|reg0|bit1|int_q~q ;
wire \inst|RegFile|reg1|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ;
wire \inst|RegFile|reg3|bit1|int_q~q ;
wire \inst|RegFile|reg2|bit1|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m1|y~0_combout ;
wire \inst|RegFile|Mux1|MUXTop|m1|y~3_combout ;
wire \inst|inst9|RD1Reg|bit1|int_q~q ;
wire \inst|inst25|m1|y~0_combout ;
wire \inst|inst25|m1|y~combout ;
wire \inst|inst21|mux|m1|muxtop|y~0_combout ;
wire \inst|inst14|mux1|y~1_combout ;
wire \inst|inst14|mux1|y~2_combout ;
wire \inst|inst21|mux|m1|muxtop|y~1_combout ;
wire \inst|inst21|mux|m1|muxtop|y~2_combout ;
wire \inst|EXMEM|ALUResultReg|bit1|int_q~q ;
wire \inst|MEMWB|ReadDataReg|bit5|int_q~q ;
wire \inst|inst27|mux5|y~0_combout ;
wire \inst|RegFile|reg6|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m5|y~0_combout ;
wire \inst|RegFile|reg31|bit5|int_q~q ;
wire \inst|RegFile|reg30|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ;
wire \inst|RegFile|reg18|bit5|int_q~feeder_combout ;
wire \inst|RegFile|reg18|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ;
wire \inst|RegFile|reg16|bit5|int_q~feeder_combout ;
wire \inst|RegFile|reg16|bit5|int_q~q ;
wire \inst|RegFile|reg17|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m5|y~1_combout ;
wire \inst|RegFile|reg24|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ;
wire \inst|RegFile|reg26|bit5|int_q~q ;
wire \inst|RegFile|reg27|bit5|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m5|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m5|y~3_combout ;
wire \inst|inst9|RD1Reg|bit5|int_q~q ;
wire \inst|inst25|m5|y~2_combout ;
wire \inst|inst25|m5|y~combout ;
wire \inst|inst14|mux5|y~1_combout ;
wire \inst|inst14|mux5|y~2_combout ;
wire \inst|inst14|mux5|y~3_combout ;
wire \inst|inst21|mux|m5|muxtop|y~1_combout ;
wire \inst|inst21|fa|comb~6_combout ;
wire \inst|inst21|fa|fa4|Cout~0_combout ;
wire \inst|inst21|mux|m5|muxtop|y~0_combout ;
wire \inst|inst21|mux|m5|muxtop|y~2_combout ;
wire \inst|EXMEM|ALUResultReg|bit5|int_q~q ;
wire \inst|inst25|m5|y~3_combout ;
wire \inst|inst25|m5|y~4_combout ;
wire \inst|inst9|instReg|reg07|bit5|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg07|bit5|int_q~q ;
wire \inst|inst21|fa|comb~10_combout ;
wire \inst|inst21|fa|fa5|Cout~0_combout ;
wire \inst|inst21|mux|m6|muxtop|y~0_combout ;
wire \inst|inst21|mux|m6|muxtop|y~2_combout ;
wire \inst|EXMEM|ALUResultReg|bit6|int_q~q ;
wire \inst|MEMWB|ALUResultReg|bit6|int_q~feeder_combout ;
wire \inst|MEMWB|ALUResultReg|bit6|int_q~q ;
wire \inst|inst27|mux6|y~0_combout ;
wire \inst|inst25|m6|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ;
wire \inst|RegFile|reg6|bit6|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m6|y~0_combout ;
wire \inst|RegFile|reg26|bit6|int_q~q ;
wire \inst|RegFile|reg27|bit6|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m6|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m6|y~3_combout ;
wire \inst|inst9|RD1Reg|bit6|int_q~q ;
wire \inst|inst25|m6|y~0_combout ;
wire \inst|inst25|m6|y~combout ;
wire \inst|IFID|instReg|reg07|bit7|int_q~q ;
wire \inst|inst9|instReg|reg07|bit7|int_q~q ;
wire \inst|inst14|mux7|y~0_combout ;
wire \inst|inst14|mux7|y~1_combout ;
wire \inst|inst14|mux7|y~2_combout ;
wire \inst|inst25|m7|y~0_combout ;
wire \inst|inst25|m0|y~3_combout ;
wire \inst|inst25|m7|y~1_combout ;
wire \inst|inst21|mux|m7|muxtop|y~0_combout ;
wire \inst|inst21|mux|m7|muxtop|y~2_combout ;
wire \inst|inst21|mux|m7|muxtop|y~5_combout ;
wire \inst|inst21|mux|m7|muxtop|y~3_combout ;
wire \inst|inst21|mux|m7|muxtop|y~4_combout ;
wire \inst|inst21|mux|m7|muxtop|y~6_combout ;
wire \inst|inst21|Zero~4_combout ;
wire \inst|inst21|Zero~2_combout ;
wire \inst|inst21|Zero~3_combout ;
wire \inst|inst8|muxMemWrite|y~0_combout ;
wire \inst|inst8|muxBranch|y~2_combout ;
wire \InstrSelect[2]~input_o ;
wire \InstrSelect[1]~input_o ;
wire \InstrSelect[0]~input_o ;
wire \inst|InstOutMUX|muxTop|mux31|y~0_combout ;
wire \inst|inst9|instReg|reg2431|bit7|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit7|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit7|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux31|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux31|y~3_combout ;
wire \inst|inst9|instReg|reg2431|bit6|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit6|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit6|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux30|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux30|y~2_combout ;
wire \inst|inst9|instReg|reg2431|bit5|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit5|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit5|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux29|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux29|y~2_combout ;
wire \inst|inst9|instReg|reg2431|bit4|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit4|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit4|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit4|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux28|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux28|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux28|y~2_combout ;
wire \inst|inst9|instReg|reg2431|bit3|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit3|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit3|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit3|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux27|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux27|y~2_combout ;
wire \inst|inst9|instReg|reg2431|bit2|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg2431|bit2|int_q~q ;
wire \inst|EXMEM|instReg|reg2431|bit2|int_q~q ;
wire \inst|MEMWB|instReg|reg2431|bit2|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux26|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux26|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux26|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux25|y~0_combout ;
wire \inst|EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux25|y~1_combout ;
wire \inst|MEMWB|instReg|reg2431|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux25|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux24|y~0_combout ;
wire \inst|EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg2431|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux24|y~1_combout ;
wire \inst|MEMWB|instReg|reg2431|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux24|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit7|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit7|int_q~q ;
wire \inst|MEMWB|instReg|reg1623|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux23|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux23|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux23|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux22|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux22|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux22|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit5|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux21|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux21|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux21|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux20|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux20|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux20|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit3|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux19|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux19|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit2|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit2|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux18|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux18|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit2|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux18|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux17|y~0_combout ;
wire \inst|EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg1623|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux17|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux17|y~2_combout ;
wire \inst|EXMEM|instReg|reg1623|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux16|y~1_combout ;
wire \inst|MEMWB|instReg|reg1623|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux16|y~2_combout ;
wire \inst|IFID|instReg|reg815|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux15|y~0_combout ;
wire \inst|inst9|instReg|reg815|bit7|int_q~feeder_combout ;
wire \inst|inst9|instReg|reg815|bit7|int_q~q ;
wire \inst|EXMEM|instReg|reg815|bit7|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux15|y~1_combout ;
wire \inst|MEMWB|instReg|reg815|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux15|y~2_combout ;
wire \inst|EXMEM|instReg|reg815|bit6|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux14|y~1_combout ;
wire \inst|MEMWB|instReg|reg815|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux14|y~2_combout ;
wire \inst|EXMEM|instReg|reg815|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux13|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux13|y~1_combout ;
wire \inst|MEMWB|instReg|reg815|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux13|y~2_combout ;
wire \inst|EXMEM|instReg|reg815|bit4|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux12|y~1_combout ;
wire \inst|MEMWB|instReg|reg815|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux12|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux11|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux11|y~1_combout ;
wire \inst|EXMEM|instReg|reg815|bit3|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit3|int_q~q ;
wire \inst|MEMWB|instReg|reg815|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux11|y~2_combout ;
wire \inst|IFID|instReg|reg815|bit2|int_q~q ;
wire \inst|inst9|instReg|reg815|bit2|int_q~q ;
wire \inst|EXMEM|instReg|reg815|bit2|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit2|int_q~q ;
wire \inst|MEMWB|instReg|reg815|bit2|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux10|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux10|y~2_combout ;
wire \inst|IFID|instReg|reg815|bit1|int_q~q ;
wire \inst|inst9|instReg|reg815|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux9|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux9|y~1_combout ;
wire \inst|EXMEM|instReg|reg815|bit1|int_q~q ;
wire \inst|MEMWB|instReg|reg815|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux9|y~2_combout ;
wire \inst|IFID|instReg|reg815|bit0|int_q~q ;
wire \inst|inst9|instReg|reg815|bit0|int_q~q ;
wire \inst|EXMEM|instReg|reg815|bit0|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg815|bit0|int_q~q ;
wire \inst|MEMWB|instReg|reg815|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux8|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux8|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux8|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit7|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux7|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux7|y~1_combout ;
wire \inst|MEMWB|instReg|reg07|bit7|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux7|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit6|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit6|int_q~q ;
wire \inst|MEMWB|instReg|reg07|bit6|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux6|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux6|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux6|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit5|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux5|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux5|y~1_combout ;
wire \inst|MEMWB|instReg|reg07|bit5|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux5|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux4|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux4|y~1_combout ;
wire \inst|EXMEM|instReg|reg07|bit4|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit4|int_q~q ;
wire \inst|MEMWB|instReg|reg07|bit4|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux4|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit3|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux3|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux3|y~1_combout ;
wire \inst|MEMWB|instReg|reg07|bit3|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux3|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit2|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit2|int_q~q ;
wire \inst|MEMWB|instReg|reg07|bit2|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux2|y~1_combout ;
wire \inst|InstOutMUX|muxTop|mux2|y~2_combout ;
wire \inst|InstOutMUX|muxTop|mux1|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux1|y~1_combout ;
wire \inst|EXMEM|instReg|reg07|bit1|int_q~feeder_combout ;
wire \inst|EXMEM|instReg|reg07|bit1|int_q~q ;
wire \inst|MEMWB|instReg|reg07|bit1|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux1|y~2_combout ;
wire \inst|EXMEM|instReg|reg07|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux0|y~0_combout ;
wire \inst|InstOutMUX|muxTop|mux0|y~1_combout ;
wire \inst|MEMWB|instReg|reg07|bit0|int_q~q ;
wire \inst|InstOutMUX|muxTop|mux0|y~2_combout ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \inst|OutMux|m7|muxtop|y~3_combout ;
wire \inst|RegFile|reg11|bit7|int_q~q ;
wire \inst|RegFile|reg10|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg10|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ;
wire \inst|RegFile|reg8|bit7|int_q~q ;
wire \inst|RegFile|reg9|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ;
wire \inst|RegFile|reg4|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m7|y~0_combout ;
wire \inst|RegFile|reg29|bit7|int_q~q ;
wire \inst|RegFile|reg28|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ;
wire \inst|RegFile|reg30|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ;
wire \inst|RegFile|reg23|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ;
wire \inst|RegFile|reg19|bit7|int_q~q ;
wire \inst|RegFile|reg18|bit7|int_q~feeder_combout ;
wire \inst|RegFile|reg18|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ;
wire \inst|RegFile|reg17|bit7|int_q~q ;
wire \inst|RegFile|reg16|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ;
wire \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m7|y~1_combout ;
wire \inst|RegFile|reg25|bit7|int_q~q ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ;
wire \inst|RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ;
wire \inst|RegFile|Mux1|MUXTop|m7|y~2_combout ;
wire \inst|RegFile|Mux1|MUXTop|m7|y~3_combout ;
wire \inst|inst9|RD1Reg|bit7|int_q~q ;
wire \ValueSelect[2]~input_o ;
wire \inst|OutMux|m7|muxtop|y~0_combout ;
wire \inst|OutMux|m3|mux03|y~0_combout ;
wire \inst|OutMux|m7|muxtop|y~2_combout ;
wire \inst|OutMux|m7|muxtop|y~4_combout ;
wire \inst|OutMux|m6|muxtop|y~0_combout ;
wire \inst|OutMux|m1|mux47|y~0_combout ;
wire \inst|OutMux|m6|muxtop|y~1_combout ;
wire \inst|OutMux|m6|muxtop|y~2_combout ;
wire \inst|OutMux|m6|muxtop|y~3_combout ;
wire \inst|OutMux|m5|muxtop|y~2_combout ;
wire \inst|OutMux|m5|muxtop|y~3_combout ;
wire \inst|OutMux|m5|muxtop|y~4_combout ;
wire \inst|OutMux|m4|muxtop|y~2_combout ;
wire \inst|OutMux|m4|muxtop|y~3_combout ;
wire \inst|OutMux|m4|muxtop|y~4_combout ;
wire \inst|OutMux|m3|muxtop|y~2_combout ;
wire \inst|OutMux|m3|muxtop|y~3_combout ;
wire \inst|OutMux|m3|muxtop|y~4_combout ;
wire \inst|OutMux|m2|muxtop|y~3_combout ;
wire \inst|OutMux|m2|muxtop|y~4_combout ;
wire \inst|OutMux|m1|muxtop|y~2_combout ;
wire \inst|OutMux|m1|muxtop|y~3_combout ;
wire \inst|OutMux|m1|muxtop|y~4_combout ;
wire \inst|OutMux|m0|muxtop|y~2_combout ;
wire \inst|OutMux|m0|muxtop|y~0_combout ;
wire \inst|OutMux|m0|muxtop|y~1_combout ;
wire \inst|OutMux|m0|muxtop|y~3_combout ;
wire [2:0] \inst|inst21|comparator|outs ;
wire [2:0] \inst|BranchChkComp|outs ;
wire [7:0] \inst|RegFile|decodeTop|dec07|d ;
wire [2:0] \inst|inst22|Operation ;
wire [7:0] \inst|DataMemory|sram|ram_block|auto_generated|q_a ;
wire [31:0] \inst|InstructionMemory|srom|rom_block|auto_generated|q_a ;
wire [7:0] \inst|RegFile|decodeTop|dec158|d ;
wire [7:0] \inst|RegFile|decodeTop|dec2316|d ;
wire [7:0] \inst|RegFile|decodeTop|dec3124|d ;

wire [35:0] \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [0] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [1] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [2] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [3] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [4] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [5] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [6] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [7] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [8] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [9] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [10] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [11] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [12] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [13] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [14] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [15] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [16] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [17] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [18] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [19] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [20] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [21] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [22] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [23] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [24] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [25] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [26] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [27] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [28] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [29] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [30] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [31] = \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [0] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [1] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [2] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [3] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [4] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [5] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [6] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|DataMemory|sram|ram_block|auto_generated|q_a [7] = \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\inst|EXMEM|MWRff|int_q~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\inst|EXMEM|ReadData2Reg|bit7|int_q~q ,\inst|EXMEM|ReadData2Reg|bit6|int_q~q ,\inst|EXMEM|ReadData2Reg|bit5|int_q~q ,\inst|EXMEM|ReadData2Reg|bit4|int_q~q ,\inst|EXMEM|ReadData2Reg|bit3|int_q~q ,
\inst|EXMEM|ReadData2Reg|bit2|int_q~q ,\inst|EXMEM|ReadData2Reg|bit1|int_q~q ,\inst|EXMEM|ReadData2Reg|bit0|int_q~q }),
	.portaaddr({\inst|EXMEM|ALUResultReg|bit7|int_q~q ,\inst|EXMEM|ALUResultReg|bit6|int_q~q ,\inst|EXMEM|ALUResultReg|bit5|int_q~q ,\inst|EXMEM|ALUResultReg|bit4|int_q~q ,\inst|EXMEM|ALUResultReg|bit3|int_q~q ,\inst|EXMEM|ALUResultReg|bit2|int_q~q ,
\inst|EXMEM|ALUResultReg|bit1|int_q~q ,\inst|EXMEM|ALUResultReg|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .init_file = "dataMem.mif";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "pipelineProc:inst|lpm_ram_dq:DataMemory|altram:sram|altsyncram:ram_block|altsyncram_1u91:auto_generated|ALTSYNCRAM";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|DataMemory|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002A80055;
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N16
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~1 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~1_cout  = CARRY((!\inst|inst14|mux0|y~4_combout  & \inst|inst25|m0|y~2_combout ))

	.dataa(\inst|inst14|mux0|y~4_combout ),
	.datab(\inst|inst25|m0|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst|inst21|comparator|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N18
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~3 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~3_cout  = CARRY((\inst|inst25|m1|y~combout  & (\inst|inst14|mux1|y~2_combout  & !\inst|inst21|comparator|LessThan0~1_cout )) # (!\inst|inst25|m1|y~combout  & ((\inst|inst14|mux1|y~2_combout ) # 
// (!\inst|inst21|comparator|LessThan0~1_cout ))))

	.dataa(\inst|inst25|m1|y~combout ),
	.datab(\inst|inst14|mux1|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~1_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~3 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N20
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~5 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~5_cout  = CARRY((\inst|inst14|mux2|y~2_combout  & (\inst|inst25|m2|y~combout  & !\inst|inst21|comparator|LessThan0~3_cout )) # (!\inst|inst14|mux2|y~2_combout  & ((\inst|inst25|m2|y~combout ) # 
// (!\inst|inst21|comparator|LessThan0~3_cout ))))

	.dataa(\inst|inst14|mux2|y~2_combout ),
	.datab(\inst|inst25|m2|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~3_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N22
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~7 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~7_cout  = CARRY((\inst|inst14|mux3|y~2_combout  & ((!\inst|inst21|comparator|LessThan0~5_cout ) # (!\inst|inst25|m3|y~combout ))) # (!\inst|inst14|mux3|y~2_combout  & (!\inst|inst25|m3|y~combout  & 
// !\inst|inst21|comparator|LessThan0~5_cout )))

	.dataa(\inst|inst14|mux3|y~2_combout ),
	.datab(\inst|inst25|m3|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~5_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~7 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N24
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~9 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~9_cout  = CARRY((\inst|inst25|m4|y~combout  & ((!\inst|inst21|comparator|LessThan0~7_cout ) # (!\inst|inst14|mux4|y~2_combout ))) # (!\inst|inst25|m4|y~combout  & (!\inst|inst14|mux4|y~2_combout  & 
// !\inst|inst21|comparator|LessThan0~7_cout )))

	.dataa(\inst|inst25|m4|y~combout ),
	.datab(\inst|inst14|mux4|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~7_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N26
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~11 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~11_cout  = CARRY((\inst|inst14|mux5|y~3_combout  & ((!\inst|inst21|comparator|LessThan0~9_cout ) # (!\inst|inst25|m5|y~combout ))) # (!\inst|inst14|mux5|y~3_combout  & (!\inst|inst25|m5|y~combout  & 
// !\inst|inst21|comparator|LessThan0~9_cout )))

	.dataa(\inst|inst14|mux5|y~3_combout ),
	.datab(\inst|inst25|m5|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~9_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N28
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~13 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~13_cout  = CARRY((\inst|inst25|m6|y~combout  & ((!\inst|inst21|comparator|LessThan0~11_cout ) # (!\inst|inst14|mux6|y~2_combout ))) # (!\inst|inst25|m6|y~combout  & (!\inst|inst14|mux6|y~2_combout  & 
// !\inst|inst21|comparator|LessThan0~11_cout )))

	.dataa(\inst|inst25|m6|y~combout ),
	.datab(\inst|inst14|mux6|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan0~11_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~13 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N30
cycloneive_lcell_comb \inst|inst21|comparator|LessThan0~14 (
// Equation(s):
// \inst|inst21|comparator|LessThan0~14_combout  = (\inst|inst14|mux7|y~2_combout  & (\inst|inst21|comparator|LessThan0~13_cout  & \inst|inst25|m7|y~1_combout )) # (!\inst|inst14|mux7|y~2_combout  & ((\inst|inst21|comparator|LessThan0~13_cout ) # 
// (\inst|inst25|m7|y~1_combout )))

	.dataa(\inst|inst14|mux7|y~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst25|m7|y~1_combout ),
	.cin(\inst|inst21|comparator|LessThan0~13_cout ),
	.combout(\inst|inst21|comparator|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan0~14 .lut_mask = 16'hF550;
defparam \inst|inst21|comparator|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N0
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~1 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~1_cout  = CARRY((\inst|inst14|mux0|y~4_combout  & !\inst|inst25|m0|y~2_combout ))

	.dataa(\inst|inst14|mux0|y~4_combout ),
	.datab(\inst|inst25|m0|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~1 .lut_mask = 16'h0022;
defparam \inst|inst21|comparator|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N2
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~3 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~3_cout  = CARRY((\inst|inst25|m1|y~combout  & ((!\inst|inst21|comparator|LessThan1~1_cout ) # (!\inst|inst14|mux1|y~2_combout ))) # (!\inst|inst25|m1|y~combout  & (!\inst|inst14|mux1|y~2_combout  & 
// !\inst|inst21|comparator|LessThan1~1_cout )))

	.dataa(\inst|inst25|m1|y~combout ),
	.datab(\inst|inst14|mux1|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~1_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~3 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N4
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~5 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~5_cout  = CARRY((\inst|inst14|mux2|y~2_combout  & ((!\inst|inst21|comparator|LessThan1~3_cout ) # (!\inst|inst25|m2|y~combout ))) # (!\inst|inst14|mux2|y~2_combout  & (!\inst|inst25|m2|y~combout  & 
// !\inst|inst21|comparator|LessThan1~3_cout )))

	.dataa(\inst|inst14|mux2|y~2_combout ),
	.datab(\inst|inst25|m2|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~3_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst|inst21|comparator|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N6
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~7 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~7_cout  = CARRY((\inst|inst14|mux3|y~2_combout  & (\inst|inst25|m3|y~combout  & !\inst|inst21|comparator|LessThan1~5_cout )) # (!\inst|inst14|mux3|y~2_combout  & ((\inst|inst25|m3|y~combout ) # 
// (!\inst|inst21|comparator|LessThan1~5_cout ))))

	.dataa(\inst|inst14|mux3|y~2_combout ),
	.datab(\inst|inst25|m3|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~5_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~7 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N8
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~9 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~9_cout  = CARRY((\inst|inst25|m4|y~combout  & (\inst|inst14|mux4|y~2_combout  & !\inst|inst21|comparator|LessThan1~7_cout )) # (!\inst|inst25|m4|y~combout  & ((\inst|inst14|mux4|y~2_combout ) # 
// (!\inst|inst21|comparator|LessThan1~7_cout ))))

	.dataa(\inst|inst25|m4|y~combout ),
	.datab(\inst|inst14|mux4|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~7_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N10
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~11 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~11_cout  = CARRY((\inst|inst14|mux5|y~3_combout  & (\inst|inst25|m5|y~combout  & !\inst|inst21|comparator|LessThan1~9_cout )) # (!\inst|inst14|mux5|y~3_combout  & ((\inst|inst25|m5|y~combout ) # 
// (!\inst|inst21|comparator|LessThan1~9_cout ))))

	.dataa(\inst|inst14|mux5|y~3_combout ),
	.datab(\inst|inst25|m5|y~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~9_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~11 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N12
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~13 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~13_cout  = CARRY((\inst|inst25|m6|y~combout  & (\inst|inst14|mux6|y~2_combout  & !\inst|inst21|comparator|LessThan1~11_cout )) # (!\inst|inst25|m6|y~combout  & ((\inst|inst14|mux6|y~2_combout ) # 
// (!\inst|inst21|comparator|LessThan1~11_cout ))))

	.dataa(\inst|inst25|m6|y~combout ),
	.datab(\inst|inst14|mux6|y~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|inst21|comparator|LessThan1~11_cout ),
	.combout(),
	.cout(\inst|inst21|comparator|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~13 .lut_mask = 16'h004D;
defparam \inst|inst21|comparator|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y46_N14
cycloneive_lcell_comb \inst|inst21|comparator|LessThan1~14 (
// Equation(s):
// \inst|inst21|comparator|LessThan1~14_combout  = (\inst|inst14|mux7|y~2_combout  & ((\inst|inst21|comparator|LessThan1~13_cout ) # (!\inst|inst25|m7|y~1_combout ))) # (!\inst|inst14|mux7|y~2_combout  & (\inst|inst21|comparator|LessThan1~13_cout  & 
// !\inst|inst25|m7|y~1_combout ))

	.dataa(\inst|inst14|mux7|y~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst25|m7|y~1_combout ),
	.cin(\inst|inst21|comparator|LessThan1~13_cout ),
	.combout(\inst|inst21|comparator|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|LessThan1~14 .lut_mask = 16'hA0FA;
defparam \inst|inst21|comparator|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N16
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~1 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~1_cout  = CARRY((!\inst|RegFile|Mux2|MUXTop|m0|y~3_combout  & \inst|RegFile|Mux1|MUXTop|m0|y~3_combout ))

	.dataa(\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~1_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~1 .lut_mask = 16'h0044;
defparam \inst|BranchChkComp|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N18
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~3 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~3_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & ((!\inst|BranchChkComp|LessThan0~1_cout ) # (!\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ))) # (!\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & 
// (!\inst|RegFile|Mux1|MUXTop|m1|y~3_combout  & !\inst|BranchChkComp|LessThan0~1_cout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~1_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~3_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~3 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N20
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~5 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~5_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m2|y~3_combout  & !\inst|BranchChkComp|LessThan0~3_cout )) # (!\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  & 
// ((\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ) # (!\inst|BranchChkComp|LessThan0~3_cout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~3_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~5_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~5 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N22
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~7 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~7_cout  = CARRY((\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m3|y~3_combout  & !\inst|BranchChkComp|LessThan0~5_cout )) # (!\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & 
// ((\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ) # (!\inst|BranchChkComp|LessThan0~5_cout ))))

	.dataa(\inst|RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~5_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~7_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~7 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N24
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~9 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~9_cout  = CARRY((\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  & ((!\inst|BranchChkComp|LessThan0~7_cout ) # (!\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ))) # (!\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  & 
// (!\inst|RegFile|Mux2|MUXTop|m4|y~3_combout  & !\inst|BranchChkComp|LessThan0~7_cout )))

	.dataa(\inst|RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~7_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~9_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~9 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N26
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~11 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~11_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & ((!\inst|BranchChkComp|LessThan0~9_cout ) # (!\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ))) # (!\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & 
// (!\inst|RegFile|Mux1|MUXTop|m5|y~3_combout  & !\inst|BranchChkComp|LessThan0~9_cout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~9_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~11_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~11 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N28
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~13 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~13_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m6|y~3_combout  & !\inst|BranchChkComp|LessThan0~11_cout )) # (!\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  & 
// ((\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ) # (!\inst|BranchChkComp|LessThan0~11_cout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan0~11_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan0~13_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~13 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N30
cycloneive_lcell_comb \inst|BranchChkComp|LessThan0~14 (
// Equation(s):
// \inst|BranchChkComp|LessThan0~14_combout  = (\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & ((\inst|BranchChkComp|LessThan0~13_cout ) # (!\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ))) # (!\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & 
// (\inst|BranchChkComp|LessThan0~13_cout  & !\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.cin(\inst|BranchChkComp|LessThan0~13_cout ),
	.combout(\inst|BranchChkComp|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan0~14 .lut_mask = 16'hC0FC;
defparam \inst|BranchChkComp|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N0
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~1 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~1_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m0|y~3_combout  & !\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ))

	.dataa(\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~1_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~1 .lut_mask = 16'h0022;
defparam \inst|BranchChkComp|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N2
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~3 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~3_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m1|y~3_combout  & !\inst|BranchChkComp|LessThan1~1_cout )) # (!\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & 
// ((\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ) # (!\inst|BranchChkComp|LessThan1~1_cout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~1_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~3_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~3 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N4
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~5 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~5_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  & ((!\inst|BranchChkComp|LessThan1~3_cout ) # (!\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ))) # (!\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  & 
// (!\inst|RegFile|Mux1|MUXTop|m2|y~3_combout  & !\inst|BranchChkComp|LessThan1~3_cout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~3_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~5_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~5 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N6
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~7 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~7_cout  = CARRY((\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & ((!\inst|BranchChkComp|LessThan1~5_cout ) # (!\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ))) # (!\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & 
// (!\inst|RegFile|Mux2|MUXTop|m3|y~3_combout  & !\inst|BranchChkComp|LessThan1~5_cout )))

	.dataa(\inst|RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~5_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~7_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~7 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N8
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~9 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~9_cout  = CARRY((\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m4|y~3_combout  & !\inst|BranchChkComp|LessThan1~7_cout )) # (!\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  & 
// ((\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ) # (!\inst|BranchChkComp|LessThan1~7_cout ))))

	.dataa(\inst|RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~7_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~9_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~9 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N10
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~11 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~11_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m5|y~3_combout  & !\inst|BranchChkComp|LessThan1~9_cout )) # (!\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & 
// ((\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ) # (!\inst|BranchChkComp|LessThan1~9_cout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~9_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~11_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~11 .lut_mask = 16'h004D;
defparam \inst|BranchChkComp|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N12
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~13 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~13_cout  = CARRY((\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  & ((!\inst|BranchChkComp|LessThan1~11_cout ) # (!\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ))) # (!\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  & 
// (!\inst|RegFile|Mux1|MUXTop|m6|y~3_combout  & !\inst|BranchChkComp|LessThan1~11_cout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|BranchChkComp|LessThan1~11_cout ),
	.combout(),
	.cout(\inst|BranchChkComp|LessThan1~13_cout ));
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~13 .lut_mask = 16'h002B;
defparam \inst|BranchChkComp|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X88_Y45_N14
cycloneive_lcell_comb \inst|BranchChkComp|LessThan1~14 (
// Equation(s):
// \inst|BranchChkComp|LessThan1~14_combout  = (\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & (\inst|BranchChkComp|LessThan1~13_cout  & \inst|RegFile|Mux2|MUXTop|m7|y~3_combout )) # (!\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & 
// ((\inst|BranchChkComp|LessThan1~13_cout ) # (\inst|RegFile|Mux2|MUXTop|m7|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.cin(\inst|BranchChkComp|LessThan1~13_cout ),
	.combout(\inst|BranchChkComp|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|LessThan1~14 .lut_mask = 16'hF330;
defparam \inst|BranchChkComp|LessThan1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X76_Y45_N23
dffeas \inst|MEMWB|ALUResultReg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|MEMWB|ALUResultReg|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y48_N31
dffeas \inst|inst9|ALUOp0ff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst8|muxALUOp0|y~2_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|ALUOp0ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|ALUOp0ff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|ALUOp0ff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N21
dffeas \inst|inst9|RD1Reg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N25
dffeas \inst|MEMWB|ALUResultReg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|ALUResultReg|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y46_N5
dffeas \inst|inst9|RD1Reg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|RD1Reg|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N28
cycloneive_lcell_comb \inst|inst25|m2|y~0 (
// Equation(s):
// \inst|inst25|m2|y~0_combout  = (\inst|inst9|RD1Reg|bit2|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst9|RD1Reg|bit2|int_q~q ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m2|y~0 .lut_mask = 16'h8C0C;
defparam \inst|inst25|m2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N22
cycloneive_lcell_comb \inst|inst25|m0|y~0 (
// Equation(s):
// \inst|inst25|m0|y~0_combout  = (\inst|EXMEM|ALUResultReg|bit0|int_q~q  & (!\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|inst24|notZero~1_combout  & \inst|inst24|eqRS_MEMWB~2_combout )))

	.dataa(\inst|EXMEM|ALUResultReg|bit0|int_q~q ),
	.datab(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m0|y~0 .lut_mask = 16'h2000;
defparam \inst|inst25|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N31
dffeas \inst|inst9|RD1Reg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|RD1Reg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N13
dffeas \inst|MEMWB|ReadDataReg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [0]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N10
cycloneive_lcell_comb \inst|inst14|mux1|y~0 (
// Equation(s):
// \inst|inst14|mux1|y~0_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (((\inst|inst9|instReg|reg07|bit1|int_q~q )))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|RD2Reg|bit1|int_q~q  & ((!\inst|inst24|notZero~1_combout ))))

	.dataa(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.datac(\inst|inst9|ALUSrcff|int_q~q ),
	.datad(\inst|inst24|notZero~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux1|y~0 .lut_mask = 16'hC0CA;
defparam \inst|inst14|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N1
dffeas \inst|MEMWB|ALUResultReg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|MEMWB|ALUResultReg|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N21
dffeas \inst|MEMWB|ReadDataReg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [6]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N11
dffeas \inst|MEMWB|ALUResultReg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|ALUResultReg|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N22
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~1_combout  = (\inst|inst22|Operation [2] & (\inst|inst14|mux7|y~2_combout  $ (((\inst|inst25|m7|y~1_combout ))))) # (!\inst|inst22|Operation [2] & ((\inst|inst21|mux|m7|muxtop|y~0_combout ) # (\inst|inst14|mux7|y~2_combout  $ 
// (!\inst|inst25|m7|y~1_combout ))))

	.dataa(\inst|inst22|Operation [2]),
	.datab(\inst|inst14|mux7|y~2_combout ),
	.datac(\inst|inst21|mux|m7|muxtop|y~0_combout ),
	.datad(\inst|inst25|m7|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~1 .lut_mask = 16'h76D9;
defparam \inst|inst21|mux|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N10
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~3 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~3_combout  = (\inst|inst9|instReg|reg07|bit2|int_q~q  & \inst|inst9|ALUOp1ff|int_q~q )

	.dataa(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~3 .lut_mask = 16'hAA00;
defparam \inst|inst21|mux|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N18
cycloneive_lcell_comb \inst|inst10|stall~0 (
// Equation(s):
// \inst|inst10|stall~0_combout  = (\inst|inst9|instReg|reg1623|bit4|int_q~q  & (\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|inst9|instReg|reg1623|bit3|int_q~q  $ (!\inst|IFID|instReg|reg2431|bit0|int_q~q )))) # 
// (!\inst|inst9|instReg|reg1623|bit4|int_q~q  & (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|inst9|instReg|reg1623|bit3|int_q~q  $ (!\inst|IFID|instReg|reg2431|bit0|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst10|stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~0 .lut_mask = 16'h8421;
defparam \inst|inst10|stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N28
cycloneive_lcell_comb \inst|inst8|muxALUOp0|y~1 (
// Equation(s):
// \inst|inst8|muxALUOp0|y~1_combout  = (!\inst|IFID|instReg|reg2431|bit3|int_q~q  & \inst|inst8|muxALUOp0|y~0_combout )

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst8|muxALUOp0|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUOp0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUOp0|y~1 .lut_mask = 16'h3300;
defparam \inst|inst8|muxALUOp0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux31|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux31|y~1_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg2431|bit7|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [31]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [31]),
	.datab(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux31|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux31|y~1 .lut_mask = 16'hFC0A;
defparam \inst|InstOutMUX|muxTop|mux31|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux30|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux30|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg2431|bit6|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [30]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [30]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst|inst9|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux30|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux30|y~0 .lut_mask = 16'hF2C2;
defparam \inst|InstOutMUX|muxTop|mux30|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux29|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux29|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg2431|bit5|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [29]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [29]),
	.datab(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux29|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux29|y~0 .lut_mask = 16'hFC0A;
defparam \inst|InstOutMUX|muxTop|mux29|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux27|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux27|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o ) # (\inst|IFID|instReg|reg2431|bit3|int_q~q )))) # (!\InstrSelect[0]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [27] & 
// (!\InstrSelect[1]~input_o )))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [27]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux27|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux27|y~0 .lut_mask = 16'hCEC2;
defparam \inst|InstOutMUX|muxTop|mux27|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux19|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux19|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg1623|bit3|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [19]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [19]),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux19|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux19|y~0 .lut_mask = 16'hFC0A;
defparam \inst|InstOutMUX|muxTop|mux19|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N4
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux16|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux16|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg1623|bit0|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((!\InstrSelect[0]~input_o  & 
// \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [16]))))

	.dataa(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux16|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux16|y~0 .lut_mask = 16'hCBC8;
defparam \inst|InstOutMUX|muxTop|mux16|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux14|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux14|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst|inst9|instReg|reg815|bit6|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [14] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [14]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|inst9|instReg|reg815|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux14|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux14|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux14|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux12|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux12|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg815|bit4|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [12]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [12]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|inst9|instReg|reg815|bit4|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux12|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux12|y~0 .lut_mask = 16'hFC22;
defparam \inst|InstOutMUX|muxTop|mux12|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux10|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux10|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg815|bit2|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [10]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|inst9|instReg|reg815|bit2|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux10|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux10|y~0 .lut_mask = 16'hFC22;
defparam \inst|InstOutMUX|muxTop|mux10|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N8
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux2|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux2|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg07|bit2|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [2] & 
// !\InstrSelect[0]~input_o ))))

	.dataa(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [2]),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux2|y~0 .lut_mask = 16'hF0AC;
defparam \inst|InstOutMUX|muxTop|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N12
cycloneive_lcell_comb \inst|OutMux|m7|muxtop|y~1 (
// Equation(s):
// \inst|OutMux|m7|muxtop|y~1_combout  = (!\inst|OutMux|m1|mux47|y~0_combout  & ((\ValueSelect[2]~input_o  & (\inst|inst27|mux7|y~0_combout )) # (!\ValueSelect[2]~input_o  & ((\inst|PC|bit7|int_q~q )))))

	.dataa(\inst|inst27|mux7|y~0_combout ),
	.datab(\inst|PC|bit7|int_q~q ),
	.datac(\inst|OutMux|m1|mux47|y~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m7|muxtop|y~1 .lut_mask = 16'h0A0C;
defparam \inst|OutMux|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N17
dffeas \inst|RegFile|reg31|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N9
dffeas \inst|RegFile|reg30|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg31|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg30|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg30|bit4|int_q~q ),
	.datac(\inst|RegFile|reg31|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0 .lut_mask = 16'hA088;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N11
dffeas \inst|RegFile|reg29|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N13
dffeas \inst|RegFile|reg28|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg29|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg28|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg29|bit4|int_q~q ),
	.datad(\inst|RegFile|reg28|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N17
dffeas \inst|RegFile|reg19|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(\inst|inst27|mux4|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg23|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg22|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg22|bit4|int_q~q ),
	.datac(\inst|RegFile|reg23|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3 .lut_mask = 16'hE400;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N31
dffeas \inst|RegFile|reg20|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N23
dffeas \inst|RegFile|reg26|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg27|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg26|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg26|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg27|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N11
dffeas \inst|RegFile|reg25|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N23
dffeas \inst|RegFile|reg24|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg25|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg24|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg24|bit4|int_q~q ),
	.datad(\inst|RegFile|reg25|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5 .lut_mask = 16'h3322;
defparam \inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N30
cycloneive_lcell_comb \inst|inst8|muxALUOp0|y~2 (
// Equation(s):
// \inst|inst8|muxALUOp0|y~2_combout  = (\inst|inst8|muxALUOp0|y~1_combout  & (((!\inst|inst10|stall~5_combout  & !\inst|inst10|stall~2_combout )) # (!\inst|inst9|MRff|int_q~q )))

	.dataa(\inst|inst9|MRff|int_q~q ),
	.datab(\inst|inst10|stall~5_combout ),
	.datac(\inst|inst8|muxALUOp0|y~1_combout ),
	.datad(\inst|inst10|stall~2_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUOp0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUOp0|y~2 .lut_mask = 16'h5070;
defparam \inst|inst8|muxALUOp0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg31|bit4|int_q~q ),
	.datac(\inst|RegFile|reg30|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit4|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg28|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg20|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg21|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg25|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg24|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg24|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg25|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg11|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg10|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~0 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg9|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg8|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg8|bit3|int_q~q ),
	.datad(\inst|RegFile|reg9|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX815|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg3|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg2|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg2|bit3|int_q~q ),
	.datac(\inst|RegFile|reg3|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~0 .lut_mask = 16'hA088;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg1|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg0|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg1|bit3|int_q~q ),
	.datad(\inst|RegFile|reg0|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~1 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m3|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg6|bit3|int_q~q ),
	.datad(\inst|RegFile|reg7|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg5|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg4|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg5|bit3|int_q~q ),
	.datad(\inst|RegFile|reg4|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~4 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX07|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m3|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m3|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX815|m3|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m3|y~0 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux1|MUXTop|m3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N27
dffeas \inst|RegFile|reg31|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N3
dffeas \inst|RegFile|reg30|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg31|bit3|int_q~q ),
	.datab(\inst|RegFile|reg30|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0 .lut_mask = 16'hAC00;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N3
dffeas \inst|RegFile|reg29|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N5
dffeas \inst|RegFile|reg28|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg28|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N7
dffeas \inst|RegFile|reg19|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(\inst|inst27|mux3|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N27
dffeas \inst|RegFile|reg18|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg19|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg18|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg18|bit3|int_q~q ),
	.datad(\inst|RegFile|reg19|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N29
dffeas \inst|RegFile|reg17|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N1
dffeas \inst|RegFile|reg16|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg17|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg16|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg16|bit3|int_q~q ),
	.datad(\inst|RegFile|reg17|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N19
dffeas \inst|RegFile|reg23|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N15
dffeas \inst|RegFile|reg22|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg22|bit3|int_q~q ),
	.datac(\inst|RegFile|reg23|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3 .lut_mask = 16'hE400;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N27
dffeas \inst|RegFile|reg21|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N7
dffeas \inst|RegFile|reg20|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit3|int_q~q ))))

	.dataa(\inst|RegFile|reg20|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg21|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m3|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m3|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~5_combout ),
	.datac(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m3|y~1 .lut_mask = 16'hF5E4;
defparam \inst|RegFile|Mux1|MUXTop|m3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N9
dffeas \inst|RegFile|reg27|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg27|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg26|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg27|bit3|int_q~q ),
	.datad(\inst|RegFile|reg26|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N3
dffeas \inst|RegFile|reg24|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg25|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg24|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg25|bit3|int_q~q ),
	.datad(\inst|RegFile|reg24|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~4_combout ),
	.datab(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5 .lut_mask = 16'h00EE;
defparam \inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N5
dffeas \inst|RegFile|reg14|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg15|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg14|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg15|bit3|int_q~q ),
	.datad(\inst|RegFile|reg14|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~3 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg12|bit3|int_q~q ),
	.datad(\inst|RegFile|reg13|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX815|m3|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX815|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m3|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m3|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m3|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux1|MUX3124|m3|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m3|muxtop|y~5_combout ),
	.datad(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m3|y~2 .lut_mask = 16'h88C0;
defparam \inst|RegFile|Mux1|MUXTop|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m3|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m3|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m3|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUXTop|m3|y~1_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUXTop|m3|y~0_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m3|y~1_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m3|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m3|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m3|y~3 .lut_mask = 16'hFFD8;
defparam \inst|RegFile|Mux1|MUXTop|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N27
dffeas \inst|RegFile|reg9|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~0_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & (((\inst|IFID|instReg|reg1623|bit6|int_q~q ) # (\inst|RegFile|reg9|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q )))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg9|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~0 .lut_mask = 16'h00FD;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit2|int_q~q ))))) # (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & (\inst|IFID|instReg|reg1623|bit5|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg11|bit2|int_q~q ),
	.datad(\inst|RegFile|reg10|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~1 .lut_mask = 16'hE6C4;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~2_combout  = (\inst|RegFile|Mux1|MUX815|m2|muxtop|y~0_combout  & ((\inst|RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit6|int_q~q  & \inst|RegFile|reg8|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~1_combout ),
	.datac(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~0_combout ),
	.datad(\inst|RegFile|reg8|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~2 .lut_mask = 16'hD0C0;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N5
dffeas \inst|RegFile|reg3|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N11
dffeas \inst|RegFile|reg2|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg3|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg2|bit2|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg3|bit2|int_q~q ),
	.datac(\inst|RegFile|reg2|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~0 .lut_mask = 16'h88A0;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N15
dffeas \inst|RegFile|reg1|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg1|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y43_N17
dffeas \inst|RegFile|reg0|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(\inst|RegFile|reg0|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg1|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg0|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg1|bit2|int_q~q ),
	.datad(\inst|RegFile|reg0|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~1 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m2|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg6|bit2|int_q~q ),
	.datad(\inst|RegFile|reg7|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg4|bit2|int_q~q ),
	.datac(\inst|RegFile|reg5|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~4 .lut_mask = 16'h00E4;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m2|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m2|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX07|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m2|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m2|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX815|m2|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m2|y~0 .lut_mask = 16'hF5E4;
defparam \inst|RegFile|Mux1|MUXTop|m2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N23
dffeas \inst|RegFile|reg31|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N25
dffeas \inst|RegFile|reg30|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg31|bit2|int_q~q ),
	.datac(\inst|RegFile|reg30|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N23
dffeas \inst|RegFile|reg29|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N25
dffeas \inst|RegFile|reg28|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit2|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit2|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg28|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg19|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg18|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg19|bit2|int_q~q ),
	.datad(\inst|RegFile|reg18|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg17|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg16|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg16|bit2|int_q~q ),
	.datad(\inst|RegFile|reg17|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N11
dffeas \inst|RegFile|reg22|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg23|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg22|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg23|bit2|int_q~q ),
	.datac(\inst|RegFile|reg22|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N19
dffeas \inst|RegFile|reg21|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N3
dffeas \inst|RegFile|reg20|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg20|bit2|int_q~q ),
	.datac(\inst|RegFile|reg21|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4 .lut_mask = 16'h5044;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m2|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m2|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m2|y~1 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux1|MUXTop|m2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N1
dffeas \inst|RegFile|reg27|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N13
dffeas \inst|RegFile|reg26|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg27|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg26|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg27|bit2|int_q~q ),
	.datad(\inst|RegFile|reg26|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N13
dffeas \inst|RegFile|reg25|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N27
dffeas \inst|RegFile|reg24|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg25|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg24|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg24|bit2|int_q~q ),
	.datad(\inst|RegFile|reg25|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg14|bit2|int_q~q ),
	.datad(\inst|RegFile|reg15|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg12|bit2|int_q~q ),
	.datad(\inst|RegFile|reg13|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m2|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX815|m2|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX815|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m2|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m2|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m2|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m2|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m2|y~2 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUXTop|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m2|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m2|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m2|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUXTop|m2|y~1_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUXTop|m2|y~0_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m2|y~1_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m2|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m2|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m2|y~3 .lut_mask = 16'hFFD8;
defparam \inst|RegFile|Mux1|MUXTop|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N17
dffeas \inst|RegFile|reg11|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y47_N3
dffeas \inst|RegFile|reg10|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg11|bit1|int_q~q ),
	.datad(\inst|RegFile|reg10|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N9
dffeas \inst|RegFile|reg9|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N23
dffeas \inst|RegFile|reg8|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg9|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg8|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg9|bit1|int_q~q ),
	.datac(\inst|RegFile|reg8|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX815|m1|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N31
dffeas \inst|RegFile|reg4|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N31
dffeas \inst|RegFile|reg31|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(\inst|RegFile|reg31|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y46_N13
dffeas \inst|RegFile|reg30|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg31|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg30|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg30|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg31|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0 .lut_mask = 16'hC808;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N31
dffeas \inst|RegFile|reg28|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg29|bit1|int_q~q ),
	.datac(\inst|RegFile|reg28|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N21
dffeas \inst|RegFile|reg27|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N31
dffeas \inst|RegFile|reg26|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg27|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg26|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg26|bit1|int_q~q ),
	.datad(\inst|RegFile|reg27|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N5
dffeas \inst|RegFile|reg25|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N15
dffeas \inst|RegFile|reg24|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg25|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg24|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg24|bit1|int_q~q ),
	.datad(\inst|RegFile|reg25|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~4_combout ),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5 .lut_mask = 16'h0F0A;
defparam \inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N29
dffeas \inst|RegFile|reg11|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y47_N23
dffeas \inst|RegFile|reg10|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg10|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg11|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg10|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg10|bit0|int_q~q ),
	.datad(\inst|RegFile|reg11|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N25
dffeas \inst|RegFile|reg9|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N19
dffeas \inst|RegFile|reg8|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg9|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg8|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg9|bit0|int_q~q ),
	.datad(\inst|RegFile|reg8|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~1 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX815|m0|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N25
dffeas \inst|RegFile|reg3|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N19
dffeas \inst|RegFile|reg2|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg3|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg2|bit0|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg3|bit0|int_q~q ),
	.datad(\inst|RegFile|reg2|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N7
dffeas \inst|RegFile|reg1|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N5
dffeas \inst|RegFile|reg0|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg1|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg0|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg0|bit0|int_q~q ),
	.datad(\inst|RegFile|reg1|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m0|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~2 .lut_mask = 16'h3322;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N13
dffeas \inst|RegFile|reg7|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y47_N23
dffeas \inst|RegFile|reg6|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit0|int_q~q ))))

	.dataa(\inst|RegFile|reg6|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg7|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~3 .lut_mask = 16'hE200;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N25
dffeas \inst|RegFile|reg5|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N11
dffeas \inst|RegFile|reg4|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg4|bit0|int_q~q ),
	.datad(\inst|RegFile|reg5|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX07|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m0|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m0|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX815|m0|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m0|y~0 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux1|MUXTop|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N13
dffeas \inst|RegFile|reg30|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg31|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg30|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0 .lut_mask = 16'h8A80;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit0|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg28|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1 .lut_mask = 16'h2230;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg19|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg18|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg18|bit0|int_q~q ),
	.datad(\inst|RegFile|reg19|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N17
dffeas \inst|RegFile|reg17|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg17|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg16|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg16|bit0|int_q~q ),
	.datad(\inst|RegFile|reg17|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N27
dffeas \inst|RegFile|reg23|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg22|bit0|int_q~q ),
	.datac(\inst|RegFile|reg23|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3 .lut_mask = 16'hE400;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N21
dffeas \inst|RegFile|reg21|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N11
dffeas \inst|RegFile|reg20|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit0|int_q~q ))))

	.dataa(\inst|RegFile|reg20|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg21|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m0|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m0|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m0|y~1 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux1|MUXTop|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N19
dffeas \inst|RegFile|reg27|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N27
dffeas \inst|RegFile|reg26|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg27|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg26|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg26|bit0|int_q~q ),
	.datad(\inst|RegFile|reg27|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N17
dffeas \inst|RegFile|reg25|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N21
dffeas \inst|RegFile|reg24|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg25|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg24|bit0|int_q~q )))))

	.dataa(\inst|RegFile|reg25|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg24|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg15|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg14|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg15|bit0|int_q~q ),
	.datad(\inst|RegFile|reg14|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~3 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg12|bit0|int_q~q ),
	.datad(\inst|RegFile|reg13|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX815|m0|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~4_combout ),
	.datac(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~5 .lut_mask = 16'hF0C0;
defparam \inst|RegFile|Mux1|MUX815|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m0|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m0|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m0|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m0|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m0|y~2 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUXTop|m0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m0|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m0|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m0|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUXTop|m0|y~1_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUXTop|m0|y~0_combout ))))

	.dataa(\inst|RegFile|Mux1|MUXTop|m0|y~1_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUXTop|m0|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m0|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m0|y~3 .lut_mask = 16'hFBF8;
defparam \inst|RegFile|Mux1|MUXTop|m0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg11|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg10|bit0|int_q~q ))))

	.dataa(\inst|RegFile|reg10|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~0 .lut_mask = 16'hE200;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg9|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg8|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg8|bit0|int_q~q ),
	.datad(\inst|RegFile|reg9|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX815|m0|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg3|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg2|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg2|bit0|int_q~q ),
	.datad(\inst|RegFile|reg3|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit0|int_q~q ),
	.datad(\inst|RegFile|reg0|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX07|m0|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg6|bit0|int_q~q ),
	.datad(\inst|RegFile|reg7|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg5|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg4|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg5|bit0|int_q~q ),
	.datad(\inst|RegFile|reg4|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m0|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux2|MUX07|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m0|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m0|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX815|m0|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m0|y~0 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux2|MUXTop|m0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg21|bit0|int_q~q ),
	.datac(\inst|RegFile|reg20|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg27|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg26|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg26|bit0|int_q~q ),
	.datad(\inst|RegFile|reg27|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg25|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg24|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg25|bit0|int_q~q ),
	.datac(\inst|RegFile|reg24|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5 .lut_mask = 16'h3322;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg11|bit1|int_q~q ),
	.datac(\inst|RegFile|reg10|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~0 .lut_mask = 16'h88A0;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg9|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg8|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg8|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg9|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~1 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX815|m1|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg3|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg2|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg2|bit1|int_q~q ),
	.datad(\inst|RegFile|reg3|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit1|int_q~q ),
	.datad(\inst|RegFile|reg0|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX07|m1|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg6|bit1|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg7|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~3 .lut_mask = 16'hE040;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg5|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg4|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg4|bit1|int_q~q ),
	.datad(\inst|RegFile|reg5|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m1|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX07|m1|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX07|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m1|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m1|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX815|m1|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m1|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m1|y~0 .lut_mask = 16'hFE32;
defparam \inst|RegFile|Mux2|MUXTop|m1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg31|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg30|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg30|bit1|int_q~q ),
	.datad(\inst|RegFile|reg31|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg23|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg22|bit1|int_q~q )))))

	.dataa(\inst|RegFile|reg23|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg22|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3 .lut_mask = 16'h88C0;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit1|int_q~q )))))

	.dataa(\inst|RegFile|reg21|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg20|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4 .lut_mask = 16'h2230;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg27|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg26|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg26|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg27|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg25|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg24|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg25|bit1|int_q~q ),
	.datac(\inst|RegFile|reg24|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg3|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg2|bit2|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg3|bit2|int_q~q ),
	.datad(\inst|RegFile|reg2|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg1|bit2|int_q~q ),
	.datac(\inst|RegFile|reg0|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX07|m2|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~2 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg31|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg30|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg31|bit2|int_q~q ),
	.datad(\inst|RegFile|reg30|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg29|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg28|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg29|bit2|int_q~q ),
	.datad(\inst|RegFile|reg28|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~0_combout ),
	.datab(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2 .lut_mask = 16'hEE00;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg21|bit2|int_q~q ),
	.datac(\inst|RegFile|reg20|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg27|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg26|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg27|bit2|int_q~q ),
	.datad(\inst|RegFile|reg26|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg25|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg24|bit2|int_q~q )))))

	.dataa(\inst|RegFile|reg25|bit2|int_q~q ),
	.datab(\inst|RegFile|reg24|bit2|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4 .lut_mask = 16'h0A0C;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg31|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg30|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg30|bit3|int_q~q ),
	.datac(\inst|RegFile|reg31|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0 .lut_mask = 16'hA088;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg29|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg28|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg28|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1 .lut_mask = 16'h2230;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg19|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg18|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0 .lut_mask = 16'h88C0;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg17|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg16|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit3|int_q~q ),
	.datad(\inst|RegFile|reg17|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg23|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg22|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg22|bit3|int_q~q ),
	.datad(\inst|RegFile|reg23|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg21|bit3|int_q~q ),
	.datab(\inst|RegFile|reg20|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4 .lut_mask = 16'h00AC;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m3|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m3|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m3|y~1 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux2|MUXTop|m3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N17
dffeas \inst|RegFile|reg11|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N7
dffeas \inst|RegFile|reg10|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg11|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|RegFile|reg10|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~0 .lut_mask = 16'h8A80;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N1
dffeas \inst|RegFile|reg9|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N7
dffeas \inst|RegFile|reg8|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg9|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg8|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg9|bit5|int_q~q ),
	.datad(\inst|RegFile|reg8|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX815|m5|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg31|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg30|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg30|bit5|int_q~q ),
	.datad(\inst|RegFile|reg31|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N15
dffeas \inst|RegFile|reg29|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N7
dffeas \inst|RegFile|reg28|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg29|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg28|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg29|bit5|int_q~q ),
	.datac(\inst|RegFile|reg28|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~1_combout ),
	.datab(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2 .lut_mask = 16'hEE00;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N27
dffeas \inst|RegFile|reg19|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(\inst|inst27|mux5|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit5|int_q~q )))))

	.dataa(\inst|RegFile|reg19|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg18|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0 .lut_mask = 16'hB080;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg17|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg16|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit5|int_q~q ),
	.datad(\inst|RegFile|reg17|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N31
dffeas \inst|RegFile|reg23|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N25
dffeas \inst|RegFile|reg22|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg23|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg22|bit5|int_q~q )))))

	.dataa(\inst|RegFile|reg23|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg22|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3 .lut_mask = 16'hB800;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N15
dffeas \inst|RegFile|reg21|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N29
dffeas \inst|RegFile|reg20|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg21|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg20|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg20|bit5|int_q~q ),
	.datac(\inst|RegFile|reg21|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4 .lut_mask = 16'h5044;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m5|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m5|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m5|y~1 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux2|MUXTop|m5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg27|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg26|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg26|bit5|int_q~q ),
	.datad(\inst|RegFile|reg27|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N31
dffeas \inst|RegFile|reg25|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg25|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg24|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg24|bit5|int_q~q ),
	.datac(\inst|RegFile|reg25|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4 .lut_mask = 16'h5044;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit5|int_q~q )))))

	.dataa(\inst|RegFile|reg11|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg10|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~0 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg9|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg8|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg8|bit5|int_q~q ),
	.datad(\inst|RegFile|reg9|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX815|m5|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg29|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg28|bit5|int_q~q ))))

	.dataa(\inst|RegFile|reg28|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg29|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg22|bit5|int_q~q ),
	.datac(\inst|RegFile|reg23|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3 .lut_mask = 16'hE400;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg21|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg20|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg21|bit5|int_q~q ),
	.datac(\inst|RegFile|reg20|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N5
dffeas \inst|RegFile|reg31|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N31
dffeas \inst|RegFile|reg30|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg31|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg30|bit6|int_q~q ))))

	.dataa(\inst|RegFile|reg30|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg31|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N9
dffeas \inst|RegFile|reg29|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N21
dffeas \inst|RegFile|reg28|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg29|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg28|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg29|bit6|int_q~q ),
	.datad(\inst|RegFile|reg28|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N29
dffeas \inst|RegFile|reg19|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(\inst|inst27|mux6|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N31
dffeas \inst|RegFile|reg18|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg19|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg18|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0 .lut_mask = 16'hD080;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N21
dffeas \inst|RegFile|reg17|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N9
dffeas \inst|RegFile|reg16|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg17|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg16|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit6|int_q~q ),
	.datad(\inst|RegFile|reg17|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N3
dffeas \inst|RegFile|reg23|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N23
dffeas \inst|RegFile|reg22|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg23|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg22|bit6|int_q~q ))))

	.dataa(\inst|RegFile|reg22|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg23|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N1
dffeas \inst|RegFile|reg21|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N5
dffeas \inst|RegFile|reg20|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg21|bit6|int_q~q ),
	.datac(\inst|RegFile|reg20|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m6|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m6|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m6|y~1 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux2|MUXTop|m6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg27|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg26|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg27|bit6|int_q~q ),
	.datad(\inst|RegFile|reg26|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg31|bit6|int_q~q ),
	.datac(\inst|RegFile|reg30|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit6|int_q~q )))))

	.dataa(\inst|RegFile|reg29|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg28|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~0_combout ),
	.datac(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~1_combout ),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2 .lut_mask = 16'hFC00;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|IFID|instReg|reg1623|bit6|int_q~q ) # ((\inst|IFID|instReg|reg1623|bit5|int_q~q ) # (\inst|RegFile|reg16|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg16|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0 .lut_mask = 16'h00FE;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg19|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg18|bit6|int_q~q )))) # (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & (!\inst|IFID|instReg|reg1623|bit5|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg18|bit6|int_q~q ),
	.datad(\inst|RegFile|reg19|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1 .lut_mask = 16'hB931;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout  = (\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout  & ((\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit6|int_q~q  & \inst|RegFile|reg17|bit6|int_q~q ))))

	.dataa(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg17|bit6|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2 .lut_mask = 16'hBA00;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg23|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg22|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg23|bit6|int_q~q ),
	.datac(\inst|RegFile|reg22|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg20|bit6|int_q~q ),
	.datac(\inst|RegFile|reg21|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4 .lut_mask = 16'h5044;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m6|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m6|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~5_combout ),
	.datac(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m6|y~1 .lut_mask = 16'hF5E4;
defparam \inst|RegFile|Mux1|MUXTop|m6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit7|int_q~q ),
	.datad(\inst|RegFile|reg10|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg9|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg8|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg8|bit7|int_q~q ),
	.datad(\inst|RegFile|reg9|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX815|m7|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N11
dffeas \inst|RegFile|reg31|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg31|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg30|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg31|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|RegFile|reg30|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0 .lut_mask = 16'h8A80;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg29|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg28|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg28|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg29|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q ) # ((\inst|RegFile|reg16|bit7|int_q~q ) # (\inst|IFID|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0 .lut_mask = 16'h5554;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit7|int_q~q ))))) # (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & (!\inst|IFID|instReg|reg1623|bit0|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg19|bit7|int_q~q ),
	.datad(\inst|RegFile|reg18|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1 .lut_mask = 16'hB391;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout  = (\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout  & ((\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit1|int_q~q  & \inst|RegFile|reg17|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~1_combout ),
	.datac(\inst|RegFile|reg17|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2 .lut_mask = 16'hDC00;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N21
dffeas \inst|RegFile|reg22|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg23|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg22|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg22|bit7|int_q~q ),
	.datab(\inst|RegFile|reg23|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3 .lut_mask = 16'hCA00;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N17
dffeas \inst|RegFile|reg21|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(\inst|RegFile|reg21|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y45_N1
dffeas \inst|RegFile|reg20|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(\inst|RegFile|reg20|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg21|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg20|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg21|bit7|int_q~q ),
	.datad(\inst|RegFile|reg20|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m7|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m7|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m7|y~1 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux2|MUXTop|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y47_N31
dffeas \inst|RegFile|reg27|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N1
dffeas \inst|RegFile|reg26|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg27|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg26|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg27|bit7|int_q~q ),
	.datac(\inst|RegFile|reg26|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3 .lut_mask = 16'hD800;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N7
dffeas \inst|RegFile|reg24|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg25|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg24|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg25|bit7|int_q~q ),
	.datac(\inst|RegFile|reg24|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4 .lut_mask = 16'h4450;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~4_combout ),
	.datac(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~3_combout ),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5 .lut_mask = 16'h00FC;
defparam \inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg21|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg20|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg20|bit7|int_q~q ),
	.datac(\inst|RegFile|reg21|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4 .lut_mask = 16'h00E4;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg27|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg26|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|reg27|bit7|int_q~q ),
	.datac(\inst|RegFile|reg26|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3 .lut_mask = 16'h88A0;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N14
cycloneive_lcell_comb \inst|inst21|comparator|Equal0~0 (
// Equation(s):
// \inst|inst21|comparator|Equal0~0_combout  = (\inst|inst14|mux1|y~2_combout  & (\inst|inst25|m1|y~combout  & (\inst|inst14|mux0|y~4_combout  $ (!\inst|inst25|m0|y~2_combout )))) # (!\inst|inst14|mux1|y~2_combout  & (!\inst|inst25|m1|y~combout  & 
// (\inst|inst14|mux0|y~4_combout  $ (!\inst|inst25|m0|y~2_combout ))))

	.dataa(\inst|inst14|mux1|y~2_combout ),
	.datab(\inst|inst25|m1|y~combout ),
	.datac(\inst|inst14|mux0|y~4_combout ),
	.datad(\inst|inst25|m0|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|Equal0~0 .lut_mask = 16'h9009;
defparam \inst|inst21|comparator|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N12
cycloneive_lcell_comb \inst|inst21|comparator|Equal0~1 (
// Equation(s):
// \inst|inst21|comparator|Equal0~1_combout  = (\inst|inst14|mux4|y~2_combout  & (\inst|inst25|m4|y~combout  & (\inst|inst25|m5|y~combout  $ (!\inst|inst14|mux5|y~3_combout )))) # (!\inst|inst14|mux4|y~2_combout  & (!\inst|inst25|m4|y~combout  & 
// (\inst|inst25|m5|y~combout  $ (!\inst|inst14|mux5|y~3_combout ))))

	.dataa(\inst|inst14|mux4|y~2_combout ),
	.datab(\inst|inst25|m5|y~combout ),
	.datac(\inst|inst14|mux5|y~3_combout ),
	.datad(\inst|inst25|m4|y~combout ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|Equal0~1 .lut_mask = 16'h8241;
defparam \inst|inst21|comparator|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N30
cycloneive_lcell_comb \inst|inst21|comparator|Equal0~2 (
// Equation(s):
// \inst|inst21|comparator|Equal0~2_combout  = (\inst|inst21|comparator|Equal0~0_combout  & (\inst|inst21|comparator|Equal0~1_combout  & (\inst|inst14|mux3|y~2_combout  $ (!\inst|inst25|m3|y~combout ))))

	.dataa(\inst|inst21|comparator|Equal0~0_combout ),
	.datab(\inst|inst14|mux3|y~2_combout ),
	.datac(\inst|inst21|comparator|Equal0~1_combout ),
	.datad(\inst|inst25|m3|y~combout ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|Equal0~2 .lut_mask = 16'h8020;
defparam \inst|inst21|comparator|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N24
cycloneive_lcell_comb \inst|inst21|comparator|Equal0~3 (
// Equation(s):
// \inst|inst21|comparator|Equal0~3_combout  = (\inst|inst25|m2|y~combout  & (\inst|inst14|mux2|y~2_combout  & (\inst|inst14|mux7|y~2_combout  $ (!\inst|inst25|m7|y~1_combout )))) # (!\inst|inst25|m2|y~combout  & (!\inst|inst14|mux2|y~2_combout  & 
// (\inst|inst14|mux7|y~2_combout  $ (!\inst|inst25|m7|y~1_combout ))))

	.dataa(\inst|inst25|m2|y~combout ),
	.datab(\inst|inst14|mux7|y~2_combout ),
	.datac(\inst|inst14|mux2|y~2_combout ),
	.datad(\inst|inst25|m7|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|Equal0~3 .lut_mask = 16'h8421;
defparam \inst|inst21|comparator|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N30
cycloneive_lcell_comb \inst|inst21|comparator|Equal0~4 (
// Equation(s):
// \inst|inst21|comparator|Equal0~4_combout  = \inst|inst25|m6|y~combout  $ (((\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst9|instReg|reg07|bit6|int_q~q ))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst14|mux6|y~1_combout ))))

	.dataa(\inst|inst25|m6|y~combout ),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst14|mux6|y~1_combout ),
	.datad(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|Equal0~4 .lut_mask = 16'h569A;
defparam \inst|inst21|comparator|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N0
cycloneive_lcell_comb \inst|inst21|comparator|comb~0 (
// Equation(s):
// \inst|inst21|comparator|comb~0_combout  = (\inst|inst21|comparator|LessThan0~14_combout ) # ((\inst|inst21|comparator|Equal0~3_combout  & (\inst|inst21|comparator|Equal0~2_combout  & !\inst|inst21|comparator|Equal0~4_combout )))

	.dataa(\inst|inst21|comparator|LessThan0~14_combout ),
	.datab(\inst|inst21|comparator|Equal0~3_combout ),
	.datac(\inst|inst21|comparator|Equal0~2_combout ),
	.datad(\inst|inst21|comparator|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|inst21|comparator|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|comb~0 .lut_mask = 16'hAAEA;
defparam \inst|inst21|comparator|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N6
cycloneive_lcell_comb \inst|PCADD4|fa5|Sum (
// Equation(s):
// \inst|PCADD4|fa5|Sum~combout  = \inst|PC|bit5|int_q~q  $ (((\inst|PC|bit4|int_q~q  & (\inst|PC|bit3|int_q~q  & \inst|PC|bit2|int_q~q ))))

	.dataa(\inst|PC|bit5|int_q~q ),
	.datab(\inst|PC|bit4|int_q~q ),
	.datac(\inst|PC|bit3|int_q~q ),
	.datad(\inst|PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|PCADD4|fa5|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCADD4|fa5|Sum .lut_mask = 16'h6AAA;
defparam \inst|PCADD4|fa5|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N31
dffeas \inst|EXMEM|MWRff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|MWRff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|MWRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|MWRff|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|MWRff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N6
cycloneive_lcell_comb \inst|BranchChkComp|Equal0~0 (
// Equation(s):
// \inst|BranchChkComp|Equal0~0_combout  = (\inst|RegFile|Mux1|MUXTop|m1|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m0|y~3_combout  $ (!\inst|RegFile|Mux2|MUXTop|m0|y~3_combout )))) # 
// (!\inst|RegFile|Mux1|MUXTop|m1|y~3_combout  & (!\inst|RegFile|Mux2|MUXTop|m1|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m0|y~3_combout  $ (!\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ))))

	.dataa(\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.datac(\inst|RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|Equal0~0 .lut_mask = 16'h8421;
defparam \inst|BranchChkComp|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N26
cycloneive_lcell_comb \inst|BranchChkComp|Equal0~1 (
// Equation(s):
// \inst|BranchChkComp|Equal0~1_combout  = (\inst|RegFile|Mux2|MUXTop|m3|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  $ (!\inst|RegFile|Mux1|MUXTop|m2|y~3_combout )))) # 
// (!\inst|RegFile|Mux2|MUXTop|m3|y~3_combout  & (!\inst|RegFile|Mux1|MUXTop|m3|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m2|y~3_combout  $ (!\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m3|y~3_combout ),
	.datac(\inst|RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|Equal0~1 .lut_mask = 16'h9009;
defparam \inst|BranchChkComp|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N2
cycloneive_lcell_comb \inst|BranchChkComp|Equal0~2 (
// Equation(s):
// \inst|BranchChkComp|Equal0~2_combout  = (\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m5|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  $ (!\inst|RegFile|Mux2|MUXTop|m4|y~3_combout )))) # 
// (!\inst|RegFile|Mux2|MUXTop|m5|y~3_combout  & (!\inst|RegFile|Mux1|MUXTop|m5|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m4|y~3_combout  $ (!\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.datab(\inst|RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.datac(\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|Equal0~2 .lut_mask = 16'h8241;
defparam \inst|BranchChkComp|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N6
cycloneive_lcell_comb \inst|BranchChkComp|Equal0~3 (
// Equation(s):
// \inst|BranchChkComp|Equal0~3_combout  = (\inst|RegFile|Mux2|MUXTop|m7|y~3_combout  & (\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  $ (!\inst|RegFile|Mux1|MUXTop|m6|y~3_combout )))) # 
// (!\inst|RegFile|Mux2|MUXTop|m7|y~3_combout  & (!\inst|RegFile|Mux1|MUXTop|m7|y~3_combout  & (\inst|RegFile|Mux2|MUXTop|m6|y~3_combout  $ (!\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|Equal0~3 .lut_mask = 16'h8421;
defparam \inst|BranchChkComp|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N20
cycloneive_lcell_comb \inst|BranchChkComp|Equal0~4 (
// Equation(s):
// \inst|BranchChkComp|Equal0~4_combout  = (\inst|BranchChkComp|Equal0~3_combout  & (\inst|BranchChkComp|Equal0~1_combout  & (\inst|BranchChkComp|Equal0~0_combout  & \inst|BranchChkComp|Equal0~2_combout )))

	.dataa(\inst|BranchChkComp|Equal0~3_combout ),
	.datab(\inst|BranchChkComp|Equal0~1_combout ),
	.datac(\inst|BranchChkComp|Equal0~0_combout ),
	.datad(\inst|BranchChkComp|Equal0~2_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|BranchChkComp|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N10
cycloneive_lcell_comb \inst|BranchChkComp|comb~0 (
// Equation(s):
// \inst|BranchChkComp|comb~0_combout  = (\inst|BranchChkComp|LessThan0~14_combout ) # ((\inst|BranchChkComp|LessThan1~14_combout  & !\inst|BranchChkComp|Equal0~4_combout ))

	.dataa(\inst|BranchChkComp|LessThan1~14_combout ),
	.datab(\inst|BranchChkComp|LessThan0~14_combout ),
	.datac(gnd),
	.datad(\inst|BranchChkComp|Equal0~4_combout ),
	.cin(gnd),
	.combout(\inst|BranchChkComp|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|comb~0 .lut_mask = 16'hCCEE;
defparam \inst|BranchChkComp|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N4
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[3]~12 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[3]~12_combout  = (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|MEMWB|RegRdReg|bit3|int_q~q )

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[3]~12 .lut_mask = 16'h5050;
defparam \inst|RegFile|decodeTop|dec3124|d[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y47_N31
dffeas \inst|MEMWB|RWff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|RWff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RWff|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N16
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[3]~13 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[3]~13_combout  = (\inst|MEMWB|RegRdReg|bit1|int_q~q  & \inst|MEMWB|RegRdReg|bit0|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[3]~13 .lut_mask = 16'hF000;
defparam \inst|RegFile|decodeTop|dec3124|d[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N20
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[3] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [3] = LCELL((!\inst|MEMWB|RegRdReg|bit4|int_q~q  & (\inst|MEMWB|RWff|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[3]~12_combout  & \inst|RegFile|decodeTop|dec3124|d[3]~13_combout ))))

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|MEMWB|RWff|int_q~q ),
	.datac(\inst|RegFile|decodeTop|dec3124|d[3]~12_combout ),
	.datad(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [3]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[3] .lut_mask = 16'h4000;
defparam \inst|RegFile|decodeTop|dec158|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N16
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[2]~6 (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d[2]~6_combout  = (!\inst|MEMWB|RegRdReg|bit4|int_q~q  & (!\inst|MEMWB|RegRdReg|bit0|int_q~q  & (\inst|MEMWB|RegRdReg|bit1|int_q~q  & \inst|MEMWB|RWff|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[2]~6 .lut_mask = 16'h1000;
defparam \inst|RegFile|decodeTop|dec07|d[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N24
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[1]~7 (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d[1]~7_combout  = (!\inst|MEMWB|RegRdReg|bit4|int_q~q  & (\inst|MEMWB|RegRdReg|bit0|int_q~q  & (!\inst|MEMWB|RegRdReg|bit1|int_q~q  & \inst|MEMWB|RWff|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[1]~7 .lut_mask = 16'h0400;
defparam \inst|RegFile|decodeTop|dec158|d[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N26
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[0]~8 (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d[0]~8_combout  = (!\inst|MEMWB|RegRdReg|bit4|int_q~q  & (!\inst|MEMWB|RegRdReg|bit0|int_q~q  & (!\inst|MEMWB|RegRdReg|bit1|int_q~q  & \inst|MEMWB|RWff|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[0]~8 .lut_mask = 16'h0100;
defparam \inst|RegFile|decodeTop|dec158|d[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N6
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[3]~12 (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d[3]~12_combout  = (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[3]~12 .lut_mask = 16'h000F;
defparam \inst|RegFile|decodeTop|dec2316|d[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N10
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[3] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [3] = LCELL((\inst|RegFile|decodeTop|dec2316|d[3]~12_combout  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & (\inst|MEMWB|RWff|int_q~q  & !\inst|MEMWB|RegRdReg|bit4|int_q~q ))))

	.dataa(\inst|RegFile|decodeTop|dec2316|d[3]~12_combout ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datac(\inst|MEMWB|RWff|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [3]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[3] .lut_mask = 16'h0080;
defparam \inst|RegFile|decodeTop|dec07|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N8
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[7]~9 (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d[7]~9_combout  = (\inst|MEMWB|RWff|int_q~q  & \inst|MEMWB|RegRdReg|bit2|int_q~q )

	.dataa(\inst|MEMWB|RWff|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[7]~9 .lut_mask = 16'h8888;
defparam \inst|RegFile|decodeTop|dec158|d[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N28
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[7] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [7] = LCELL((!\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & (\inst|RegFile|decodeTop|dec158|d[7]~9_combout  & !\inst|MEMWB|RegRdReg|bit4|int_q~q ))))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datac(\inst|RegFile|decodeTop|dec158|d[7]~9_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [7]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[7] .lut_mask = 16'h0040;
defparam \inst|RegFile|decodeTop|dec07|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N14
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[5]~9 (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d[5]~9_combout  = (!\inst|MEMWB|RegRdReg|bit3|int_q~q  & (!\inst|MEMWB|RegRdReg|bit4|int_q~q  & \inst|MEMWB|RegRdReg|bit2|int_q~q ))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[5]~9 .lut_mask = 16'h1100;
defparam \inst|RegFile|decodeTop|dec07|d[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N30
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[6] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [6] = LCELL((\inst|MEMWB|RegRdReg|bit1|int_q~q  & (\inst|RegFile|decodeTop|dec07|d[5]~9_combout  & (\inst|MEMWB|RWff|int_q~q  & !\inst|MEMWB|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec07|d[5]~9_combout ),
	.datac(\inst|MEMWB|RWff|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [6]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[6] .lut_mask = 16'h0080;
defparam \inst|RegFile|decodeTop|dec07|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N12
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[5] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [5] = LCELL((!\inst|MEMWB|RegRdReg|bit1|int_q~q  & (\inst|RegFile|decodeTop|dec07|d[5]~9_combout  & (\inst|MEMWB|RWff|int_q~q  & \inst|MEMWB|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec07|d[5]~9_combout ),
	.datac(\inst|MEMWB|RWff|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [5]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[5] .lut_mask = 16'h4000;
defparam \inst|RegFile|decodeTop|dec07|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N20
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[4] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [4] = LCELL((\inst|MEMWB|RWff|int_q~q  & (!\inst|MEMWB|RegRdReg|bit0|int_q~q  & (!\inst|MEMWB|RegRdReg|bit1|int_q~q  & \inst|RegFile|decodeTop|dec07|d[5]~9_combout ))))

	.dataa(\inst|MEMWB|RWff|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|RegFile|decodeTop|dec07|d[5]~9_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [4]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[4] .lut_mask = 16'h0200;
defparam \inst|RegFile|decodeTop|dec07|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N10
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[3]~14 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[3]~14_combout  = (\inst|MEMWB|RegRdReg|bit4|int_q~q  & \inst|MEMWB|RWff|int_q~q )

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|MEMWB|RWff|int_q~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[3]~14 .lut_mask = 16'h8888;
defparam \inst|RegFile|decodeTop|dec3124|d[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N6
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[7] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [7] = LCELL((\inst|RegFile|decodeTop|dec3124|d[3]~14_combout  & (\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & \inst|MEMWB|RegRdReg|bit3|int_q~q ))))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[3]~14_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [7]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[7] .lut_mask = 16'h8000;
defparam \inst|RegFile|decodeTop|dec3124|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N0
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[2]~16 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[2]~16_combout  = (\inst|MEMWB|RegRdReg|bit1|int_q~q  & (\inst|MEMWB|RegRdReg|bit4|int_q~q  & (\inst|MEMWB|RWff|int_q~q  & !\inst|MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\inst|MEMWB|RWff|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[2]~16 .lut_mask = 16'h0080;
defparam \inst|RegFile|decodeTop|dec3124|d[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N8
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[6] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [6] = LCELL((\inst|RegFile|decodeTop|dec3124|d[2]~16_combout  & (\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[2]~16_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [6]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[6] .lut_mask = 16'h8800;
defparam \inst|RegFile|decodeTop|dec3124|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N26
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[1]~18 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[1]~18_combout  = (!\inst|MEMWB|RegRdReg|bit1|int_q~q  & (\inst|MEMWB|RWff|int_q~q  & (\inst|MEMWB|RegRdReg|bit0|int_q~q  & \inst|MEMWB|RegRdReg|bit4|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\inst|MEMWB|RWff|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[1]~18 .lut_mask = 16'h4000;
defparam \inst|RegFile|decodeTop|dec3124|d[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N30
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[5] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [5] = LCELL((\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|MEMWB|RegRdReg|bit3|int_q~q  & \inst|RegFile|decodeTop|dec3124|d[1]~18_combout )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|decodeTop|dec3124|d[1]~18_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [5]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[5] .lut_mask = 16'h8800;
defparam \inst|RegFile|decodeTop|dec3124|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N24
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[0]~20 (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d[0]~20_combout  = (!\inst|MEMWB|RegRdReg|bit1|int_q~q  & (\inst|MEMWB|RegRdReg|bit4|int_q~q  & (\inst|MEMWB|RWff|int_q~q  & !\inst|MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\inst|MEMWB|RWff|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[0]~20 .lut_mask = 16'h0040;
defparam \inst|RegFile|decodeTop|dec3124|d[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N0
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[4] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [4] = LCELL((\inst|RegFile|decodeTop|dec3124|d[0]~20_combout  & (\inst|MEMWB|RegRdReg|bit3|int_q~q  & \inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[0]~20_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [4]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[4] .lut_mask = 16'h8800;
defparam \inst|RegFile|decodeTop|dec3124|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N28
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[7] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [7] = LCELL((\inst|RegFile|decodeTop|dec3124|d[3]~14_combout  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & (!\inst|MEMWB|RegRdReg|bit3|int_q~q  & \inst|MEMWB|RegRdReg|bit2|int_q~q ))))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[3]~14_combout ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datac(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [7]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[7] .lut_mask = 16'h0800;
defparam \inst|RegFile|decodeTop|dec2316|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N14
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[6] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [6] = LCELL((!\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[2]~16_combout  & \inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[2]~16_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [6]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[6] .lut_mask = 16'h4400;
defparam \inst|RegFile|decodeTop|dec2316|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N30
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[5] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [5] = LCELL((!\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|RegFile|decodeTop|dec3124|d[1]~18_combout )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|decodeTop|dec3124|d[1]~18_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [5]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[5] .lut_mask = 16'h4400;
defparam \inst|RegFile|decodeTop|dec2316|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N6
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[4] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [4] = LCELL((\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[0]~20_combout  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[0]~20_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [4]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[4] .lut_mask = 16'h0088;
defparam \inst|RegFile|decodeTop|dec2316|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N6
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[7] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [7] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & (\inst|RegFile|decodeTop|dec158|d[7]~9_combout  & !\inst|MEMWB|RegRdReg|bit4|int_q~q ))))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datac(\inst|RegFile|decodeTop|dec158|d[7]~9_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [7]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[7] .lut_mask = 16'h0080;
defparam \inst|RegFile|decodeTop|dec158|d[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N28
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[6] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [6] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec07|d[2]~6_combout  & \inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\inst|RegFile|decodeTop|dec07|d[2]~6_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [6]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[6] .lut_mask = 16'hC000;
defparam \inst|RegFile|decodeTop|dec158|d[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N0
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[5] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [5] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|RegFile|decodeTop|dec158|d[1]~7_combout )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|decodeTop|dec158|d[1]~7_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [5]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[5] .lut_mask = 16'h8800;
defparam \inst|RegFile|decodeTop|dec158|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N2
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[4] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [4] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec158|d[0]~8_combout  & \inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|decodeTop|dec158|d[0]~8_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [4]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[4] .lut_mask = 16'hA000;
defparam \inst|RegFile|decodeTop|dec158|d[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N15
dffeas \inst|inst9|MWRff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst8|muxMemWrite|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|MWRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|MWRff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|MWRff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N20
cycloneive_lcell_comb \inst|inst25|m3|y~4 (
// Equation(s):
// \inst|inst25|m3|y~4_combout  = (\inst|EXMEM|RWff|int_q~q  & (\inst|inst25|m3|y~3_combout  & ((\inst|inst24|notZero~0_combout ) # (\inst|EXMEM|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst|inst24|notZero~0_combout ),
	.datab(\inst|EXMEM|RWff|int_q~q ),
	.datac(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datad(\inst|inst25|m3|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m3|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m3|y~4 .lut_mask = 16'hC800;
defparam \inst|inst25|m3|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N4
cycloneive_lcell_comb \inst|inst25|m4|y~4 (
// Equation(s):
// \inst|inst25|m4|y~4_combout  = (\inst|EXMEM|RWff|int_q~q  & (\inst|inst25|m4|y~3_combout  & ((\inst|EXMEM|RegRdReg|bit0|int_q~q ) # (\inst|inst24|notZero~0_combout ))))

	.dataa(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst|EXMEM|RWff|int_q~q ),
	.datac(\inst|inst24|notZero~0_combout ),
	.datad(\inst|inst25|m4|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m4|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m4|y~4 .lut_mask = 16'hC800;
defparam \inst|inst25|m4|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N8
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[2] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [2] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec07|d[2]~6_combout  & \inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec07|d[2]~6_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [2]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[2] .lut_mask = 16'h4400;
defparam \inst|RegFile|decodeTop|dec158|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N30
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[1] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [1] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec158|d[1]~7_combout  & \inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec158|d[1]~7_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [1]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[1] .lut_mask = 16'h4400;
defparam \inst|RegFile|decodeTop|dec158|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N10
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec158|d[0] (
// Equation(s):
// \inst|RegFile|decodeTop|dec158|d [0] = LCELL((\inst|RegFile|decodeTop|dec158|d[0]~8_combout  & (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|RegFile|decodeTop|dec158|d[0]~8_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec158|d [0]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[0] .lut_mask = 16'h2200;
defparam \inst|RegFile|decodeTop|dec158|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N18
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[2] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [2] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec07|d[2]~6_combout  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec07|d[2]~6_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [2]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[2] .lut_mask = 16'h0044;
defparam \inst|RegFile|decodeTop|dec07|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N14
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[1] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [1] = LCELL((!\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec158|d[1]~7_combout  & !\inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec158|d[1]~7_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [1]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[1] .lut_mask = 16'h0044;
defparam \inst|RegFile|decodeTop|dec07|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N22
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec07|d[0] (
// Equation(s):
// \inst|RegFile|decodeTop|dec07|d [0] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec158|d[0]~8_combout  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|decodeTop|dec158|d[0]~8_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec07|d [0]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[0] .lut_mask = 16'h0050;
defparam \inst|RegFile|decodeTop|dec07|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N26
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[3] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [3] = LCELL((\inst|MEMWB|RegRdReg|bit4|int_q~q  & (\inst|RegFile|decodeTop|dec2316|d[3]~12_combout  & (\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & \inst|MEMWB|RWff|int_q~q ))))

	.dataa(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec2316|d[3]~12_combout ),
	.datac(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datad(\inst|MEMWB|RWff|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [3]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[3] .lut_mask = 16'h8000;
defparam \inst|RegFile|decodeTop|dec2316|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N12
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[2] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [2] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[2]~16_combout  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|decodeTop|dec3124|d[2]~16_combout ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [2]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[2] .lut_mask = 16'h0050;
defparam \inst|RegFile|decodeTop|dec2316|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N22
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[1] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [1] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[1]~18_combout  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[1]~18_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [1]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[1] .lut_mask = 16'h0044;
defparam \inst|RegFile|decodeTop|dec2316|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N2
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec2316|d[0] (
// Equation(s):
// \inst|RegFile|decodeTop|dec2316|d [0] = LCELL((\inst|RegFile|decodeTop|dec3124|d[0]~20_combout  & (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & !\inst|MEMWB|RegRdReg|bit3|int_q~q )))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[0]~20_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec2316|d [0]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[0] .lut_mask = 16'h0022;
defparam \inst|RegFile|decodeTop|dec2316|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y47_N28
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[3] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [3] = LCELL((\inst|RegFile|decodeTop|dec3124|d[3]~13_combout  & (\inst|MEMWB|RegRdReg|bit3|int_q~q  & (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|RegFile|decodeTop|dec3124|d[3]~14_combout ))))

	.dataa(\inst|RegFile|decodeTop|dec3124|d[3]~13_combout ),
	.datab(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datad(\inst|RegFile|decodeTop|dec3124|d[3]~14_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [3]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[3] .lut_mask = 16'h0800;
defparam \inst|RegFile|decodeTop|dec3124|d[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N22
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[2] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [2] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (!\inst|MEMWB|RegRdReg|bit2|int_q~q  & \inst|RegFile|decodeTop|dec3124|d[2]~16_combout )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|decodeTop|dec3124|d[2]~16_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [2]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[2] .lut_mask = 16'h2200;
defparam \inst|RegFile|decodeTop|dec3124|d[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N16
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[1] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [1] = LCELL((\inst|MEMWB|RegRdReg|bit3|int_q~q  & (\inst|RegFile|decodeTop|dec3124|d[1]~18_combout  & !\inst|MEMWB|RegRdReg|bit2|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datab(\inst|RegFile|decodeTop|dec3124|d[1]~18_combout ),
	.datac(gnd),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [1]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[1] .lut_mask = 16'h0088;
defparam \inst|RegFile|decodeTop|dec3124|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N14
cycloneive_lcell_comb \inst|RegFile|decodeTop|dec3124|d[0] (
// Equation(s):
// \inst|RegFile|decodeTop|dec3124|d [0] = LCELL((!\inst|MEMWB|RegRdReg|bit2|int_q~q  & (\inst|MEMWB|RegRdReg|bit3|int_q~q  & \inst|RegFile|decodeTop|dec3124|d[0]~20_combout )))

	.dataa(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|decodeTop|dec3124|d[0]~20_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|decodeTop|dec3124|d [0]),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec3124|d[0] .lut_mask = 16'h4400;
defparam \inst|RegFile|decodeTop|dec3124|d[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N14
cycloneive_lcell_comb \inst|OutMux|m2|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m2|muxtop|y~2_combout  = (\ValueSelect[1]~input_o  & ((\inst|inst9|RD1Reg|bit2|int_q~q ) # ((\ValueSelect[0]~input_o )))) # (!\ValueSelect[1]~input_o  & (((!\ValueSelect[0]~input_o  & \inst|PC|bit2|int_q~q ))))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\inst|inst9|RD1Reg|bit2|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst|PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|OutMux|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m2|muxtop|y~2 .lut_mask = 16'hADA8;
defparam \inst|OutMux|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y45_N2
cycloneive_lcell_comb \inst|inst21|comparator|outs[2] (
// Equation(s):
// \inst|inst21|comparator|outs [2] = (!\inst|inst21|comparator|comb~0_combout  & ((\inst|inst21|comparator|LessThan1~14_combout ) # (\inst|inst21|comparator|outs [2])))

	.dataa(gnd),
	.datab(\inst|inst21|comparator|comb~0_combout ),
	.datac(\inst|inst21|comparator|LessThan1~14_combout ),
	.datad(\inst|inst21|comparator|outs [2]),
	.cin(gnd),
	.combout(\inst|inst21|comparator|outs [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst21|comparator|outs[2] .lut_mask = 16'h3330;
defparam \inst|inst21|comparator|outs[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N14
cycloneive_lcell_comb \inst|BranchChkComp|outs[1] (
// Equation(s):
// \inst|BranchChkComp|outs [1] = (!\inst|BranchChkComp|comb~0_combout  & ((\inst|BranchChkComp|Equal0~4_combout ) # (\inst|BranchChkComp|outs [1])))

	.dataa(\inst|BranchChkComp|comb~0_combout ),
	.datab(\inst|BranchChkComp|Equal0~4_combout ),
	.datac(\inst|BranchChkComp|outs [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|BranchChkComp|outs [1]),
	.cout());
// synopsys translate_off
defparam \inst|BranchChkComp|outs[1] .lut_mask = 16'h5454;
defparam \inst|BranchChkComp|outs[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[1]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[0]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[3]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[2]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[0]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[5]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [5]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[5]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[5]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[7]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [7]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[7]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[7]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[4]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst|RegFile|decodeTop|dec07|d[6]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec07|d [6]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec07|d[6]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec07|d[6]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[1]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[4]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [4]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[4]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[4]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[5]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [5]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[5]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[5]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[6]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [6]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[6]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[6]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \inst|RegFile|decodeTop|dec2316|d[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec2316|d [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[0]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec2316|d[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[7]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [7]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[7]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[7]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst|RegFile|decodeTop|dec2316|d[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec2316|d [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[1]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec2316|d[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst|RegFile|decodeTop|dec2316|d[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec2316|d [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec2316|d[2]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec2316|d[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[2]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \inst|RegFile|decodeTop|dec158|d[3]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|RegFile|decodeTop|dec158|d [3]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|RegFile|decodeTop|dec158|d[3]~clkctrl .clock_type = "global clock";
defparam \inst|RegFile|decodeTop|dec158|d[3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N22
cycloneive_lcell_comb \inst|MEMWB|ALUResultReg|bit4|int_q~feeder (
// Equation(s):
// \inst|MEMWB|ALUResultReg|bit4|int_q~feeder_combout  = \inst|EXMEM|ALUResultReg|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|EXMEM|ALUResultReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|MEMWB|ALUResultReg|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MEMWB|ALUResultReg|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N28
cycloneive_lcell_comb \inst|RegFile|reg17|bit3|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit3|int_q~feeder_combout  = \inst|inst27|mux3|y~0_combout 

	.dataa(\inst|inst27|mux3|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit3|int_q~feeder .lut_mask = 16'hAAAA;
defparam \inst|RegFile|reg17|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N16
cycloneive_lcell_comb \inst|RegFile|reg0|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg0|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg0|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg0|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg0|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \inst|RegFile|reg1|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg1|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg1|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg1|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg1|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N30
cycloneive_lcell_comb \inst|RegFile|reg31|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg31|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux1|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg31|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg31|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg31|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N16
cycloneive_lcell_comb \inst|RegFile|reg17|bit0|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit0|int_q~feeder_combout  = \inst|inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux0|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg17|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N22
cycloneive_lcell_comb \inst|RegFile|reg10|bit0|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg10|bit0|int_q~feeder_combout  = \inst|inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux0|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg10|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg10|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg10|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N0
cycloneive_lcell_comb \inst|MEMWB|ALUResultReg|bit5|int_q~feeder (
// Equation(s):
// \inst|MEMWB|ALUResultReg|bit5|int_q~feeder_combout  = \inst|EXMEM|ALUResultReg|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|EXMEM|ALUResultReg|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|MEMWB|ALUResultReg|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MEMWB|ALUResultReg|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N20
cycloneive_lcell_comb \inst|RegFile|reg17|bit6|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit6|int_q~feeder_combout  = \inst|inst27|mux6|y~0_combout 

	.dataa(\inst|inst27|mux6|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit6|int_q~feeder .lut_mask = 16'hAAAA;
defparam \inst|RegFile|reg17|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y45_N0
cycloneive_lcell_comb \inst|RegFile|reg20|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg20|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg20|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg20|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg20|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N16
cycloneive_lcell_comb \inst|RegFile|reg21|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg21|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg21|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg21|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg21|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N4
cycloneive_lcell_comb \inst|inst9|RD1Reg|bit2|int_q~feeder (
// Equation(s):
// \inst|inst9|RD1Reg|bit2|int_q~feeder_combout  = \inst|RegFile|Mux1|MUXTop|m2|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUXTop|m2|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst9|RD1Reg|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|RD1Reg|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N30
cycloneive_lcell_comb \inst|inst9|RD1Reg|bit0|int_q~feeder (
// Equation(s):
// \inst|inst9|RD1Reg|bit0|int_q~feeder_combout  = \inst|RegFile|Mux1|MUXTop|m0|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUXTop|m0|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst9|RD1Reg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|RD1Reg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N30
cycloneive_lcell_comb \inst|EXMEM|MWRff|int_q~feeder (
// Equation(s):
// \inst|EXMEM|MWRff|int_q~feeder_combout  = \inst|inst9|MWRff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|MWRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|MWRff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|MWRff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|MWRff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \ZeroOut~output (
	.i(!\inst|inst21|Zero~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \BranchOut~output (
	.i(\inst|inst8|muxRegWrite|y~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \MemWriteOut~output (
	.i(\inst|inst8|muxMemWrite|y~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \RegWriteOut~output (
	.i(\inst|inst8|muxBranch|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\inst|InstOutMUX|muxTop|mux31|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\inst|InstOutMUX|muxTop|mux30|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\inst|InstOutMUX|muxTop|mux29|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\inst|InstOutMUX|muxTop|mux28|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\inst|InstOutMUX|muxTop|mux27|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\inst|InstOutMUX|muxTop|mux26|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\inst|InstOutMUX|muxTop|mux25|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\inst|InstOutMUX|muxTop|mux24|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\inst|InstOutMUX|muxTop|mux23|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\inst|InstOutMUX|muxTop|mux22|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\inst|InstOutMUX|muxTop|mux21|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\inst|InstOutMUX|muxTop|mux20|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\inst|InstOutMUX|muxTop|mux19|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\inst|InstOutMUX|muxTop|mux18|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\inst|InstOutMUX|muxTop|mux17|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\inst|InstOutMUX|muxTop|mux16|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\inst|InstOutMUX|muxTop|mux15|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\inst|InstOutMUX|muxTop|mux14|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\inst|InstOutMUX|muxTop|mux13|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\inst|InstOutMUX|muxTop|mux12|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\inst|InstOutMUX|muxTop|mux11|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\inst|InstOutMUX|muxTop|mux10|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\inst|InstOutMUX|muxTop|mux9|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\inst|InstOutMUX|muxTop|mux8|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\inst|InstOutMUX|muxTop|mux7|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\inst|InstOutMUX|muxTop|mux6|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\inst|InstOutMUX|muxTop|mux5|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\inst|InstOutMUX|muxTop|mux4|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\inst|InstOutMUX|muxTop|mux3|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\inst|InstOutMUX|muxTop|mux2|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\inst|InstOutMUX|muxTop|mux1|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\inst|InstOutMUX|muxTop|mux0|y~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\inst|OutMux|m7|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\inst|OutMux|m6|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\inst|OutMux|m5|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\inst|OutMux|m4|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\inst|OutMux|m3|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\inst|OutMux|m2|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\inst|OutMux|m1|muxtop|y~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\inst|OutMux|m0|muxtop|y~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N8
cycloneive_lcell_comb \inst|inst19|mux3|y~0 (
// Equation(s):
// \inst|inst19|mux3|y~0_combout  = (\inst|inst17|Jump~combout  & (\inst|IFID|instReg|reg07|bit3|int_q~q )) # (!\inst|inst17|Jump~combout  & ((\inst|PC|bit2|int_q~q  $ (\inst|PC|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg07|bit3|int_q~q ),
	.datab(\inst|PC|bit2|int_q~q ),
	.datac(\inst|PC|bit3|int_q~q ),
	.datad(\inst|inst17|Jump~combout ),
	.cin(gnd),
	.combout(\inst|inst19|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux3|y~0 .lut_mask = 16'hAA3C;
defparam \inst|inst19|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \GReset~input (
	.i(GReset),
	.ibar(gnd),
	.o(\GReset~input_o ));
// synopsys translate_off
defparam \GReset~input .bus_hold = "false";
defparam \GReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N12
cycloneive_lcell_comb \inst|inst20~0 (
// Equation(s):
// \inst|inst20~0_combout  = (\inst|BranchChkComp|outs [1] & !\inst|IFID|instReg|reg2431|bit2|int_q~q )

	.dataa(\inst|BranchChkComp|outs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~0 .lut_mask = 16'h00AA;
defparam \inst|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N30
cycloneive_lcell_comb \inst|PCADD4|fa5|Cout~0 (
// Equation(s):
// \inst|PCADD4|fa5|Cout~0_combout  = (\inst|PC|bit5|int_q~q  & (\inst|PC|bit4|int_q~q  & (\inst|PC|bit3|int_q~q  & \inst|PC|bit2|int_q~q )))

	.dataa(\inst|PC|bit5|int_q~q ),
	.datab(\inst|PC|bit4|int_q~q ),
	.datac(\inst|PC|bit3|int_q~q ),
	.datad(\inst|PC|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|PCADD4|fa5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCADD4|fa5|Cout~0 .lut_mask = 16'h8000;
defparam \inst|PCADD4|fa5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N16
cycloneive_lcell_comb \inst|PCADD4|fa7|Sum (
// Equation(s):
// \inst|PCADD4|fa7|Sum~combout  = \inst|PC|bit7|int_q~q  $ (((\inst|PCADD4|fa5|Cout~0_combout  & \inst|PC|bit6|int_q~q )))

	.dataa(\inst|PC|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|PCADD4|fa5|Cout~0_combout ),
	.datad(\inst|PC|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|PCADD4|fa7|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCADD4|fa7|Sum .lut_mask = 16'h5AAA;
defparam \inst|PCADD4|fa7|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N10
cycloneive_lcell_comb \inst|inst19|mux7|y~0 (
// Equation(s):
// \inst|inst19|mux7|y~0_combout  = (\inst|inst17|Jump~combout  & (\inst|IFID|instReg|reg07|bit7|int_q~q )) # (!\inst|inst17|Jump~combout  & ((\inst|PCADD4|fa7|Sum~combout )))

	.dataa(\inst|IFID|instReg|reg07|bit7|int_q~q ),
	.datab(\inst|PCADD4|fa7|Sum~combout ),
	.datac(gnd),
	.datad(\inst|inst17|Jump~combout ),
	.cin(gnd),
	.combout(\inst|inst19|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux7|y~0 .lut_mask = 16'hAACC;
defparam \inst|inst19|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N11
dffeas \inst|PC|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux7|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit7|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\inst|PC|bit7|int_q~q ,\inst|PC|bit6|int_q~q ,\inst|PC|bit5|int_q~q ,\inst|PC|bit4|int_q~q ,\inst|PC|bit3|int_q~q ,\inst|PC|bit2|int_q~q ,\inst|PC|bit1|int_q~q ,\inst|PC|bit0|int_q~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .init_file = "InstMem.mif";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "pipelineProc:inst|lpm_rom:InstructionMemory|altrom:srom|altsyncram:rom_block|altsyncram_qd01:auto_generated|ALTSYNCRAM";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|InstructionMemory|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001021FFFA00000000000000000000000000001022FFFF0000000000000000000000000000AC01000300000000000000000000000000000043082000000000000000000000000000008C03000100000000000000000000000000008C020000;
// synopsys translate_on

// Location: FF_X82_Y48_N3
dffeas \inst|IFID|instReg|reg1623|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [17]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y47_N23
dffeas \inst|inst9|instReg|reg1623|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N24
cycloneive_lcell_comb \inst|IFID|instReg|reg1623|bit2|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg1623|bit2|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg1623|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg1623|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N25
dffeas \inst|IFID|instReg|reg1623|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg1623|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N21
dffeas \inst|inst9|instReg|reg1623|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N2
cycloneive_lcell_comb \inst|inst10|stall~4 (
// Equation(s):
// \inst|inst10|stall~4_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & (\inst|inst9|instReg|reg1623|bit2|int_q~q  & (\inst|inst9|instReg|reg1623|bit1|int_q~q  $ (!\inst|IFID|instReg|reg1623|bit1|int_q~q )))) # 
// (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & (!\inst|inst9|instReg|reg1623|bit2|int_q~q  & (\inst|inst9|instReg|reg1623|bit1|int_q~q  $ (!\inst|IFID|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst10|stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~4 .lut_mask = 16'h8241;
defparam \inst|inst10|stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N15
dffeas \inst|IFID|instReg|reg1623|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [16]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N15
dffeas \inst|IFID|instReg|reg1623|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [20]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N17
dffeas \inst|IFID|instReg|reg1623|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [19]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N7
dffeas \inst|inst9|instReg|reg1623|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N16
cycloneive_lcell_comb \inst|inst10|stall~3 (
// Equation(s):
// \inst|inst10|stall~3_combout  = (\inst|inst9|instReg|reg1623|bit3|int_q~q  & (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|IFID|instReg|reg1623|bit4|int_q~q  $ (!\inst|inst9|instReg|reg1623|bit4|int_q~q )))) # 
// (!\inst|inst9|instReg|reg1623|bit3|int_q~q  & (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|IFID|instReg|reg1623|bit4|int_q~q  $ (!\inst|inst9|instReg|reg1623|bit4|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst10|stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~3 .lut_mask = 16'h8421;
defparam \inst|inst10|stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N14
cycloneive_lcell_comb \inst|inst10|stall~5 (
// Equation(s):
// \inst|inst10|stall~5_combout  = (\inst|inst10|stall~4_combout  & (\inst|inst10|stall~3_combout  & (\inst|inst9|instReg|reg1623|bit0|int_q~q  $ (!\inst|IFID|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|inst10|stall~4_combout ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|inst10|stall~3_combout ),
	.cin(gnd),
	.combout(\inst|inst10|stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~5 .lut_mask = 16'h8400;
defparam \inst|inst10|stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N3
dffeas \inst|IFID|instReg|reg1623|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [21]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N11
dffeas \inst|inst9|instReg|reg1623|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N4
cycloneive_lcell_comb \inst|IFID|instReg|reg1623|bit7|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg1623|bit7|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg1623|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg1623|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N5
dffeas \inst|IFID|instReg|reg1623|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg1623|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N31
dffeas \inst|IFID|instReg|reg1623|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [22]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N30
cycloneive_lcell_comb \inst|inst10|stall~1 (
// Equation(s):
// \inst|inst10|stall~1_combout  = (\inst|inst9|instReg|reg1623|bit1|int_q~q  & (\inst|IFID|instReg|reg1623|bit6|int_q~q  & (\inst|IFID|instReg|reg1623|bit7|int_q~q  $ (!\inst|inst9|instReg|reg1623|bit2|int_q~q )))) # 
// (!\inst|inst9|instReg|reg1623|bit1|int_q~q  & (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & (\inst|IFID|instReg|reg1623|bit7|int_q~q  $ (!\inst|inst9|instReg|reg1623|bit2|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst10|stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~1 .lut_mask = 16'h8421;
defparam \inst|inst10|stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N24
cycloneive_lcell_comb \inst|inst10|stall~2 (
// Equation(s):
// \inst|inst10|stall~2_combout  = (\inst|inst10|stall~0_combout  & (\inst|inst10|stall~1_combout  & (\inst|IFID|instReg|reg1623|bit5|int_q~q  $ (!\inst|inst9|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\inst|inst10|stall~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|inst10|stall~1_combout ),
	.cin(gnd),
	.combout(\inst|inst10|stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~2 .lut_mask = 16'h8200;
defparam \inst|inst10|stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N6
cycloneive_lcell_comb \inst|inst10|stall~6 (
// Equation(s):
// \inst|inst10|stall~6_combout  = ((!\inst|inst10|stall~5_combout  & !\inst|inst10|stall~2_combout )) # (!\inst|inst9|MRff|int_q~q )

	.dataa(\inst|inst9|MRff|int_q~q ),
	.datab(\inst|inst10|stall~5_combout ),
	.datac(gnd),
	.datad(\inst|inst10|stall~2_combout ),
	.cin(gnd),
	.combout(\inst|inst10|stall~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst10|stall~6 .lut_mask = 16'h5577;
defparam \inst|inst10|stall~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N27
dffeas \inst|IFID|instReg|reg2431|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [27]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N26
cycloneive_lcell_comb \inst|inst11 (
// Equation(s):
// \inst|inst11~combout  = (!\GReset~input_o  & (((\inst|IFID|instReg|reg2431|bit3|int_q~q ) # (!\inst|inst20~0_combout )) # (!\inst|inst8|muxALUOp0|y~0_combout )))

	.dataa(\GReset~input_o ),
	.datab(\inst|inst8|muxALUOp0|y~0_combout ),
	.datac(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datad(\inst|inst20~0_combout ),
	.cin(gnd),
	.combout(\inst|inst11~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11 .lut_mask = 16'h5155;
defparam \inst|inst11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N23
dffeas \inst|IFID|instReg|reg07|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [6]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N0
cycloneive_lcell_comb \inst|inst19|mux6|y~0 (
// Equation(s):
// \inst|inst19|mux6|y~0_combout  = (\inst|inst17|Jump~combout  & (((\inst|IFID|instReg|reg07|bit6|int_q~q )))) # (!\inst|inst17|Jump~combout  & (\inst|PCADD4|fa5|Cout~0_combout  $ ((\inst|PC|bit6|int_q~q ))))

	.dataa(\inst|PCADD4|fa5|Cout~0_combout ),
	.datab(\inst|inst17|Jump~combout ),
	.datac(\inst|PC|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg07|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst19|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux6|y~0 .lut_mask = 16'hDE12;
defparam \inst|inst19|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N1
dffeas \inst|PC|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux6|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit6|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N11
dffeas \inst|IFID|instReg|reg07|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [5]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N4
cycloneive_lcell_comb \inst|inst19|mux5|y~0 (
// Equation(s):
// \inst|inst19|mux5|y~0_combout  = (\inst|inst17|Jump~combout  & ((\inst|IFID|instReg|reg07|bit5|int_q~q ))) # (!\inst|inst17|Jump~combout  & (\inst|PCADD4|fa5|Sum~combout ))

	.dataa(\inst|PCADD4|fa5|Sum~combout ),
	.datab(\inst|IFID|instReg|reg07|bit5|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst17|Jump~combout ),
	.cin(gnd),
	.combout(\inst|inst19|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux5|y~0 .lut_mask = 16'hCCAA;
defparam \inst|inst19|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N5
dffeas \inst|PC|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux5|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit5|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N13
dffeas \inst|IFID|instReg|reg07|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [4]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N20
cycloneive_lcell_comb \inst|PCADD4|fa4|Sum (
// Equation(s):
// \inst|PCADD4|fa4|Sum~combout  = \inst|PC|bit4|int_q~q  $ (((\inst|PC|bit3|int_q~q  & \inst|PC|bit2|int_q~q )))

	.dataa(\inst|PC|bit3|int_q~q ),
	.datab(\inst|PC|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|PC|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|PCADD4|fa4|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|PCADD4|fa4|Sum .lut_mask = 16'h7788;
defparam \inst|PCADD4|fa4|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N2
cycloneive_lcell_comb \inst|inst19|mux4|y~0 (
// Equation(s):
// \inst|inst19|mux4|y~0_combout  = (\inst|inst17|Jump~combout  & (\inst|IFID|instReg|reg07|bit4|int_q~q )) # (!\inst|inst17|Jump~combout  & ((\inst|PCADD4|fa4|Sum~combout )))

	.dataa(gnd),
	.datab(\inst|inst17|Jump~combout ),
	.datac(\inst|IFID|instReg|reg07|bit4|int_q~q ),
	.datad(\inst|PCADD4|fa4|Sum~combout ),
	.cin(gnd),
	.combout(\inst|inst19|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux4|y~0 .lut_mask = 16'hF3C0;
defparam \inst|inst19|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N3
dffeas \inst|PC|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux4|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit4|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N0
cycloneive_lcell_comb \inst|IFID|instReg|reg2431|bit7|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg2431|bit7|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg2431|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg2431|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N1
dffeas \inst|IFID|instReg|reg2431|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg2431|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N19
dffeas \inst|IFID|instReg|reg2431|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [29]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N18
cycloneive_lcell_comb \inst|inst8|muxALUOp0|y~0 (
// Equation(s):
// \inst|inst8|muxALUOp0|y~0_combout  = (\inst|IFID|instReg|reg2431|bit4|int_q~q  & (!\inst|IFID|instReg|reg2431|bit7|int_q~q  & (!\inst|IFID|instReg|reg2431|bit5|int_q~q  & !\inst|IFID|instReg|reg2431|bit6|int_q~q )))

	.dataa(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUOp0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUOp0|y~0 .lut_mask = 16'h0002;
defparam \inst|inst8|muxALUOp0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N24
cycloneive_lcell_comb \inst|inst29 (
// Equation(s):
// \inst|inst29~combout  = (\inst|inst10|stall~6_combout  & ((\inst|IFID|instReg|reg2431|bit3|int_q~q ) # ((!\inst|inst8|muxALUOp0|y~0_combout ) # (!\inst|inst20~0_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(\inst|inst20~0_combout ),
	.datac(\inst|inst8|muxALUOp0|y~0_combout ),
	.datad(\inst|inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst|inst29~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst29 .lut_mask = 16'hBF00;
defparam \inst|inst29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N9
dffeas \inst|PC|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux3|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit3|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N29
dffeas \inst|IFID|instReg|reg2431|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [26]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N2
cycloneive_lcell_comb \inst|IFID|instReg|reg2431|bit4|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg2431|bit4|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg2431|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg2431|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N3
dffeas \inst|IFID|instReg|reg2431|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg2431|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N20
cycloneive_lcell_comb \inst|inst17|Jump~0 (
// Equation(s):
// \inst|inst17|Jump~0_combout  = (!\inst|IFID|instReg|reg2431|bit7|int_q~q  & (!\inst|IFID|instReg|reg2431|bit5|int_q~q  & (!\inst|IFID|instReg|reg2431|bit6|int_q~q  & !\inst|IFID|instReg|reg2431|bit4|int_q~q )))

	.dataa(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst17|Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst17|Jump~0 .lut_mask = 16'h0001;
defparam \inst|inst17|Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N18
cycloneive_lcell_comb \inst|inst17|Jump (
// Equation(s):
// \inst|inst17|Jump~combout  = (\inst|IFID|instReg|reg2431|bit3|int_q~q  & (!\inst|IFID|instReg|reg2431|bit2|int_q~q  & \inst|inst17|Jump~0_combout ))

	.dataa(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst17|Jump~0_combout ),
	.cin(gnd),
	.combout(\inst|inst17|Jump~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst17|Jump .lut_mask = 16'h2200;
defparam \inst|inst17|Jump .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N25
dffeas \inst|IFID|instReg|reg07|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [2]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N28
cycloneive_lcell_comb \inst|inst19|mux2|y~0 (
// Equation(s):
// \inst|inst19|mux2|y~0_combout  = (\inst|inst17|Jump~combout  & ((\inst|IFID|instReg|reg07|bit2|int_q~q ))) # (!\inst|inst17|Jump~combout  & (!\inst|PC|bit2|int_q~q ))

	.dataa(gnd),
	.datab(\inst|inst17|Jump~combout ),
	.datac(\inst|PC|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg07|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst19|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst19|mux2|y~0 .lut_mask = 16'hCF03;
defparam \inst|inst19|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N29
dffeas \inst|PC|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst19|mux2|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst29~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit2|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N17
dffeas \inst|IFID|instReg|reg07|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [1]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N26
cycloneive_lcell_comb \inst|PC|bit1|int_q~0 (
// Equation(s):
// \inst|PC|bit1|int_q~0_combout  = (\inst|inst17|Jump~combout  & (\inst|inst10|stall~6_combout  & ((!\inst|inst20~0_combout ) # (!\inst|inst8|muxALUOp0|y~1_combout ))))

	.dataa(\inst|inst8|muxALUOp0|y~1_combout ),
	.datab(\inst|inst20~0_combout ),
	.datac(\inst|inst17|Jump~combout ),
	.datad(\inst|inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst|PC|bit1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC|bit1|int_q~0 .lut_mask = 16'h7000;
defparam \inst|PC|bit1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N29
dffeas \inst|PC|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|PC|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit1|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N7
dffeas \inst|IFID|instReg|reg07|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [0]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N30
cycloneive_lcell_comb \inst|PC|bit0|int_q~feeder (
// Equation(s):
// \inst|PC|bit0|int_q~feeder_combout  = \inst|IFID|instReg|reg07|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg07|bit0|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|PC|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|PC|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|PC|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N31
dffeas \inst|PC|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|PC|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|PC|bit1|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|PC|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|PC|bit0|int_q .is_wysiwyg = "true";
defparam \inst|PC|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y48_N21
dffeas \inst|IFID|instReg|reg2431|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [30]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N28
cycloneive_lcell_comb \inst|inst8|muxRegWrite|y~0 (
// Equation(s):
// \inst|inst8|muxRegWrite|y~0_combout  = (!\inst|IFID|instReg|reg2431|bit5|int_q~q  & ((\inst|IFID|instReg|reg2431|bit7|int_q~q  & (\inst|IFID|instReg|reg2431|bit2|int_q~q  & \inst|IFID|instReg|reg2431|bit3|int_q~q )) # 
// (!\inst|IFID|instReg|reg2431|bit7|int_q~q  & (!\inst|IFID|instReg|reg2431|bit2|int_q~q  & !\inst|IFID|instReg|reg2431|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst8|muxRegWrite|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxRegWrite|y~0 .lut_mask = 16'h2001;
defparam \inst|inst8|muxRegWrite|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N16
cycloneive_lcell_comb \inst|inst8|muxRegWrite|y~1 (
// Equation(s):
// \inst|inst8|muxRegWrite|y~1_combout  = (!\inst|IFID|instReg|reg2431|bit4|int_q~q  & (!\inst|IFID|instReg|reg2431|bit6|int_q~q  & (\inst|inst8|muxRegWrite|y~0_combout  & \inst|inst10|stall~6_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.datac(\inst|inst8|muxRegWrite|y~0_combout ),
	.datad(\inst|inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxRegWrite|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxRegWrite|y~1 .lut_mask = 16'h1000;
defparam \inst|inst8|muxRegWrite|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N17
dffeas \inst|inst9|RWff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst8|muxRegWrite|y~1_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RWff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N23
dffeas \inst|EXMEM|RWff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RWff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RWff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RWff|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RWff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N27
dffeas \inst|IFID|instReg|reg815|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [14]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N7
dffeas \inst|inst9|instReg|reg815|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y47_N15
dffeas \inst|inst9|instReg|reg1623|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N12
cycloneive_lcell_comb \inst|inst8|muxALUOp1|y~0 (
// Equation(s):
// \inst|inst8|muxALUOp1|y~0_combout  = (!\inst|IFID|instReg|reg2431|bit3|int_q~q  & (\inst|inst17|Jump~0_combout  & (!\inst|IFID|instReg|reg2431|bit2|int_q~q  & \inst|inst10|stall~6_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(\inst|inst17|Jump~0_combout ),
	.datac(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datad(\inst|inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUOp1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUOp1|y~0 .lut_mask = 16'h0400;
defparam \inst|inst8|muxALUOp1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N13
dffeas \inst|inst9|ALUOp1ff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst8|muxALUOp1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|ALUOp1ff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|ALUOp1ff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|ALUOp1ff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N28
cycloneive_lcell_comb \inst|inst2|mux3|y~0 (
// Equation(s):
// \inst|inst2|mux3|y~0_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & (\inst|inst9|instReg|reg815|bit6|int_q~q )) # (!\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg1623|bit3|int_q~q )))

	.dataa(gnd),
	.datab(\inst|inst9|instReg|reg815|bit6|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst2|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|mux3|y~0 .lut_mask = 16'hCCF0;
defparam \inst|inst2|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N29
dffeas \inst|EXMEM|RegRdReg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst2|mux3|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RegRdReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RegRdReg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RegRdReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N5
dffeas \inst|IFID|instReg|reg815|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [13]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N1
dffeas \inst|inst9|instReg|reg815|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N8
cycloneive_lcell_comb \inst|inst2|mux2|y~0 (
// Equation(s):
// \inst|inst2|mux2|y~0_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & (\inst|inst9|instReg|reg815|bit5|int_q~q )) # (!\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg1623|bit2|int_q~q )))

	.dataa(gnd),
	.datab(\inst|inst9|instReg|reg815|bit5|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst2|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|mux2|y~0 .lut_mask = 16'hCCF0;
defparam \inst|inst2|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N27
dffeas \inst|EXMEM|RegRdReg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst2|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RegRdReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RegRdReg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RegRdReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N31
dffeas \inst|IFID|instReg|reg815|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [12]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N11
dffeas \inst|inst9|instReg|reg815|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N24
cycloneive_lcell_comb \inst|inst2|mux1|y~0 (
// Equation(s):
// \inst|inst2|mux1|y~0_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg815|bit4|int_q~q ))) # (!\inst|inst9|ALUOp1ff|int_q~q  & (\inst|inst9|instReg|reg1623|bit1|int_q~q ))

	.dataa(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|inst9|ALUOp1ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg815|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst2|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|mux1|y~0 .lut_mask = 16'hEE22;
defparam \inst|inst2|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N25
dffeas \inst|EXMEM|RegRdReg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst2|mux1|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RegRdReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RegRdReg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RegRdReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N26
cycloneive_lcell_comb \inst|inst24|notZero~0 (
// Equation(s):
// \inst|inst24|notZero~0_combout  = (\inst|EXMEM|RegRdReg|bit4|int_q~q ) # ((\inst|EXMEM|RegRdReg|bit3|int_q~q ) # ((\inst|EXMEM|RegRdReg|bit2|int_q~q ) # (\inst|EXMEM|RegRdReg|bit1|int_q~q )))

	.dataa(\inst|EXMEM|RegRdReg|bit4|int_q~q ),
	.datab(\inst|EXMEM|RegRdReg|bit3|int_q~q ),
	.datac(\inst|EXMEM|RegRdReg|bit2|int_q~q ),
	.datad(\inst|EXMEM|RegRdReg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|notZero~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|notZero~0 .lut_mask = 16'hFFFE;
defparam \inst|inst24|notZero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N4
cycloneive_lcell_comb \inst|inst24|notZero~1 (
// Equation(s):
// \inst|inst24|notZero~1_combout  = (\inst|EXMEM|RWff|int_q~q  & ((\inst|EXMEM|RegRdReg|bit0|int_q~q ) # (\inst|inst24|notZero~0_combout )))

	.dataa(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst|EXMEM|RWff|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst24|notZero~0_combout ),
	.cin(gnd),
	.combout(\inst|inst24|notZero~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|notZero~1 .lut_mask = 16'hCC88;
defparam \inst|inst24|notZero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N22
cycloneive_lcell_comb \inst|inst2|mux4|y~0 (
// Equation(s):
// \inst|inst2|mux4|y~0_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & (\inst|inst9|instReg|reg815|bit7|int_q~q )) # (!\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg1623|bit4|int_q~q )))

	.dataa(\inst|inst9|instReg|reg815|bit7|int_q~q ),
	.datab(\inst|inst9|ALUOp1ff|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst2|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|mux4|y~0 .lut_mask = 16'hB8B8;
defparam \inst|inst2|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N23
dffeas \inst|EXMEM|RegRdReg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst2|mux4|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RegRdReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RegRdReg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RegRdReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y47_N9
dffeas \inst|MEMWB|RegRdReg|bit4|int_q (
	.clk(\GClock~input_o ),
	.d(gnd),
	.asdata(\inst|EXMEM|RegRdReg|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RegRdReg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RegRdReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N4
cycloneive_lcell_comb \inst|IFID|instReg|reg2431|bit1|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg2431|bit1|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg2431|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg2431|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N5
dffeas \inst|IFID|instReg|reg2431|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg2431|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N19
dffeas \inst|inst9|instReg|reg2431|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y47_N5
dffeas \inst|MEMWB|RegRdReg|bit3|int_q (
	.clk(\GClock~input_o ),
	.d(gnd),
	.asdata(\inst|EXMEM|RegRdReg|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RegRdReg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RegRdReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N18
cycloneive_lcell_comb \inst|inst24|eqRS_MEMWB~0 (
// Equation(s):
// \inst|inst24|eqRS_MEMWB~0_combout  = (\inst|inst9|instReg|reg2431|bit0|int_q~q  & ((\inst|MEMWB|RegRdReg|bit4|int_q~q  $ (\inst|inst9|instReg|reg2431|bit1|int_q~q )) # (!\inst|MEMWB|RegRdReg|bit3|int_q~q ))) # (!\inst|inst9|instReg|reg2431|bit0|int_q~q  & 
// ((\inst|MEMWB|RegRdReg|bit3|int_q~q ) # (\inst|MEMWB|RegRdReg|bit4|int_q~q  $ (\inst|inst9|instReg|reg2431|bit1|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datac(\inst|inst9|instReg|reg2431|bit1|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_MEMWB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_MEMWB~0 .lut_mask = 16'h7DBE;
defparam \inst|inst24|eqRS_MEMWB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N31
dffeas \inst|inst9|instReg|reg1623|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y47_N17
dffeas \inst|MEMWB|RegRdReg|bit1|int_q (
	.clk(\GClock~input_o ),
	.d(gnd),
	.asdata(\inst|EXMEM|RegRdReg|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RegRdReg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RegRdReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N3
dffeas \inst|inst9|instReg|reg1623|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y47_N7
dffeas \inst|MEMWB|RegRdReg|bit2|int_q (
	.clk(\GClock~input_o ),
	.d(gnd),
	.asdata(\inst|EXMEM|RegRdReg|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RegRdReg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RegRdReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N2
cycloneive_lcell_comb \inst|inst24|eqRS_MEMWB~1 (
// Equation(s):
// \inst|inst24|eqRS_MEMWB~1_combout  = (\inst|inst9|instReg|reg1623|bit6|int_q~q  & ((\inst|inst9|instReg|reg1623|bit7|int_q~q  $ (\inst|MEMWB|RegRdReg|bit2|int_q~q )) # (!\inst|MEMWB|RegRdReg|bit1|int_q~q ))) # (!\inst|inst9|instReg|reg1623|bit6|int_q~q  & 
// ((\inst|MEMWB|RegRdReg|bit1|int_q~q ) # (\inst|inst9|instReg|reg1623|bit7|int_q~q  $ (\inst|MEMWB|RegRdReg|bit2|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_MEMWB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_MEMWB~1 .lut_mask = 16'h6FF6;
defparam \inst|inst24|eqRS_MEMWB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N30
cycloneive_lcell_comb \inst|inst24|eqRS_MEMWB~2 (
// Equation(s):
// \inst|inst24|eqRS_MEMWB~2_combout  = (\inst|inst24|eqRS_MEMWB~0_combout ) # ((\inst|inst24|eqRS_MEMWB~1_combout ) # (\inst|MEMWB|RegRdReg|bit0|int_q~q  $ (\inst|inst9|instReg|reg1623|bit5|int_q~q )))

	.dataa(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datab(\inst|inst24|eqRS_MEMWB~0_combout ),
	.datac(\inst|inst9|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|inst24|eqRS_MEMWB~1_combout ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_MEMWB~2 .lut_mask = 16'hFFDE;
defparam \inst|inst24|eqRS_MEMWB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N12
cycloneive_lcell_comb \inst|IFID|instReg|reg2431|bit0|int_q~feeder (
// Equation(s):
// \inst|IFID|instReg|reg2431|bit0|int_q~feeder_combout  = \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst|IFID|instReg|reg2431|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|IFID|instReg|reg2431|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N13
dffeas \inst|IFID|instReg|reg2431|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|IFID|instReg|reg2431|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y47_N9
dffeas \inst|inst9|instReg|reg2431|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N8
cycloneive_lcell_comb \inst|inst24|eqRS_EXMEM~0 (
// Equation(s):
// \inst|inst24|eqRS_EXMEM~0_combout  = (\inst|inst9|instReg|reg2431|bit1|int_q~q  & ((\inst|EXMEM|RegRdReg|bit3|int_q~q  $ (\inst|inst9|instReg|reg2431|bit0|int_q~q )) # (!\inst|EXMEM|RegRdReg|bit4|int_q~q ))) # (!\inst|inst9|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|EXMEM|RegRdReg|bit4|int_q~q ) # (\inst|EXMEM|RegRdReg|bit3|int_q~q  $ (\inst|inst9|instReg|reg2431|bit0|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|EXMEM|RegRdReg|bit3|int_q~q ),
	.datac(\inst|inst9|instReg|reg2431|bit0|int_q~q ),
	.datad(\inst|EXMEM|RegRdReg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_EXMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_EXMEM~0 .lut_mask = 16'h7DBE;
defparam \inst|inst24|eqRS_EXMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N1
dffeas \inst|inst9|instReg|reg1623|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N0
cycloneive_lcell_comb \inst|inst24|eqRS_EXMEM~1 (
// Equation(s):
// \inst|inst24|eqRS_EXMEM~1_combout  = (\inst|EXMEM|RegRdReg|bit2|int_q~q  & ((\inst|inst9|instReg|reg1623|bit6|int_q~q  $ (\inst|EXMEM|RegRdReg|bit1|int_q~q )) # (!\inst|inst9|instReg|reg1623|bit7|int_q~q ))) # (!\inst|EXMEM|RegRdReg|bit2|int_q~q  & 
// ((\inst|inst9|instReg|reg1623|bit7|int_q~q ) # (\inst|inst9|instReg|reg1623|bit6|int_q~q  $ (\inst|EXMEM|RegRdReg|bit1|int_q~q ))))

	.dataa(\inst|EXMEM|RegRdReg|bit2|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|EXMEM|RegRdReg|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_EXMEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_EXMEM~1 .lut_mask = 16'h6FF6;
defparam \inst|inst24|eqRS_EXMEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N4
cycloneive_lcell_comb \inst|inst24|eqRS_EXMEM~2 (
// Equation(s):
// \inst|inst24|eqRS_EXMEM~2_combout  = (\inst|inst24|eqRS_EXMEM~0_combout ) # ((\inst|inst24|eqRS_EXMEM~1_combout ) # (\inst|EXMEM|RegRdReg|bit0|int_q~q  $ (\inst|inst9|instReg|reg1623|bit5|int_q~q )))

	.dataa(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|inst24|eqRS_EXMEM~0_combout ),
	.datad(\inst|inst24|eqRS_EXMEM~1_combout ),
	.cin(gnd),
	.combout(\inst|inst24|eqRS_EXMEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRS_EXMEM~2 .lut_mask = 16'hFFF6;
defparam \inst|inst24|eqRS_EXMEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N29
dffeas \inst|inst9|instReg|reg07|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N2
cycloneive_lcell_comb \inst|inst22|Operation[2] (
// Equation(s):
// \inst|inst22|Operation [2] = (\inst|inst9|ALUOp0ff|int_q~q ) # ((\inst|inst9|ALUOp1ff|int_q~q  & \inst|inst9|instReg|reg07|bit1|int_q~q ))

	.dataa(\inst|inst9|ALUOp0ff|int_q~q ),
	.datab(\inst|inst9|ALUOp1ff|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst22|Operation [2]),
	.cout());
// synopsys translate_off
defparam \inst|inst22|Operation[2] .lut_mask = 16'hEEAA;
defparam \inst|inst22|Operation[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N9
dffeas \inst|inst9|instReg|reg07|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y48_N7
dffeas \inst|IFID|instReg|reg07|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [3]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y46_N1
dffeas \inst|inst9|instReg|reg07|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N22
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~2_combout  = (\inst|inst9|instReg|reg07|bit2|int_q~q  & (\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg07|bit0|int_q~q ) # (\inst|inst9|instReg|reg07|bit3|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~2 .lut_mask = 16'hA800;
defparam \inst|inst21|mux|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N0
cycloneive_lcell_comb \inst|inst8|muxALUSrc|y~0 (
// Equation(s):
// \inst|inst8|muxALUSrc|y~0_combout  = (\inst|IFID|instReg|reg2431|bit7|int_q~q  & (\inst|IFID|instReg|reg2431|bit2|int_q~q  & \inst|IFID|instReg|reg2431|bit3|int_q~q ))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUSrc|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUSrc|y~0 .lut_mask = 16'hC000;
defparam \inst|inst8|muxALUSrc|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N0
cycloneive_lcell_comb \inst|inst8|muxALUSrc|y~1 (
// Equation(s):
// \inst|inst8|muxALUSrc|y~1_combout  = (\inst|inst10|stall~6_combout  & (!\inst|IFID|instReg|reg2431|bit6|int_q~q  & (!\inst|IFID|instReg|reg2431|bit4|int_q~q  & \inst|inst8|muxALUSrc|y~0_combout )))

	.dataa(\inst|inst10|stall~6_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.datad(\inst|inst8|muxALUSrc|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxALUSrc|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxALUSrc|y~1 .lut_mask = 16'h0200;
defparam \inst|inst8|muxALUSrc|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N24
cycloneive_lcell_comb \inst|inst9|ALUSrcff|int_q~feeder (
// Equation(s):
// \inst|inst9|ALUSrcff|int_q~feeder_combout  = \inst|inst8|muxALUSrc|y~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst8|muxALUSrc|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst9|ALUSrcff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|ALUSrcff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|ALUSrcff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N25
dffeas \inst|inst9|ALUSrcff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|ALUSrcff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|ALUSrcff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|ALUSrcff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|ALUSrcff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N13
dffeas \inst|RegFile|reg1|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N19
dffeas \inst|RegFile|reg0|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit6|int_q~q ),
	.datad(\inst|RegFile|reg0|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N21
dffeas \inst|RegFile|reg3|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N27
dffeas \inst|RegFile|reg2|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg3|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg2|bit6|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg3|bit6|int_q~q ),
	.datad(\inst|RegFile|reg2|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX07|m6|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N29
dffeas \inst|RegFile|reg5|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N3
dffeas \inst|RegFile|reg4|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg5|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg4|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg5|bit6|int_q~q ),
	.datad(\inst|RegFile|reg4|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N25
dffeas \inst|RegFile|reg7|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit6|int_q~q ))))

	.dataa(\inst|RegFile|reg6|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg7|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~3 .lut_mask = 16'hE200;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m6|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX07|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N5
dffeas \inst|RegFile|reg11|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N18
cycloneive_lcell_comb \inst|RegFile|reg10|bit6|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg10|bit6|int_q~feeder_combout  = \inst|inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg10|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg10|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg10|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N19
dffeas \inst|RegFile|reg10|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg10|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit6|int_q~q ),
	.datad(\inst|RegFile|reg10|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N5
dffeas \inst|RegFile|reg9|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N3
dffeas \inst|RegFile|reg8|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg9|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg8|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg9|bit6|int_q~q ),
	.datad(\inst|RegFile|reg8|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX815|m6|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m6|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m6|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX815|m6|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux2|MUX07|m6|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m6|y~0 .lut_mask = 16'hFE54;
defparam \inst|RegFile|Mux2|MUXTop|m6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N1
dffeas \inst|RegFile|reg25|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y45_N29
dffeas \inst|RegFile|reg24|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg25|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg24|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg25|bit6|int_q~q ),
	.datad(\inst|RegFile|reg24|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~3_combout ),
	.datab(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5 .lut_mask = 16'h00EE;
defparam \inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N28
cycloneive_lcell_comb \inst|RegFile|reg12|bit6|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg12|bit6|int_q~feeder_combout  = \inst|inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg12|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg12|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg12|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N29
dffeas \inst|RegFile|reg12|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\inst|RegFile|reg12|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y46_N1
dffeas \inst|RegFile|reg13|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg13|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg12|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg12|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg13|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~4 .lut_mask = 16'h0E04;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N4
cycloneive_lcell_comb \inst|RegFile|reg14|bit6|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg14|bit6|int_q~feeder_combout  = \inst|inst27|mux6|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg14|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg14|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg14|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N5
dffeas \inst|RegFile|reg14|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(\inst|RegFile|reg14|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N8
cycloneive_lcell_comb \inst|RegFile|reg15|bit6|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg15|bit6|int_q~feeder_combout  = \inst|inst27|mux6|y~0_combout 

	.dataa(\inst|inst27|mux6|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg15|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg15|bit6|int_q~feeder .lut_mask = 16'hAAAA;
defparam \inst|RegFile|reg15|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N9
dffeas \inst|RegFile|reg15|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg15|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg14|bit6|int_q~q ),
	.datad(\inst|RegFile|reg15|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX815|m6|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX815|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m6|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m6|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m6|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m6|muxtop|y~5_combout ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m6|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m6|y~2 .lut_mask = 16'h8A80;
defparam \inst|RegFile|Mux2|MUXTop|m6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y47_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m6|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m6|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m6|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUXTop|m6|y~1_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUXTop|m6|y~0_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m6|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m6|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m6|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m6|y~3 .lut_mask = 16'hFFB8;
defparam \inst|RegFile|Mux2|MUXTop|m6|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y47_N25
dffeas \inst|inst9|RD2Reg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m6|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N20
cycloneive_lcell_comb \inst|inst24|eqRT_MEMWB~1 (
// Equation(s):
// \inst|inst24|eqRT_MEMWB~1_combout  = (\inst|inst9|instReg|reg1623|bit1|int_q~q  & ((\inst|inst9|instReg|reg1623|bit2|int_q~q  $ (\inst|MEMWB|RegRdReg|bit2|int_q~q )) # (!\inst|MEMWB|RegRdReg|bit1|int_q~q ))) # (!\inst|inst9|instReg|reg1623|bit1|int_q~q  & 
// ((\inst|MEMWB|RegRdReg|bit1|int_q~q ) # (\inst|inst9|instReg|reg1623|bit2|int_q~q  $ (\inst|MEMWB|RegRdReg|bit2|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_MEMWB~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_MEMWB~1 .lut_mask = 16'h7BDE;
defparam \inst|inst24|eqRT_MEMWB~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N23
dffeas \inst|IFID|instReg|reg815|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [11]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N3
dffeas \inst|inst9|instReg|reg815|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N12
cycloneive_lcell_comb \inst|inst2|mux0|y~0 (
// Equation(s):
// \inst|inst2|mux0|y~0_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg815|bit3|int_q~q ))) # (!\inst|inst9|ALUOp1ff|int_q~q  & (\inst|inst9|instReg|reg1623|bit0|int_q~q ))

	.dataa(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|inst9|instReg|reg815|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst2|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|mux0|y~0 .lut_mask = 16'hCCAA;
defparam \inst|inst2|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y47_N13
dffeas \inst|EXMEM|RegRdReg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst2|mux0|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|RegRdReg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|RegRdReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y47_N5
dffeas \inst|MEMWB|RegRdReg|bit0|int_q (
	.clk(\GClock~input_o ),
	.d(gnd),
	.asdata(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|RegRdReg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|RegRdReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N2
cycloneive_lcell_comb \inst|inst24|eqRT_MEMWB~0 (
// Equation(s):
// \inst|inst24|eqRT_MEMWB~0_combout  = (\inst|inst9|instReg|reg1623|bit3|int_q~q  & ((\inst|inst9|instReg|reg1623|bit4|int_q~q  $ (\inst|MEMWB|RegRdReg|bit4|int_q~q )) # (!\inst|MEMWB|RegRdReg|bit3|int_q~q ))) # (!\inst|inst9|instReg|reg1623|bit3|int_q~q  & 
// ((\inst|MEMWB|RegRdReg|bit3|int_q~q ) # (\inst|inst9|instReg|reg1623|bit4|int_q~q  $ (\inst|MEMWB|RegRdReg|bit4|int_q~q ))))

	.dataa(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|MEMWB|RegRdReg|bit4|int_q~q ),
	.datad(\inst|MEMWB|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_MEMWB~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_MEMWB~0 .lut_mask = 16'h7DBE;
defparam \inst|inst24|eqRT_MEMWB~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N4
cycloneive_lcell_comb \inst|inst24|eqRT_MEMWB~2 (
// Equation(s):
// \inst|inst24|eqRT_MEMWB~2_combout  = (\inst|inst24|eqRT_MEMWB~1_combout ) # ((\inst|inst24|eqRT_MEMWB~0_combout ) # (\inst|inst9|instReg|reg1623|bit0|int_q~q  $ (\inst|MEMWB|RegRdReg|bit0|int_q~q )))

	.dataa(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|inst24|eqRT_MEMWB~1_combout ),
	.datac(\inst|MEMWB|RegRdReg|bit0|int_q~q ),
	.datad(\inst|inst24|eqRT_MEMWB~0_combout ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_MEMWB~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_MEMWB~2 .lut_mask = 16'hFFDE;
defparam \inst|inst24|eqRT_MEMWB~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N16
cycloneive_lcell_comb \inst|inst24|eqRT_EXMEM~0 (
// Equation(s):
// \inst|inst24|eqRT_EXMEM~0_combout  = (\inst|EXMEM|RegRdReg|bit4|int_q~q  & ((\inst|inst9|instReg|reg1623|bit3|int_q~q  $ (\inst|EXMEM|RegRdReg|bit3|int_q~q )) # (!\inst|inst9|instReg|reg1623|bit4|int_q~q ))) # (!\inst|EXMEM|RegRdReg|bit4|int_q~q  & 
// ((\inst|inst9|instReg|reg1623|bit4|int_q~q ) # (\inst|inst9|instReg|reg1623|bit3|int_q~q  $ (\inst|EXMEM|RegRdReg|bit3|int_q~q ))))

	.dataa(\inst|EXMEM|RegRdReg|bit4|int_q~q ),
	.datab(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|EXMEM|RegRdReg|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_EXMEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_EXMEM~0 .lut_mask = 16'h6FF6;
defparam \inst|inst24|eqRT_EXMEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N20
cycloneive_lcell_comb \inst|inst24|eqRT_EXMEM~1 (
// Equation(s):
// \inst|inst24|eqRT_EXMEM~1_combout  = (\inst|EXMEM|RegRdReg|bit2|int_q~q  & ((\inst|EXMEM|RegRdReg|bit1|int_q~q  $ (\inst|inst9|instReg|reg1623|bit1|int_q~q )) # (!\inst|inst9|instReg|reg1623|bit2|int_q~q ))) # (!\inst|EXMEM|RegRdReg|bit2|int_q~q  & 
// ((\inst|inst9|instReg|reg1623|bit2|int_q~q ) # (\inst|EXMEM|RegRdReg|bit1|int_q~q  $ (\inst|inst9|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\inst|EXMEM|RegRdReg|bit2|int_q~q ),
	.datab(\inst|EXMEM|RegRdReg|bit1|int_q~q ),
	.datac(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_EXMEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_EXMEM~1 .lut_mask = 16'h7BDE;
defparam \inst|inst24|eqRT_EXMEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N10
cycloneive_lcell_comb \inst|inst24|eqRT_EXMEM~2 (
// Equation(s):
// \inst|inst24|eqRT_EXMEM~2_combout  = (\inst|inst24|eqRT_EXMEM~0_combout ) # ((\inst|inst24|eqRT_EXMEM~1_combout ) # (\inst|EXMEM|RegRdReg|bit0|int_q~q  $ (\inst|inst9|instReg|reg1623|bit0|int_q~q )))

	.dataa(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst|inst24|eqRT_EXMEM~0_combout ),
	.datac(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|inst24|eqRT_EXMEM~1_combout ),
	.cin(gnd),
	.combout(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24|eqRT_EXMEM~2 .lut_mask = 16'hFFDE;
defparam \inst|inst24|eqRT_EXMEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N20
cycloneive_lcell_comb \inst|inst14|mux6|y~0 (
// Equation(s):
// \inst|inst14|mux6|y~0_combout  = (\inst|inst24|eqRT_MEMWB~2_combout  & (((\inst|EXMEM|ALUResultReg|bit6|int_q~q  & !\inst|inst24|eqRT_EXMEM~2_combout )))) # (!\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|inst27|mux6|y~0_combout  & 
// ((\inst|inst24|eqRT_EXMEM~2_combout ))))

	.dataa(\inst|inst27|mux6|y~0_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit6|int_q~q ),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux6|y~0 .lut_mask = 16'h0AC0;
defparam \inst|inst14|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N2
cycloneive_lcell_comb \inst|inst14|mux6|y~1 (
// Equation(s):
// \inst|inst14|mux6|y~1_combout  = (\inst|inst14|mux5|y~0_combout  & ((\inst|inst9|RD2Reg|bit6|int_q~q ) # ((\inst|inst24|notZero~1_combout  & \inst|inst14|mux6|y~0_combout )))) # (!\inst|inst14|mux5|y~0_combout  & (\inst|inst24|notZero~1_combout  & 
// ((\inst|inst14|mux6|y~0_combout ))))

	.dataa(\inst|inst14|mux5|y~0_combout ),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst9|RD2Reg|bit6|int_q~q ),
	.datad(\inst|inst14|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux6|y~1 .lut_mask = 16'hECA0;
defparam \inst|inst14|mux6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N13
dffeas \inst|inst9|instReg|reg07|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N12
cycloneive_lcell_comb \inst|inst14|mux6|y~2 (
// Equation(s):
// \inst|inst14|mux6|y~2_combout  = (\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst9|instReg|reg07|bit6|int_q~q ))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst14|mux6|y~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst14|mux6|y~1_combout ),
	.datad(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst14|mux6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux6|y~2 .lut_mask = 16'hFC30;
defparam \inst|inst14|mux6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N14
cycloneive_lcell_comb \inst|inst21|mux|m6|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m6|muxtop|y~1_combout  = (\inst|inst25|m6|y~combout  & ((\inst|inst21|mux|m4|muxtop|y~2_combout ) # ((\inst|inst21|mux|m4|muxtop|y~3_combout  & \inst|inst14|mux6|y~2_combout )))) # (!\inst|inst25|m6|y~combout  & 
// (((\inst|inst21|mux|m4|muxtop|y~2_combout  & \inst|inst14|mux6|y~2_combout ))))

	.dataa(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datab(\inst|inst25|m6|y~combout ),
	.datac(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datad(\inst|inst14|mux6|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m6|muxtop|y~1 .lut_mask = 16'hF8C0;
defparam \inst|inst21|mux|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N16
cycloneive_lcell_comb \inst|inst21|fa|comb~11 (
// Equation(s):
// \inst|inst21|fa|comb~11_combout  = \inst|inst22|Operation [2] $ (((\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst9|instReg|reg07|bit6|int_q~q ))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst14|mux6|y~1_combout ))))

	.dataa(\inst|inst22|Operation [2]),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst14|mux6|y~1_combout ),
	.datad(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~11 .lut_mask = 16'h569A;
defparam \inst|inst21|fa|comb~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N0
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~7 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~7_combout  = (\inst|inst9|ALUOp1ff|int_q~q  & ((\inst|inst9|instReg|reg07|bit0|int_q~q ) # (\inst|inst9|instReg|reg07|bit3|int_q~q )))

	.dataa(gnd),
	.datab(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~7 .lut_mask = 16'hFC00;
defparam \inst|inst21|mux|m0|muxtop|y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N5
dffeas \inst|inst9|instReg|reg07|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N26
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~2_combout  = (\inst|inst22|Operation [2] & ((\inst|inst21|comparator|outs [2]) # (\inst|inst9|instReg|reg07|bit2|int_q~q )))

	.dataa(\inst|inst21|comparator|outs [2]),
	.datab(\inst|inst22|Operation [2]),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~2 .lut_mask = 16'hCC88;
defparam \inst|inst21|mux|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N26
cycloneive_lcell_comb \inst|inst25|m2|y~2 (
// Equation(s):
// \inst|inst25|m2|y~2_combout  = (\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|inst24|notZero~1_combout  & !\inst|inst24|eqRS_MEMWB~2_combout ))

	.dataa(gnd),
	.datab(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m2|y~2 .lut_mask = 16'h00C0;
defparam \inst|inst25|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N16
cycloneive_lcell_comb \inst|inst25|m0|y~1 (
// Equation(s):
// \inst|inst25|m0|y~1_combout  = (\inst|inst9|RD1Reg|bit0|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst9|RD1Reg|bit0|int_q~q ),
	.datab(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m0|y~1 .lut_mask = 16'h8A0A;
defparam \inst|inst25|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N6
cycloneive_lcell_comb \inst|inst25|m0|y~2 (
// Equation(s):
// \inst|inst25|m0|y~2_combout  = (\inst|inst25|m0|y~0_combout ) # ((\inst|inst25|m0|y~1_combout ) # ((\inst|inst27|mux0|y~0_combout  & \inst|inst25|m2|y~2_combout )))

	.dataa(\inst|inst25|m0|y~0_combout ),
	.datab(\inst|inst27|mux0|y~0_combout ),
	.datac(\inst|inst25|m2|y~2_combout ),
	.datad(\inst|inst25|m0|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m0|y~2 .lut_mask = 16'hFFEA;
defparam \inst|inst25|m0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N24
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~4 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~4_combout  = (\inst|inst21|mux|m0|muxtop|y~3_combout  & (\inst|inst21|mux|m0|muxtop|y~7_combout  & (!\inst|inst21|mux|m0|muxtop|y~2_combout  & \inst|inst25|m0|y~2_combout ))) # (!\inst|inst21|mux|m0|muxtop|y~3_combout  & 
// ((\inst|inst21|mux|m0|muxtop|y~7_combout  & (\inst|inst21|mux|m0|muxtop|y~2_combout )) # (!\inst|inst21|mux|m0|muxtop|y~7_combout  & ((\inst|inst25|m0|y~2_combout )))))

	.dataa(\inst|inst21|mux|m0|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m0|muxtop|y~7_combout ),
	.datac(\inst|inst21|mux|m0|muxtop|y~2_combout ),
	.datad(\inst|inst25|m0|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~4 .lut_mask = 16'h5940;
defparam \inst|inst21|mux|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N8
cycloneive_lcell_comb \inst|inst14|mux0|y~0 (
// Equation(s):
// \inst|inst14|mux0|y~0_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit0|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst9|RD2Reg|bit0|int_q~q )))

	.dataa(gnd),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datad(\inst|inst9|RD2Reg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~0 .lut_mask = 16'hF3C0;
defparam \inst|inst14|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N14
cycloneive_lcell_comb \inst|inst14|mux0|y~2 (
// Equation(s):
// \inst|inst14|mux0|y~2_combout  = (\inst|inst14|mux0|y~1_combout  & ((\inst|inst24|eqRT_EXMEM~2_combout  & ((\inst|inst27|mux0|y~0_combout ))) # (!\inst|inst24|eqRT_EXMEM~2_combout  & (\inst|EXMEM|ALUResultReg|bit0|int_q~q ))))

	.dataa(\inst|inst14|mux0|y~1_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit0|int_q~q ),
	.datac(\inst|inst27|mux0|y~0_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~2 .lut_mask = 16'hA088;
defparam \inst|inst14|mux0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N24
cycloneive_lcell_comb \inst|inst14|mux0|y~3 (
// Equation(s):
// \inst|inst14|mux0|y~3_combout  = (\inst|inst24|eqRT_EXMEM~2_combout  & ((\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|inst14|mux0|y~0_combout )) # (!\inst|inst24|eqRT_MEMWB~2_combout  & ((\inst|inst14|mux0|y~2_combout ))))) # 
// (!\inst|inst24|eqRT_EXMEM~2_combout  & (((\inst|inst14|mux0|y~2_combout  & \inst|inst24|eqRT_MEMWB~2_combout ))))

	.dataa(\inst|inst24|eqRT_EXMEM~2_combout ),
	.datab(\inst|inst14|mux0|y~0_combout ),
	.datac(\inst|inst14|mux0|y~2_combout ),
	.datad(\inst|inst24|eqRT_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~3 .lut_mask = 16'hD8A0;
defparam \inst|inst14|mux0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N30
cycloneive_lcell_comb \inst|inst14|mux0|y~4 (
// Equation(s):
// \inst|inst14|mux0|y~4_combout  = (\inst|inst14|mux0|y~3_combout ) # ((\inst|inst14|mux0|y~0_combout  & ((\inst|inst9|ALUSrcff|int_q~q ) # (!\inst|inst24|notZero~1_combout ))))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(\inst|inst14|mux0|y~0_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst14|mux0|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~4 .lut_mask = 16'hFF8C;
defparam \inst|inst14|mux0|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N6
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~5 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~5_combout  = (\inst|inst21|mux|m0|muxtop|y~3_combout  & ((\inst|inst21|mux|m0|muxtop|y~2_combout ) # (\inst|inst21|mux|m0|muxtop|y~7_combout  $ (!\inst|inst25|m0|y~2_combout )))) # (!\inst|inst21|mux|m0|muxtop|y~3_combout  & 
// (\inst|inst21|mux|m0|muxtop|y~7_combout ))

	.dataa(\inst|inst21|mux|m0|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m0|muxtop|y~7_combout ),
	.datac(\inst|inst21|mux|m0|muxtop|y~2_combout ),
	.datad(\inst|inst25|m0|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~5 .lut_mask = 16'hECE6;
defparam \inst|inst21|mux|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N12
cycloneive_lcell_comb \inst|inst21|mux|m0|muxtop|y~6 (
// Equation(s):
// \inst|inst21|mux|m0|muxtop|y~6_combout  = \inst|inst21|mux|m0|muxtop|y~4_combout  $ (((\inst|inst14|mux0|y~4_combout  & !\inst|inst21|mux|m0|muxtop|y~5_combout )))

	.dataa(gnd),
	.datab(\inst|inst21|mux|m0|muxtop|y~4_combout ),
	.datac(\inst|inst14|mux0|y~4_combout ),
	.datad(\inst|inst21|mux|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m0|muxtop|y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m0|muxtop|y~6 .lut_mask = 16'hCC3C;
defparam \inst|inst21|mux|m0|muxtop|y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N8
cycloneive_lcell_comb \inst|EXMEM|ALUResultReg|bit0|int_q~feeder (
// Equation(s):
// \inst|EXMEM|ALUResultReg|bit0|int_q~feeder_combout  = \inst|inst21|mux|m0|muxtop|y~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst21|mux|m0|muxtop|y~6_combout ),
	.cin(gnd),
	.combout(\inst|EXMEM|ALUResultReg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|ALUResultReg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N9
dffeas \inst|EXMEM|ALUResultReg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|ALUResultReg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N15
dffeas \inst|MEMWB|ALUResultReg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|ALUResultReg|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N18
cycloneive_lcell_comb \inst|inst8|muxMemRead|y~0 (
// Equation(s):
// \inst|inst8|muxMemRead|y~0_combout  = (!\inst|IFID|instReg|reg2431|bit5|int_q~q  & \inst|inst8|muxALUSrc|y~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst|inst8|muxALUSrc|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxMemRead|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxMemRead|y~0 .lut_mask = 16'h0F00;
defparam \inst|inst8|muxMemRead|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N19
dffeas \inst|inst9|MRff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst8|muxMemRead|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|MRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|MRff|int_q .is_wysiwyg = "true";
defparam \inst|inst9|MRff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N28
cycloneive_lcell_comb \inst|EXMEM|MtRff|int_q~feeder (
// Equation(s):
// \inst|EXMEM|MtRff|int_q~feeder_combout  = \inst|inst9|MRff|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|MRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|MtRff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|MtRff|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|MtRff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y48_N29
dffeas \inst|EXMEM|MtRff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|MtRff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|MtRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|MtRff|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|MtRff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N1
dffeas \inst|MEMWB|MtRff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|MtRff|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|MtRff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|MtRff|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|MtRff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N8
cycloneive_lcell_comb \inst|inst27|mux0|y~0 (
// Equation(s):
// \inst|inst27|mux0|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ReadDataReg|bit0|int_q~q )) # (!\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ALUResultReg|bit0|int_q~q )))

	.dataa(\inst|MEMWB|ReadDataReg|bit0|int_q~q ),
	.datab(\inst|MEMWB|ALUResultReg|bit0|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux0|y~0 .lut_mask = 16'hAACC;
defparam \inst|inst27|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N5
dffeas \inst|RegFile|reg22|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg23|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg22|bit0|int_q~q )))))

	.dataa(\inst|RegFile|reg23|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg22|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3 .lut_mask = 16'hB800;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N19
dffeas \inst|RegFile|reg29|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N1
dffeas \inst|RegFile|reg28|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q ) # ((\inst|IFID|instReg|reg1623|bit1|int_q~q ) # (\inst|RegFile|reg28|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg28|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0 .lut_mask = 16'hFE00;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N21
dffeas \inst|RegFile|reg31|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit0|int_q~q  & (((\inst|IFID|instReg|reg1623|bit1|int_q~q  & \inst|RegFile|reg31|bit0|int_q~q )))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg30|bit0|int_q~q ) # ((!\inst|IFID|instReg|reg1623|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg30|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg31|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1 .lut_mask = 16'hE323;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout  = (\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout  & ((\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit1|int_q~q  & \inst|RegFile|reg29|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg29|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2 .lut_mask = 16'hF040;
defparam \inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N9
dffeas \inst|RegFile|reg18|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N9
dffeas \inst|RegFile|reg19|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(\inst|inst27|mux0|y~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg19|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg18|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg18|bit0|int_q~q ),
	.datad(\inst|RegFile|reg19|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N11
dffeas \inst|RegFile|reg16|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg17|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg16|bit0|int_q~q )))))

	.dataa(\inst|RegFile|reg17|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m0|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m0|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~5_combout ),
	.datac(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m0|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m0|y~1 .lut_mask = 16'hF5E4;
defparam \inst|RegFile|Mux2|MUXTop|m0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N5
dffeas \inst|RegFile|reg15|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N29
dffeas \inst|RegFile|reg14|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux0|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg15|bit0|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg14|bit0|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg15|bit0|int_q~q ),
	.datad(\inst|RegFile|reg14|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~3 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N22
cycloneive_lcell_comb \inst|RegFile|reg12|bit0|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg12|bit0|int_q~feeder_combout  = \inst|inst27|mux0|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux0|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg12|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg12|bit0|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg12|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N23
dffeas \inst|RegFile|reg12|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\inst|RegFile|reg12|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N24
cycloneive_lcell_comb \inst|RegFile|reg13|bit0|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg13|bit0|int_q~feeder_combout  = \inst|inst27|mux0|y~0_combout 

	.dataa(\inst|inst27|mux0|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg13|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg13|bit0|int_q~feeder .lut_mask = 16'hAAAA;
defparam \inst|RegFile|reg13|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N25
dffeas \inst|RegFile|reg13|bit0|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\inst|RegFile|reg13|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit0|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg13|bit0|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg12|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg12|bit0|int_q~q ),
	.datad(\inst|RegFile|reg13|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m0|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m0|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX815|m0|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX815|m0|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m0|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m0|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m0|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m0|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m0|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m0|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux2|MUXTop|m0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m0|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m0|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m0|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & ((\inst|RegFile|Mux2|MUXTop|m0|y~1_combout ))) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// (\inst|RegFile|Mux2|MUXTop|m0|y~0_combout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m0|y~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m0|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m0|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m0|y~3 .lut_mask = 16'hFFE2;
defparam \inst|RegFile|Mux2|MUXTop|m0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N3
dffeas \inst|inst9|RD2Reg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m0|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N20
cycloneive_lcell_comb \inst|EXMEM|ReadData2Reg|bit0|int_q~feeder (
// Equation(s):
// \inst|EXMEM|ReadData2Reg|bit0|int_q~feeder_combout  = \inst|inst9|RD2Reg|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|RD2Reg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|ReadData2Reg|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N21
dffeas \inst|EXMEM|ReadData2Reg|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|ReadData2Reg|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N20
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~0_combout  = ((!\inst|inst9|instReg|reg07|bit2|int_q~q  & (!\inst|inst9|instReg|reg07|bit0|int_q~q  & !\inst|inst9|instReg|reg07|bit3|int_q~q ))) # (!\inst|inst9|ALUOp1ff|int_q~q )

	.dataa(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~0 .lut_mask = 16'h01FF;
defparam \inst|inst21|mux|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N0
cycloneive_lcell_comb \inst|inst21|fa|fa0|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa0|Cout~0_combout  = (\inst|inst14|mux0|y~4_combout  & ((\inst|inst25|m0|y~2_combout ))) # (!\inst|inst14|mux0|y~4_combout  & (\inst|inst22|Operation [2]))

	.dataa(gnd),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst14|mux0|y~4_combout ),
	.datad(\inst|inst25|m0|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa0|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa0|Cout~0 .lut_mask = 16'hFC0C;
defparam \inst|inst21|fa|fa0|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N12
cycloneive_lcell_comb \inst|inst25|m2|y~1 (
// Equation(s):
// \inst|inst25|m2|y~1_combout  = (!\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|inst24|notZero~1_combout  & \inst|inst24|eqRS_MEMWB~2_combout ))

	.dataa(gnd),
	.datab(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m2|y~1 .lut_mask = 16'h3000;
defparam \inst|inst25|m2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N28
cycloneive_lcell_comb \inst|inst25|m1|y~1 (
// Equation(s):
// \inst|inst25|m1|y~1_combout  = (\inst|EXMEM|ALUResultReg|bit1|int_q~q  & ((\inst|inst25|m2|y~1_combout ) # ((\inst|inst27|mux1|y~0_combout  & \inst|inst25|m2|y~2_combout )))) # (!\inst|EXMEM|ALUResultReg|bit1|int_q~q  & (\inst|inst27|mux1|y~0_combout  & 
// (\inst|inst25|m2|y~2_combout )))

	.dataa(\inst|EXMEM|ALUResultReg|bit1|int_q~q ),
	.datab(\inst|inst27|mux1|y~0_combout ),
	.datac(\inst|inst25|m2|y~2_combout ),
	.datad(\inst|inst25|m2|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m1|y~1 .lut_mask = 16'hEAC0;
defparam \inst|inst25|m1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N1
dffeas \inst|MEMWB|ALUResultReg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|ALUResultReg|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N2
cycloneive_lcell_comb \inst|inst14|mux0|y~7 (
// Equation(s):
// \inst|inst14|mux0|y~7_combout  = (\inst|inst14|mux0|y~1_combout  & (\inst|inst24|eqRT_EXMEM~2_combout  & !\inst|inst24|eqRT_MEMWB~2_combout ))

	.dataa(\inst|inst14|mux0|y~1_combout ),
	.datab(\inst|inst24|eqRT_EXMEM~2_combout ),
	.datac(gnd),
	.datad(\inst|inst24|eqRT_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~7 .lut_mask = 16'h0088;
defparam \inst|inst14|mux0|y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N6
cycloneive_lcell_comb \inst|inst21|fa|comb~12 (
// Equation(s):
// \inst|inst21|fa|comb~12_combout  = ((\inst|MEMWB|MtRff|int_q~q  & ((!\inst|MEMWB|ReadDataReg|bit1|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (!\inst|MEMWB|ALUResultReg|bit1|int_q~q ))) # (!\inst|inst14|mux0|y~7_combout )

	.dataa(\inst|MEMWB|MtRff|int_q~q ),
	.datab(\inst|MEMWB|ALUResultReg|bit1|int_q~q ),
	.datac(\inst|MEMWB|ReadDataReg|bit1|int_q~q ),
	.datad(\inst|inst14|mux0|y~7_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~12 .lut_mask = 16'h1BFF;
defparam \inst|inst21|fa|comb~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N17
dffeas \inst|RegFile|reg29|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg29|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg28|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg28|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg29|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1 .lut_mask = 16'h0E02;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout )))

	.dataa(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~0_combout ),
	.datab(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2 .lut_mask = 16'hEE00;
defparam \inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N27
dffeas \inst|RegFile|reg18|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N5
dffeas \inst|RegFile|reg19|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg19|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg18|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg18|bit1|int_q~q ),
	.datad(\inst|RegFile|reg19|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N26
cycloneive_lcell_comb \inst|RegFile|reg16|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg16|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg16|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg16|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg16|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N27
dffeas \inst|RegFile|reg16|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\inst|RegFile|reg16|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N12
cycloneive_lcell_comb \inst|RegFile|reg17|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(\inst|inst27|mux1|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit1|int_q~feeder .lut_mask = 16'hAAAA;
defparam \inst|RegFile|reg17|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N13
dffeas \inst|RegFile|reg17|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg17|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg16|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit1|int_q~q ),
	.datad(\inst|RegFile|reg17|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m1|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m1|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m1|y~1 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux2|MUXTop|m1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N30
cycloneive_lcell_comb \inst|RegFile|reg12|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg12|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux1|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg12|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg12|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg12|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N31
dffeas \inst|RegFile|reg12|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\inst|RegFile|reg12|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N1
dffeas \inst|RegFile|reg15|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N11
dffeas \inst|RegFile|reg14|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~4_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg15|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg14|bit1|int_q~q ))))) # (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & (\inst|IFID|instReg|reg1623|bit0|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg15|bit1|int_q~q ),
	.datad(\inst|RegFile|reg14|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~4 .lut_mask = 16'hE6C4;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N24
cycloneive_lcell_comb \inst|RegFile|reg13|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg13|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg13|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg13|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg13|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N25
dffeas \inst|RegFile|reg13|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\inst|RegFile|reg13|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & (((\inst|RegFile|reg13|bit1|int_q~q ) # (\inst|IFID|instReg|reg1623|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg13|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~3 .lut_mask = 16'hAAA2;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m1|muxtop|y~5_combout  = (\inst|RegFile|Mux2|MUX815|m1|muxtop|y~3_combout  & ((\inst|RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ) # ((!\inst|IFID|instReg|reg1623|bit1|int_q~q  & \inst|RegFile|reg12|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg12|bit1|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~5 .lut_mask = 16'hF400;
defparam \inst|RegFile|Mux2|MUX815|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m1|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m1|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m1|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m1|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m1|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m1|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux2|MUXTop|m1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m1|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m1|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m1|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & ((\inst|RegFile|Mux2|MUXTop|m1|y~1_combout ))) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// (\inst|RegFile|Mux2|MUXTop|m1|y~0_combout )))

	.dataa(\inst|RegFile|Mux2|MUXTop|m1|y~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m1|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m1|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m1|y~3 .lut_mask = 16'hFFE2;
defparam \inst|RegFile|Mux2|MUXTop|m1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N29
dffeas \inst|inst9|RD2Reg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m1|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y47_N18
cycloneive_lcell_comb \inst|inst14|mux0|y~5 (
// Equation(s):
// \inst|inst14|mux0|y~5_combout  = (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst24|eqRT_MEMWB~2_combout  & \inst|inst24|eqRT_EXMEM~2_combout ))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(gnd),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~5 .lut_mask = 16'h5000;
defparam \inst|inst14|mux0|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N22
cycloneive_lcell_comb \inst|inst14|mux0|y~1 (
// Equation(s):
// \inst|inst14|mux0|y~1_combout  = (\inst|EXMEM|RWff|int_q~q  & (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst24|notZero~0_combout ) # (\inst|EXMEM|RegRdReg|bit0|int_q~q ))))

	.dataa(\inst|inst24|notZero~0_combout ),
	.datab(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datac(\inst|EXMEM|RWff|int_q~q ),
	.datad(\inst|inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~1 .lut_mask = 16'h00E0;
defparam \inst|inst14|mux0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N28
cycloneive_lcell_comb \inst|inst14|mux0|y~6 (
// Equation(s):
// \inst|inst14|mux0|y~6_combout  = (!\inst|inst24|eqRT_EXMEM~2_combout  & (\inst|inst24|eqRT_MEMWB~2_combout  & \inst|inst14|mux0|y~1_combout ))

	.dataa(\inst|inst24|eqRT_EXMEM~2_combout ),
	.datab(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datac(gnd),
	.datad(\inst|inst14|mux0|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux0|y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux0|y~6 .lut_mask = 16'h4400;
defparam \inst|inst14|mux0|y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N24
cycloneive_lcell_comb \inst|inst21|fa|comb~7 (
// Equation(s):
// \inst|inst21|fa|comb~7_combout  = (\inst|EXMEM|ALUResultReg|bit1|int_q~q  & (!\inst|inst14|mux0|y~6_combout  & ((!\inst|inst14|mux0|y~5_combout ) # (!\inst|inst9|RD2Reg|bit1|int_q~q )))) # (!\inst|EXMEM|ALUResultReg|bit1|int_q~q  & 
// (((!\inst|inst14|mux0|y~5_combout )) # (!\inst|inst9|RD2Reg|bit1|int_q~q )))

	.dataa(\inst|EXMEM|ALUResultReg|bit1|int_q~q ),
	.datab(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.datac(\inst|inst14|mux0|y~5_combout ),
	.datad(\inst|inst14|mux0|y~6_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~7 .lut_mask = 16'h153F;
defparam \inst|inst21|fa|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N22
cycloneive_lcell_comb \inst|inst21|fa|comb~8 (
// Equation(s):
// \inst|inst21|fa|comb~8_combout  = \inst|inst22|Operation [2] $ (((\inst|inst14|mux1|y~0_combout ) # ((!\inst|inst21|fa|comb~7_combout ) # (!\inst|inst21|fa|comb~12_combout ))))

	.dataa(\inst|inst14|mux1|y~0_combout ),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|fa|comb~12_combout ),
	.datad(\inst|inst21|fa|comb~7_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~8 .lut_mask = 16'h6333;
defparam \inst|inst21|fa|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N10
cycloneive_lcell_comb \inst|inst21|fa|fa1|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa1|Cout~0_combout  = (\inst|inst21|fa|fa0|Cout~0_combout  & ((\inst|inst25|m1|y~0_combout ) # ((\inst|inst25|m1|y~1_combout ) # (\inst|inst21|fa|comb~8_combout )))) # (!\inst|inst21|fa|fa0|Cout~0_combout  & (\inst|inst21|fa|comb~8_combout 
//  & ((\inst|inst25|m1|y~0_combout ) # (\inst|inst25|m1|y~1_combout ))))

	.dataa(\inst|inst25|m1|y~0_combout ),
	.datab(\inst|inst21|fa|fa0|Cout~0_combout ),
	.datac(\inst|inst25|m1|y~1_combout ),
	.datad(\inst|inst21|fa|comb~8_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa1|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa1|Cout~0 .lut_mask = 16'hFEC8;
defparam \inst|inst21|fa|fa1|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N3
dffeas \inst|MEMWB|ALUResultReg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|ALUResultReg|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y46_N29
dffeas \inst|EXMEM|ALUResultReg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m7|muxtop|y~6_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N19
dffeas \inst|EXMEM|ReadData2Reg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N15
dffeas \inst|RegFile|reg4|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N17
dffeas \inst|RegFile|reg5|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg5|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg4|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg4|bit2|int_q~q ),
	.datad(\inst|RegFile|reg5|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N19
dffeas \inst|RegFile|reg6|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N0
cycloneive_lcell_comb \inst|RegFile|reg7|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg7|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg7|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg7|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg7|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N1
dffeas \inst|RegFile|reg7|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg7|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg6|bit2|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|RegFile|reg7|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~3 .lut_mask = 16'hA808;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m2|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m2|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX07|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N29
dffeas \inst|RegFile|reg8|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg9|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg8|bit2|int_q~q )))))

	.dataa(\inst|RegFile|reg9|bit2|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg8|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~1 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N9
dffeas \inst|RegFile|reg11|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y47_N7
dffeas \inst|RegFile|reg10|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit2|int_q~q ),
	.datad(\inst|RegFile|reg10|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX815|m2|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m2|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m2|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX815|m2|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m2|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m2|y~0 .lut_mask = 16'hFE32;
defparam \inst|RegFile|Mux2|MUXTop|m2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N17
dffeas \inst|RegFile|reg23|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg23|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg22|bit2|int_q~q ))))

	.dataa(\inst|RegFile|reg22|bit2|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg23|bit2|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y46_N5
dffeas \inst|RegFile|reg19|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N20
cycloneive_lcell_comb \inst|RegFile|reg18|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg18|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg18|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg18|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg18|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y43_N21
dffeas \inst|RegFile|reg18|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg18|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg19|bit2|int_q~q ),
	.datad(\inst|RegFile|reg18|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N8
cycloneive_lcell_comb \inst|RegFile|reg17|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg17|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y43_N9
dffeas \inst|RegFile|reg17|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y46_N26
cycloneive_lcell_comb \inst|RegFile|reg16|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg16|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg16|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg16|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg16|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y46_N27
dffeas \inst|RegFile|reg16|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\inst|RegFile|reg16|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg17|bit2|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg16|bit2|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg17|bit2|int_q~q ),
	.datad(\inst|RegFile|reg16|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y43_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m2|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m2|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m2|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m2|y~1 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux2|MUXTop|m2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N23
dffeas \inst|RegFile|reg12|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux2|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N24
cycloneive_lcell_comb \inst|RegFile|reg13|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg13|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg13|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg13|bit2|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg13|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N25
dffeas \inst|RegFile|reg13|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\inst|RegFile|reg13|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|IFID|instReg|reg1623|bit1|int_q~q ) # ((\inst|RegFile|reg13|bit2|int_q~q ) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datad(\inst|RegFile|reg13|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~3 .lut_mask = 16'hF0B0;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N8
cycloneive_lcell_comb \inst|RegFile|reg14|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg14|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg14|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg14|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg14|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N9
dffeas \inst|RegFile|reg14|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(\inst|RegFile|reg14|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N18
cycloneive_lcell_comb \inst|RegFile|reg15|bit2|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg15|bit2|int_q~feeder_combout  = \inst|inst27|mux2|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg15|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg15|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg15|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N19
dffeas \inst|RegFile|reg15|bit2|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg15|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit2|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~4_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit2|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit2|int_q~q )))) # (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & (\inst|IFID|instReg|reg1623|bit0|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg14|bit2|int_q~q ),
	.datad(\inst|RegFile|reg15|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~4 .lut_mask = 16'hEC64;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m2|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m2|muxtop|y~5_combout  = (\inst|RegFile|Mux2|MUX815|m2|muxtop|y~3_combout  & ((\inst|RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ) # ((!\inst|IFID|instReg|reg1623|bit1|int_q~q  & \inst|RegFile|reg12|bit2|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg12|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~5 .lut_mask = 16'hF040;
defparam \inst|RegFile|Mux2|MUX815|m2|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m2|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m2|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m2|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m2|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m2|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m2|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux2|MUXTop|m2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m2|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m2|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m2|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & ((\inst|RegFile|Mux2|MUXTop|m2|y~1_combout ))) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// (\inst|RegFile|Mux2|MUXTop|m2|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUXTop|m2|y~0_combout ),
	.datac(\inst|RegFile|Mux2|MUXTop|m2|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m2|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m2|y~3 .lut_mask = 16'hFFE4;
defparam \inst|RegFile|Mux2|MUXTop|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \inst|inst9|RD2Reg|bit2|int_q~feeder (
// Equation(s):
// \inst|inst9|RD2Reg|bit2|int_q~feeder_combout  = \inst|RegFile|Mux2|MUXTop|m2|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUXTop|m2|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst9|RD2Reg|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|RD2Reg|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N25
dffeas \inst|inst9|RD2Reg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|RD2Reg|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N31
dffeas \inst|EXMEM|ReadData2Reg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y46_N31
dffeas \inst|EXMEM|ReadData2Reg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y47_N21
dffeas \inst|RegFile|reg11|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit4|int_q~q ),
	.datad(\inst|RegFile|reg10|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N21
dffeas \inst|RegFile|reg9|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg9|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg8|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg8|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg9|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~1 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX815|m4|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N29
dffeas \inst|RegFile|reg1|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N11
dffeas \inst|RegFile|reg0|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit4|int_q~q ),
	.datad(\inst|RegFile|reg0|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N23
dffeas \inst|RegFile|reg2|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N1
dffeas \inst|RegFile|reg3|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg3|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg2|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg2|bit4|int_q~q ),
	.datad(\inst|RegFile|reg3|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX07|m4|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N1
dffeas \inst|RegFile|reg5|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N23
dffeas \inst|RegFile|reg4|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg5|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg4|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg5|bit4|int_q~q ),
	.datad(\inst|RegFile|reg4|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N7
dffeas \inst|RegFile|reg6|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y47_N29
dffeas \inst|RegFile|reg7|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg6|bit4|int_q~q ),
	.datad(\inst|RegFile|reg7|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m4|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux2|MUX07|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m4|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m4|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX815|m4|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ) # 
// (\inst|RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m4|y~0 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux2|MUXTop|m4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N9
dffeas \inst|RegFile|reg21|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg21|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg20|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg20|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg21|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N17
dffeas \inst|RegFile|reg18|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg19|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg18|bit4|int_q~q )))))

	.dataa(\inst|RegFile|reg19|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg18|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0 .lut_mask = 16'hB800;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N3
dffeas \inst|RegFile|reg16|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N14
cycloneive_lcell_comb \inst|RegFile|reg17|bit4|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg17|bit4|int_q~feeder_combout  = \inst|inst27|mux4|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux4|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg17|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg17|bit4|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg17|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N15
dffeas \inst|RegFile|reg17|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(\inst|RegFile|reg17|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg17|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg16|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg16|bit4|int_q~q ),
	.datad(\inst|RegFile|reg17|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~0_combout ),
	.datac(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2 .lut_mask = 16'h5454;
defparam \inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m4|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m4|y~1_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX1623|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m4|y~1 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux2|MUXTop|m4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N31
dffeas \inst|RegFile|reg13|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y43_N19
dffeas \inst|RegFile|reg12|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg13|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg12|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg13|bit4|int_q~q ),
	.datad(\inst|RegFile|reg12|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~4 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N31
dffeas \inst|RegFile|reg14|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N16
cycloneive_lcell_comb \inst|RegFile|reg15|bit4|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg15|bit4|int_q~feeder_combout  = \inst|inst27|mux4|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux4|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg15|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg15|bit4|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg15|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N17
dffeas \inst|RegFile|reg15|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg15|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg14|bit4|int_q~q ),
	.datad(\inst|RegFile|reg15|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX815|m4|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX815|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m4|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m4|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m4|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m4|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m4|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux2|MUXTop|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m4|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m4|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m4|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & ((\inst|RegFile|Mux2|MUXTop|m4|y~1_combout ))) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// (\inst|RegFile|Mux2|MUXTop|m4|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUXTop|m4|y~0_combout ),
	.datac(\inst|RegFile|Mux2|MUXTop|m4|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m4|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m4|y~3 .lut_mask = 16'hFFE4;
defparam \inst|RegFile|Mux2|MUXTop|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N25
dffeas \inst|inst9|RD2Reg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m4|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N21
dffeas \inst|EXMEM|ReadData2Reg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N4
cycloneive_lcell_comb \inst|RegFile|reg13|bit5|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg13|bit5|int_q~feeder_combout  = \inst|inst27|mux5|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg13|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg13|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg13|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y45_N5
dffeas \inst|RegFile|reg13|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\inst|RegFile|reg13|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y45_N25
dffeas \inst|RegFile|reg12|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg13|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg12|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg13|bit5|int_q~q ),
	.datad(\inst|RegFile|reg12|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N29
dffeas \inst|RegFile|reg14|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y45_N1
dffeas \inst|RegFile|reg15|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|RegFile|reg14|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|RegFile|reg15|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~3 .lut_mask = 16'hE040;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX815|m5|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX815|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m5|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m5|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m5|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m5|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m5|y~2 .lut_mask = 16'hB080;
defparam \inst|RegFile|Mux2|MUXTop|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N9
dffeas \inst|RegFile|reg3|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N31
dffeas \inst|RegFile|reg2|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg3|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg2|bit5|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|RegFile|reg3|bit5|int_q~q ),
	.datac(\inst|RegFile|reg2|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~0 .lut_mask = 16'h88A0;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N23
dffeas \inst|RegFile|reg1|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N1
dffeas \inst|RegFile|reg0|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit5|int_q~q ),
	.datad(\inst|RegFile|reg0|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX07|m5|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N9
dffeas \inst|RegFile|reg5|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N7
dffeas \inst|RegFile|reg4|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg5|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg4|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg5|bit5|int_q~q ),
	.datad(\inst|RegFile|reg4|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N10
cycloneive_lcell_comb \inst|RegFile|reg7|bit5|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg7|bit5|int_q~feeder_combout  = \inst|inst27|mux5|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux5|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg7|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg7|bit5|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg7|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N11
dffeas \inst|RegFile|reg7|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg7|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg6|bit5|int_q~q ),
	.datad(\inst|RegFile|reg7|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m5|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX07|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m5|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m5|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX815|m5|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ) # 
// (\inst|RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX815|m5|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m5|y~0 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux2|MUXTop|m5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m5|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m5|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m5|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUXTop|m5|y~1_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUXTop|m5|y~0_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m5|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m5|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m5|y~3 .lut_mask = 16'hFBF8;
defparam \inst|RegFile|Mux2|MUXTop|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y45_N0
cycloneive_lcell_comb \inst|inst9|RD2Reg|bit5|int_q~feeder (
// Equation(s):
// \inst|inst9|RD2Reg|bit5|int_q~feeder_combout  = \inst|RegFile|Mux2|MUXTop|m5|y~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUXTop|m5|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst9|RD2Reg|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|RD2Reg|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y45_N1
dffeas \inst|inst9|RD2Reg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|RD2Reg|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y46_N27
dffeas \inst|EXMEM|ReadData2Reg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y46_N3
dffeas \inst|EXMEM|ReadData2Reg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y47_N17
dffeas \inst|MEMWB|ReadDataReg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [7]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N16
cycloneive_lcell_comb \inst|inst27|mux7|y~0 (
// Equation(s):
// \inst|inst27|mux7|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit7|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit7|int_q~q ))

	.dataa(\inst|MEMWB|ALUResultReg|bit7|int_q~q ),
	.datab(\inst|MEMWB|MtRff|int_q~q ),
	.datac(\inst|MEMWB|ReadDataReg|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst27|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux7|y~0 .lut_mask = 16'hE2E2;
defparam \inst|inst27|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N11
dffeas \inst|RegFile|reg14|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg14|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg14|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg14|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N24
cycloneive_lcell_comb \inst|RegFile|reg15|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg15|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg15|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg15|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg15|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N25
dffeas \inst|RegFile|reg15|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg15|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg14|bit7|int_q~q ),
	.datad(\inst|RegFile|reg15|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N14
cycloneive_lcell_comb \inst|RegFile|reg12|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg12|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux7|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg12|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg12|bit7|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg12|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N15
dffeas \inst|RegFile|reg12|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(\inst|RegFile|reg12|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N20
cycloneive_lcell_comb \inst|RegFile|reg13|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg13|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux7|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg13|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg13|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg13|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y46_N21
dffeas \inst|RegFile|reg13|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(\inst|RegFile|reg13|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg13|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg12|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg12|bit7|int_q~q ),
	.datad(\inst|RegFile|reg13|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N0
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX815|m7|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux2|MUX815|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m7|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m7|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m7|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux2|MUX3124|m7|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m7|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux2|MUXTop|m7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N21
dffeas \inst|RegFile|reg1|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N3
dffeas \inst|RegFile|reg0|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg1|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg0|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg1|bit7|int_q~q ),
	.datad(\inst|RegFile|reg0|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N13
dffeas \inst|RegFile|reg3|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N7
dffeas \inst|RegFile|reg2|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg3|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg2|bit7|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg3|bit7|int_q~q ),
	.datad(\inst|RegFile|reg2|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N30
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ) # (\inst|RegFile|Mux2|MUX07|m7|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N5
dffeas \inst|RegFile|reg5|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg5|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg4|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg4|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg5|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~4 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N26
cycloneive_lcell_comb \inst|RegFile|reg6|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg6|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg6|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg6|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg6|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N27
dffeas \inst|RegFile|reg6|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(\inst|RegFile|reg6|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N16
cycloneive_lcell_comb \inst|RegFile|reg7|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg7|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg7|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg7|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg7|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N17
dffeas \inst|RegFile|reg7|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg7|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg6|bit7|int_q~q ),
	.datad(\inst|RegFile|reg7|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m7|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux2|MUX07|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m7|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m7|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (\inst|RegFile|Mux2|MUX815|m7|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ) # 
// (\inst|RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ))))

	.dataa(\inst|RegFile|Mux2|MUX815|m7|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m7|y~0 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux2|MUXTop|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m7|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m7|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m7|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUXTop|m7|y~1_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUXTop|m7|y~0_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m7|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m7|y~2_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m7|y~3 .lut_mask = 16'hFBF8;
defparam \inst|RegFile|Mux2|MUXTop|m7|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N25
dffeas \inst|inst9|RD2Reg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m7|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y44_N1
dffeas \inst|EXMEM|ReadData2Reg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|RD2Reg|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ReadData2Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ReadData2Reg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ReadData2Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N5
dffeas \inst|MEMWB|ReadDataReg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [4]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N16
cycloneive_lcell_comb \inst|inst27|mux4|y~0 (
// Equation(s):
// \inst|inst27|mux4|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit4|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit4|int_q~q ))

	.dataa(\inst|MEMWB|ALUResultReg|bit4|int_q~q ),
	.datab(gnd),
	.datac(\inst|MEMWB|ReadDataReg|bit4|int_q~q ),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux4|y~0 .lut_mask = 16'hF0AA;
defparam \inst|inst27|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N11
dffeas \inst|RegFile|reg10|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg11|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg10|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg10|bit4|int_q~q ),
	.datad(\inst|RegFile|reg11|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N31
dffeas \inst|RegFile|reg8|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg9|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg8|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg8|bit4|int_q~q ),
	.datad(\inst|RegFile|reg9|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX815|m4|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg3|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg2|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg2|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg3|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~0 .lut_mask = 16'hE200;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg1|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg0|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg0|bit4|int_q~q ),
	.datad(\inst|RegFile|reg1|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX07|m4|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg4|bit4|int_q~q ),
	.datad(\inst|RegFile|reg5|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg7|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg6|bit4|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg7|bit4|int_q~q ),
	.datad(\inst|RegFile|reg6|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~3 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m4|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX07|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m4|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m4|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX815|m4|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ) # 
// (\inst|RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m4|y~0 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux1|MUXTop|m4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N9
dffeas \inst|RegFile|reg22|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N1
dffeas \inst|RegFile|reg23|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg22|bit4|int_q~q ),
	.datad(\inst|RegFile|reg23|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5 .lut_mask = 16'hCC88;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg19|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg18|bit4|int_q~q ))))) # (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & (((!\inst|IFID|instReg|reg1623|bit5|int_q~q ))))

	.dataa(\inst|RegFile|reg19|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg18|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1 .lut_mask = 16'h8F83;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|IFID|instReg|reg1623|bit6|int_q~q ) # ((\inst|IFID|instReg|reg1623|bit5|int_q~q ) # (\inst|RegFile|reg16|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg16|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0 .lut_mask = 16'h5554;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout  = (\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout  & ((\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit6|int_q~q  & \inst|RegFile|reg17|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~1_combout ),
	.datac(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~0_combout ),
	.datad(\inst|RegFile|reg17|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2 .lut_mask = 16'hD0C0;
defparam \inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m4|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m4|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m4|y~1 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux1|MUXTop|m4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N15
dffeas \inst|RegFile|reg27|bit4|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux4|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit4|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg27|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg26|bit4|int_q~q ))))

	.dataa(\inst|RegFile|reg26|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg27|bit4|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~4_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5 .lut_mask = 16'h3322;
defparam \inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg13|bit4|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg12|bit4|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg13|bit4|int_q~q ),
	.datad(\inst|RegFile|reg12|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit4|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit4|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg14|bit4|int_q~q ),
	.datad(\inst|RegFile|reg15|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m4|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m4|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX815|m4|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX815|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m4|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m4|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m4|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m4|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m4|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m4|y~2 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUXTop|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m4|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m4|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m4|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & ((\inst|RegFile|Mux1|MUXTop|m4|y~1_combout ))) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// (\inst|RegFile|Mux1|MUXTop|m4|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m4|y~0_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m4|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m4|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m4|y~3 .lut_mask = 16'hFFE4;
defparam \inst|RegFile|Mux1|MUXTop|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N1
dffeas \inst|inst9|RD1Reg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux1|MUXTop|m4|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N8
cycloneive_lcell_comb \inst|inst25|m4|y~2 (
// Equation(s):
// \inst|inst25|m4|y~2_combout  = (\inst|inst9|RD1Reg|bit4|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datad(\inst|inst9|RD1Reg|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst25|m4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m4|y~2 .lut_mask = 16'hB300;
defparam \inst|inst25|m4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N18
cycloneive_lcell_comb \inst|inst25|m4|y~3 (
// Equation(s):
// \inst|inst25|m4|y~3_combout  = (\inst|inst24|eqRS_EXMEM~2_combout  & (((!\inst|inst24|eqRS_MEMWB~2_combout  & \inst|inst27|mux4|y~0_combout )))) # (!\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|EXMEM|ALUResultReg|bit4|int_q~q  & 
// (\inst|inst24|eqRS_MEMWB~2_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit4|int_q~q ),
	.datac(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datad(\inst|inst27|mux4|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m4|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m4|y~3 .lut_mask = 16'h4A40;
defparam \inst|inst25|m4|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N20
cycloneive_lcell_comb \inst|inst25|m4|y (
// Equation(s):
// \inst|inst25|m4|y~combout  = (\inst|inst25|m4|y~2_combout ) # ((\inst|inst24|notZero~1_combout  & \inst|inst25|m4|y~3_combout ))

	.dataa(gnd),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst25|m4|y~2_combout ),
	.datad(\inst|inst25|m4|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m4|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m4|y .lut_mask = 16'hFCF0;
defparam \inst|inst25|m4|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N27
dffeas \inst|inst9|instReg|reg07|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N22
cycloneive_lcell_comb \inst|inst14|mux4|y~0 (
// Equation(s):
// \inst|inst14|mux4|y~0_combout  = (\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|EXMEM|ALUResultReg|bit4|int_q~q  & ((!\inst|inst24|eqRT_EXMEM~2_combout )))) # (!\inst|inst24|eqRT_MEMWB~2_combout  & (((\inst|inst27|mux4|y~0_combout  & 
// \inst|inst24|eqRT_EXMEM~2_combout ))))

	.dataa(\inst|EXMEM|ALUResultReg|bit4|int_q~q ),
	.datab(\inst|inst27|mux4|y~0_combout ),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux4|y~0 .lut_mask = 16'h0CA0;
defparam \inst|inst14|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N12
cycloneive_lcell_comb \inst|inst14|mux5|y~0 (
// Equation(s):
// \inst|inst14|mux5|y~0_combout  = ((\inst|inst24|eqRT_MEMWB~2_combout  & \inst|inst24|eqRT_EXMEM~2_combout )) # (!\inst|inst24|notZero~1_combout )

	.dataa(gnd),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux5|y~0 .lut_mask = 16'hF333;
defparam \inst|inst14|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N18
cycloneive_lcell_comb \inst|inst14|mux4|y~1 (
// Equation(s):
// \inst|inst14|mux4|y~1_combout  = (\inst|inst9|RD2Reg|bit4|int_q~q  & ((\inst|inst14|mux5|y~0_combout ) # ((\inst|inst24|notZero~1_combout  & \inst|inst14|mux4|y~0_combout )))) # (!\inst|inst9|RD2Reg|bit4|int_q~q  & (\inst|inst24|notZero~1_combout  & 
// (\inst|inst14|mux4|y~0_combout )))

	.dataa(\inst|inst9|RD2Reg|bit4|int_q~q ),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst14|mux4|y~0_combout ),
	.datad(\inst|inst14|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux4|y~1 .lut_mask = 16'hEAC0;
defparam \inst|inst14|mux4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N20
cycloneive_lcell_comb \inst|inst14|mux4|y~2 (
// Equation(s):
// \inst|inst14|mux4|y~2_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit4|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux4|y~1_combout )))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit4|int_q~q ),
	.datac(gnd),
	.datad(\inst|inst14|mux4|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux4|y~2 .lut_mask = 16'hDD88;
defparam \inst|inst14|mux4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N22
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~4 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~4_combout  = (\inst|inst21|mux|m4|muxtop|y~2_combout  & (((\inst|inst25|m4|y~combout ) # (\inst|inst14|mux4|y~2_combout )))) # (!\inst|inst21|mux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~3_combout  & 
// (\inst|inst25|m4|y~combout  & \inst|inst14|mux4|y~2_combout )))

	.dataa(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datac(\inst|inst25|m4|y~combout ),
	.datad(\inst|inst14|mux4|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~4 .lut_mask = 16'hECC0;
defparam \inst|inst21|mux|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N14
cycloneive_lcell_comb \inst|inst25|m3|y~2 (
// Equation(s):
// \inst|inst25|m3|y~2_combout  = (\inst|inst9|RD1Reg|bit3|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst9|RD1Reg|bit3|int_q~q ),
	.datab(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m3|y~2 .lut_mask = 16'h8A0A;
defparam \inst|inst25|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N0
cycloneive_lcell_comb \inst|inst21|fa|comb~9 (
// Equation(s):
// \inst|inst21|fa|comb~9_combout  = \inst|inst22|Operation [2] $ (((\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit3|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux3|y~1_combout )))))

	.dataa(\inst|inst22|Operation [2]),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst14|mux3|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~9 .lut_mask = 16'h596A;
defparam \inst|inst21|fa|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N8
cycloneive_lcell_comb \inst|inst25|m2|y~3 (
// Equation(s):
// \inst|inst25|m2|y~3_combout  = (\inst|EXMEM|ALUResultReg|bit2|int_q~q  & ((\inst|inst25|m2|y~1_combout ) # ((\inst|inst27|mux2|y~0_combout  & \inst|inst25|m2|y~2_combout )))) # (!\inst|EXMEM|ALUResultReg|bit2|int_q~q  & (\inst|inst27|mux2|y~0_combout  & 
// (\inst|inst25|m2|y~2_combout )))

	.dataa(\inst|EXMEM|ALUResultReg|bit2|int_q~q ),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(\inst|inst25|m2|y~2_combout ),
	.datad(\inst|inst25|m2|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m2|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m2|y~3 .lut_mask = 16'hEAC0;
defparam \inst|inst25|m2|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N30
cycloneive_lcell_comb \inst|inst21|fa|comb~13 (
// Equation(s):
// \inst|inst21|fa|comb~13_combout  = \inst|inst14|mux2|y~2_combout  $ (((\inst|inst9|ALUOp0ff|int_q~q ) # ((\inst|inst9|instReg|reg07|bit1|int_q~q  & \inst|inst9|ALUOp1ff|int_q~q ))))

	.dataa(\inst|inst9|ALUOp0ff|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.datac(\inst|inst9|ALUOp1ff|int_q~q ),
	.datad(\inst|inst14|mux2|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~13 .lut_mask = 16'h15EA;
defparam \inst|inst21|fa|comb~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N20
cycloneive_lcell_comb \inst|inst21|fa|fa2|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa2|Cout~0_combout  = (\inst|inst21|fa|comb~13_combout  & ((\inst|inst25|m2|y~0_combout ) # ((\inst|inst25|m2|y~3_combout ) # (\inst|inst21|fa|fa1|Cout~0_combout )))) # (!\inst|inst21|fa|comb~13_combout  & 
// (\inst|inst21|fa|fa1|Cout~0_combout  & ((\inst|inst25|m2|y~0_combout ) # (\inst|inst25|m2|y~3_combout ))))

	.dataa(\inst|inst25|m2|y~0_combout ),
	.datab(\inst|inst25|m2|y~3_combout ),
	.datac(\inst|inst21|fa|comb~13_combout ),
	.datad(\inst|inst21|fa|fa1|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa2|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa2|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst|inst21|fa|fa2|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N2
cycloneive_lcell_comb \inst|inst21|fa|fa3|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa3|Cout~0_combout  = (\inst|inst21|fa|comb~9_combout  & ((\inst|inst25|m3|y~4_combout ) # ((\inst|inst25|m3|y~2_combout ) # (\inst|inst21|fa|fa2|Cout~0_combout )))) # (!\inst|inst21|fa|comb~9_combout  & (\inst|inst21|fa|fa2|Cout~0_combout 
//  & ((\inst|inst25|m3|y~4_combout ) # (\inst|inst25|m3|y~2_combout ))))

	.dataa(\inst|inst25|m3|y~4_combout ),
	.datab(\inst|inst25|m3|y~2_combout ),
	.datac(\inst|inst21|fa|comb~9_combout ),
	.datad(\inst|inst21|fa|fa2|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa3|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa3|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst|inst21|fa|fa3|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N2
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~1_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & (\inst|inst21|fa|comb~6_combout  $ (\inst|inst25|m4|y~combout  $ (\inst|inst21|fa|fa3|Cout~0_combout ))))

	.dataa(\inst|inst21|fa|comb~6_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datac(\inst|inst25|m4|y~combout ),
	.datad(\inst|inst21|fa|fa3|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~1 .lut_mask = 16'h8448;
defparam \inst|inst21|mux|m4|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N12
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~5 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~5_combout  = (\inst|inst21|mux|m4|muxtop|y~1_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m4|muxtop|y~4_combout ))

	.dataa(\inst|inst22|Operation [2]),
	.datab(gnd),
	.datac(\inst|inst21|mux|m4|muxtop|y~4_combout ),
	.datad(\inst|inst21|mux|m4|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~5 .lut_mask = 16'hFF50;
defparam \inst|inst21|mux|m4|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N13
dffeas \inst|EXMEM|ALUResultReg|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m4|muxtop|y~5_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N10
cycloneive_lcell_comb \inst|MEMWB|ReadDataReg|bit3|int_q~feeder (
// Equation(s):
// \inst|MEMWB|ReadDataReg|bit3|int_q~feeder_combout  = \inst|DataMemory|sram|ram_block|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|DataMemory|sram|ram_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst|MEMWB|ReadDataReg|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MEMWB|ReadDataReg|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N11
dffeas \inst|MEMWB|ReadDataReg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|MEMWB|ReadDataReg|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N6
cycloneive_lcell_comb \inst|inst27|mux3|y~0 (
// Equation(s):
// \inst|inst27|mux3|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit3|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit3|int_q~q ))

	.dataa(\inst|MEMWB|ALUResultReg|bit3|int_q~q ),
	.datab(\inst|MEMWB|ReadDataReg|bit3|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux3|y~0 .lut_mask = 16'hCCAA;
defparam \inst|inst27|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N15
dffeas \inst|RegFile|reg2|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N29
dffeas \inst|RegFile|reg3|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg3|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg2|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg2|bit3|int_q~q ),
	.datad(\inst|RegFile|reg3|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N27
dffeas \inst|RegFile|reg0|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N17
dffeas \inst|RegFile|reg1|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg1|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg0|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg0|bit3|int_q~q ),
	.datad(\inst|RegFile|reg1|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX07|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N19
dffeas \inst|RegFile|reg4|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y44_N21
dffeas \inst|RegFile|reg5|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N18
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg5|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg4|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg4|bit3|int_q~q ),
	.datad(\inst|RegFile|reg5|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N22
cycloneive_lcell_comb \inst|RegFile|reg6|bit3|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg6|bit3|int_q~feeder_combout  = \inst|inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg6|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg6|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg6|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N23
dffeas \inst|RegFile|reg6|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(\inst|RegFile|reg6|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N16
cycloneive_lcell_comb \inst|RegFile|reg7|bit3|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg7|bit3|int_q~feeder_combout  = \inst|inst27|mux3|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux3|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg7|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg7|bit3|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg7|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N17
dffeas \inst|RegFile|reg7|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg7|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg7|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg6|bit3|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg6|bit3|int_q~q ),
	.datad(\inst|RegFile|reg7|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX07|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX07|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX07|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux2|MUX07|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N13
dffeas \inst|RegFile|reg11|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y45_N29
dffeas \inst|RegFile|reg10|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg11|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg10|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg11|bit3|int_q~q ),
	.datad(\inst|RegFile|reg10|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N17
dffeas \inst|RegFile|reg9|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N11
dffeas \inst|RegFile|reg8|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N16
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg9|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg8|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg9|bit3|int_q~q ),
	.datad(\inst|RegFile|reg8|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~1 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ) # (\inst|RegFile|Mux2|MUX815|m3|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m3|y~0 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m3|y~0_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & (((\inst|RegFile|Mux2|MUX815|m3|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux2|MUX07|m3|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m3|y~0 .lut_mask = 16'hFE54;
defparam \inst|RegFile|Mux2|MUXTop|m3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N7
dffeas \inst|RegFile|reg26|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg27|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg26|bit3|int_q~q )))))

	.dataa(\inst|RegFile|reg27|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg26|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3 .lut_mask = 16'h88C0;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N25
dffeas \inst|RegFile|reg25|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg25|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg24|bit3|int_q~q ))))

	.dataa(\inst|RegFile|reg24|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|RegFile|reg25|bit3|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ) # (\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y46_N21
dffeas \inst|RegFile|reg13|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg13|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg13|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg13|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y46_N19
dffeas \inst|RegFile|reg12|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg12|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg12|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg12|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & (\inst|RegFile|reg13|bit3|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// ((\inst|RegFile|reg12|bit3|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|RegFile|reg13|bit3|int_q~q ),
	.datad(\inst|RegFile|reg12|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N5
dffeas \inst|RegFile|reg15|bit3|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[7]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux3|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg15|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg15|bit3|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg15|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit1|int_q~q  & ((\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\inst|RegFile|reg15|bit3|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit0|int_q~q  & 
// (\inst|RegFile|reg14|bit3|int_q~q ))))

	.dataa(\inst|RegFile|reg14|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datad(\inst|RegFile|reg15|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~3 .lut_mask = 16'hC808;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux2|MUX815|m3|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux2|MUX815|m3|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit2|int_q~q  & ((\inst|RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ) # (\inst|RegFile|Mux2|MUX815|m3|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux2|MUX815|m3|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m3|y~2 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m3|y~2_combout  = (\inst|IFID|instReg|reg1623|bit3|int_q~q  & ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUX815|m3|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datab(\inst|RegFile|Mux2|MUX3124|m3|muxtop|y~5_combout ),
	.datac(\inst|IFID|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|RegFile|Mux2|MUX815|m3|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m3|y~2 .lut_mask = 16'hD080;
defparam \inst|RegFile|Mux2|MUXTop|m3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux2|MUXTop|m3|y~3 (
// Equation(s):
// \inst|RegFile|Mux2|MUXTop|m3|y~3_combout  = (\inst|RegFile|Mux2|MUXTop|m3|y~2_combout ) # ((\inst|IFID|instReg|reg1623|bit4|int_q~q  & (\inst|RegFile|Mux2|MUXTop|m3|y~1_combout )) # (!\inst|IFID|instReg|reg1623|bit4|int_q~q  & 
// ((\inst|RegFile|Mux2|MUXTop|m3|y~0_combout ))))

	.dataa(\inst|RegFile|Mux2|MUXTop|m3|y~1_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|RegFile|Mux2|MUXTop|m3|y~0_combout ),
	.datad(\inst|RegFile|Mux2|MUXTop|m3|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux2|MUXTop|m3|y~3 .lut_mask = 16'hFFB8;
defparam \inst|RegFile|Mux2|MUXTop|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y46_N9
dffeas \inst|inst9|RD2Reg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux2|MUXTop|m3|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD2Reg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD2Reg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD2Reg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N14
cycloneive_lcell_comb \inst|inst14|mux3|y~0 (
// Equation(s):
// \inst|inst14|mux3|y~0_combout  = (\inst|inst24|eqRT_MEMWB~2_combout  & (((\inst|EXMEM|ALUResultReg|bit3|int_q~q  & !\inst|inst24|eqRT_EXMEM~2_combout )))) # (!\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|inst27|mux3|y~0_combout  & 
// ((\inst|inst24|eqRT_EXMEM~2_combout ))))

	.dataa(\inst|inst27|mux3|y~0_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit3|int_q~q ),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux3|y~0 .lut_mask = 16'h0AC0;
defparam \inst|inst14|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N28
cycloneive_lcell_comb \inst|inst14|mux3|y~1 (
// Equation(s):
// \inst|inst14|mux3|y~1_combout  = (\inst|inst24|notZero~1_combout  & ((\inst|inst14|mux3|y~0_combout ) # ((\inst|inst9|RD2Reg|bit3|int_q~q  & \inst|inst14|mux5|y~0_combout )))) # (!\inst|inst24|notZero~1_combout  & (\inst|inst9|RD2Reg|bit3|int_q~q  & 
// ((\inst|inst14|mux5|y~0_combout ))))

	.dataa(\inst|inst24|notZero~1_combout ),
	.datab(\inst|inst9|RD2Reg|bit3|int_q~q ),
	.datac(\inst|inst14|mux3|y~0_combout ),
	.datad(\inst|inst14|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux3|y~1 .lut_mask = 16'hECA0;
defparam \inst|inst14|mux3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N10
cycloneive_lcell_comb \inst|inst14|mux3|y~2 (
// Equation(s):
// \inst|inst14|mux3|y~2_combout  = (\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst9|instReg|reg07|bit3|int_q~q ))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst14|mux3|y~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst14|mux3|y~1_combout ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst9|ALUSrcff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst14|mux3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux3|y~2 .lut_mask = 16'hF0CC;
defparam \inst|inst14|mux3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N18
cycloneive_lcell_comb \inst|inst25|m3|y~3 (
// Equation(s):
// \inst|inst25|m3|y~3_combout  = (\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|inst27|mux3|y~0_combout  & ((!\inst|inst24|eqRS_MEMWB~2_combout )))) # (!\inst|inst24|eqRS_EXMEM~2_combout  & (((\inst|EXMEM|ALUResultReg|bit3|int_q~q  & 
// \inst|inst24|eqRS_MEMWB~2_combout ))))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst27|mux3|y~0_combout ),
	.datac(\inst|EXMEM|ALUResultReg|bit3|int_q~q ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m3|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m3|y~3 .lut_mask = 16'h5088;
defparam \inst|inst25|m3|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N4
cycloneive_lcell_comb \inst|inst25|m3|y (
// Equation(s):
// \inst|inst25|m3|y~combout  = (\inst|inst25|m3|y~2_combout ) # ((\inst|inst24|notZero~1_combout  & \inst|inst25|m3|y~3_combout ))

	.dataa(\inst|inst24|notZero~1_combout ),
	.datab(\inst|inst25|m3|y~2_combout ),
	.datac(gnd),
	.datad(\inst|inst25|m3|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m3|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m3|y .lut_mask = 16'hEECC;
defparam \inst|inst25|m3|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N26
cycloneive_lcell_comb \inst|inst21|mux|m3|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m3|muxtop|y~1_combout  = (\inst|inst21|mux|m4|muxtop|y~2_combout  & (((\inst|inst14|mux3|y~2_combout ) # (\inst|inst25|m3|y~combout )))) # (!\inst|inst21|mux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~3_combout  & 
// (\inst|inst14|mux3|y~2_combout  & \inst|inst25|m3|y~combout )))

	.dataa(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datac(\inst|inst14|mux3|y~2_combout ),
	.datad(\inst|inst25|m3|y~combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m3|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m3|muxtop|y~1 .lut_mask = 16'hECC0;
defparam \inst|inst21|mux|m3|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N0
cycloneive_lcell_comb \inst|inst21|mux|m3|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m3|muxtop|y~0_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & (\inst|inst21|fa|comb~9_combout  $ (\inst|inst25|m3|y~combout  $ (\inst|inst21|fa|fa2|Cout~0_combout ))))

	.dataa(\inst|inst21|fa|comb~9_combout ),
	.datab(\inst|inst25|m3|y~combout ),
	.datac(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datad(\inst|inst21|fa|fa2|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m3|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m3|muxtop|y~0 .lut_mask = 16'h9060;
defparam \inst|inst21|mux|m3|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N16
cycloneive_lcell_comb \inst|inst21|mux|m3|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m3|muxtop|y~2_combout  = (\inst|inst21|mux|m3|muxtop|y~0_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m3|muxtop|y~1_combout ))

	.dataa(\inst|inst22|Operation [2]),
	.datab(gnd),
	.datac(\inst|inst21|mux|m3|muxtop|y~1_combout ),
	.datad(\inst|inst21|mux|m3|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m3|muxtop|y~2 .lut_mask = 16'hFF50;
defparam \inst|inst21|mux|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N17
dffeas \inst|EXMEM|ALUResultReg|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m3|muxtop|y~2_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y47_N19
dffeas \inst|MEMWB|ReadDataReg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [2]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N18
cycloneive_lcell_comb \inst|inst27|mux2|y~0 (
// Equation(s):
// \inst|inst27|mux2|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit2|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit2|int_q~q ))

	.dataa(gnd),
	.datab(\inst|MEMWB|ALUResultReg|bit2|int_q~q ),
	.datac(\inst|MEMWB|ReadDataReg|bit2|int_q~q ),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux2|y~0 .lut_mask = 16'hF0CC;
defparam \inst|inst27|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N4
cycloneive_lcell_comb \inst|inst14|mux2|y~1 (
// Equation(s):
// \inst|inst14|mux2|y~1_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (((\inst|inst9|instReg|reg07|bit2|int_q~q )))) # (!\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|RD2Reg|bit2|int_q~q  & ((!\inst|inst24|notZero~1_combout ))))

	.dataa(\inst|inst9|RD2Reg|bit2|int_q~q ),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datad(\inst|inst24|notZero~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux2|y~1 .lut_mask = 16'hC0E2;
defparam \inst|inst14|mux2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N20
cycloneive_lcell_comb \inst|inst14|mux2|y~0 (
// Equation(s):
// \inst|inst14|mux2|y~0_combout  = (\inst|inst9|RD2Reg|bit2|int_q~q  & ((\inst|inst14|mux0|y~5_combout ) # ((\inst|inst14|mux0|y~6_combout  & \inst|EXMEM|ALUResultReg|bit2|int_q~q )))) # (!\inst|inst9|RD2Reg|bit2|int_q~q  & (\inst|inst14|mux0|y~6_combout  & 
// (\inst|EXMEM|ALUResultReg|bit2|int_q~q )))

	.dataa(\inst|inst9|RD2Reg|bit2|int_q~q ),
	.datab(\inst|inst14|mux0|y~6_combout ),
	.datac(\inst|EXMEM|ALUResultReg|bit2|int_q~q ),
	.datad(\inst|inst14|mux0|y~5_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux2|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux2|y~0 .lut_mask = 16'hEAC0;
defparam \inst|inst14|mux2|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N12
cycloneive_lcell_comb \inst|inst14|mux2|y~2 (
// Equation(s):
// \inst|inst14|mux2|y~2_combout  = (\inst|inst14|mux2|y~1_combout ) # ((\inst|inst14|mux2|y~0_combout ) # ((\inst|inst14|mux0|y~7_combout  & \inst|inst27|mux2|y~0_combout )))

	.dataa(\inst|inst14|mux0|y~7_combout ),
	.datab(\inst|inst27|mux2|y~0_combout ),
	.datac(\inst|inst14|mux2|y~1_combout ),
	.datad(\inst|inst14|mux2|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux2|y~2 .lut_mask = 16'hFFF8;
defparam \inst|inst14|mux2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N8
cycloneive_lcell_comb \inst|inst21|fa|fa2|Sum (
// Equation(s):
// \inst|inst21|fa|fa2|Sum~combout  = \inst|inst25|m2|y~combout  $ (\inst|inst22|Operation [2] $ (\inst|inst21|fa|fa1|Cout~0_combout  $ (\inst|inst14|mux2|y~2_combout )))

	.dataa(\inst|inst25|m2|y~combout ),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|fa|fa1|Cout~0_combout ),
	.datad(\inst|inst14|mux2|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa2|Sum~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa2|Sum .lut_mask = 16'h6996;
defparam \inst|inst21|fa|fa2|Sum .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N16
cycloneive_lcell_comb \inst|inst21|mux|m4|muxtop|y~3 (
// Equation(s):
// \inst|inst21|mux|m4|muxtop|y~3_combout  = (\inst|inst9|instReg|reg07|bit2|int_q~q  & (!\inst|inst9|instReg|reg07|bit0|int_q~q  & (!\inst|inst9|instReg|reg07|bit3|int_q~q  & \inst|inst9|ALUOp1ff|int_q~q )))

	.dataa(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|inst9|ALUOp1ff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m4|muxtop|y~3 .lut_mask = 16'h0200;
defparam \inst|inst21|mux|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N6
cycloneive_lcell_comb \inst|inst25|m2|y (
// Equation(s):
// \inst|inst25|m2|y~combout  = (\inst|inst25|m2|y~0_combout ) # (\inst|inst25|m2|y~3_combout )

	.dataa(\inst|inst25|m2|y~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst25|m2|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m2|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m2|y .lut_mask = 16'hFFAA;
defparam \inst|inst25|m2|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y47_N14
cycloneive_lcell_comb \inst|inst21|mux|m2|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m2|muxtop|y~0_combout  = (\inst|inst14|mux2|y~2_combout  & ((\inst|inst21|mux|m4|muxtop|y~2_combout ) # ((\inst|inst21|mux|m4|muxtop|y~3_combout  & \inst|inst25|m2|y~combout )))) # (!\inst|inst14|mux2|y~2_combout  & 
// (\inst|inst21|mux|m4|muxtop|y~2_combout  & ((\inst|inst25|m2|y~combout ))))

	.dataa(\inst|inst14|mux2|y~2_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datac(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datad(\inst|inst25|m2|y~combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m2|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m2|muxtop|y~0 .lut_mask = 16'hEC88;
defparam \inst|inst21|mux|m2|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N14
cycloneive_lcell_comb \inst|inst21|mux|m2|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m2|muxtop|y~1_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & ((\inst|inst21|fa|fa2|Sum~combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m2|muxtop|y~0_combout )))) # (!\inst|inst21|mux|m4|muxtop|y~0_combout  & 
// (!\inst|inst22|Operation [2] & ((\inst|inst21|mux|m2|muxtop|y~0_combout ))))

	.dataa(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|fa|fa2|Sum~combout ),
	.datad(\inst|inst21|mux|m2|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m2|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m2|muxtop|y~1 .lut_mask = 16'hB3A0;
defparam \inst|inst21|mux|m2|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y47_N15
dffeas \inst|EXMEM|ALUResultReg|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m2|muxtop|y~1_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y47_N27
dffeas \inst|MEMWB|ReadDataReg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [1]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N26
cycloneive_lcell_comb \inst|inst27|mux1|y~0 (
// Equation(s):
// \inst|inst27|mux1|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit1|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit1|int_q~q ))

	.dataa(\inst|MEMWB|ALUResultReg|bit1|int_q~q ),
	.datab(gnd),
	.datac(\inst|MEMWB|ReadDataReg|bit1|int_q~q ),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux1|y~0 .lut_mask = 16'hF0AA;
defparam \inst|inst27|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y45_N23
dffeas \inst|RegFile|reg21|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg21|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg21|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg21|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y45_N13
dffeas \inst|RegFile|reg20|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg20|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg20|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg20|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg21|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg20|bit1|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg21|bit1|int_q~q ),
	.datad(\inst|RegFile|reg20|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4 .lut_mask = 16'h5140;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N21
dffeas \inst|RegFile|reg22|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg22|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg22|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg22|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y47_N13
dffeas \inst|RegFile|reg23|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y47_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg22|bit1|int_q~q ),
	.datac(\inst|RegFile|reg23|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3 .lut_mask = 16'hE400;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg19|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg18|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg18|bit1|int_q~q ),
	.datad(\inst|RegFile|reg19|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg17|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg16|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg16|bit1|int_q~q ),
	.datad(\inst|RegFile|reg17|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~0_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m1|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m1|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m1|y~1 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux1|MUXTop|m1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg14|bit1|int_q~q ),
	.datad(\inst|RegFile|reg15|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg12|bit1|int_q~q ),
	.datad(\inst|RegFile|reg13|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m1|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX815|m1|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX815|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m1|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m1|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m1|muxtop|y~5_combout )))))

	.dataa(\inst|RegFile|Mux1|MUX3124|m1|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m1|y~2 .lut_mask = 16'h8C80;
defparam \inst|RegFile|Mux1|MUXTop|m1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N13
dffeas \inst|RegFile|reg5|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[5]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg5|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg5|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg5|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit1|int_q~q ))))

	.dataa(\inst|RegFile|reg4|bit1|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg5|bit1|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~4 .lut_mask = 16'h3022;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N0
cycloneive_lcell_comb \inst|RegFile|reg6|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg6|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux1|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg6|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg6|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg6|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N1
dffeas \inst|RegFile|reg6|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(\inst|RegFile|reg6|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N18
cycloneive_lcell_comb \inst|RegFile|reg7|bit1|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg7|bit1|int_q~feeder_combout  = \inst|inst27|mux1|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst27|mux1|y~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg7|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg7|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|RegFile|reg7|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y47_N19
dffeas \inst|RegFile|reg7|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[7]~clkctrl_outclk ),
	.d(\inst|RegFile|reg7|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg7|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg7|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg7|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y47_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg6|bit1|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|RegFile|reg7|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~3 .lut_mask = 16'hE040;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m1|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y46_N15
dffeas \inst|RegFile|reg0|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg0|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg0|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg0|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y46_N25
dffeas \inst|RegFile|reg1|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg1|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg1|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg1|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg1|bit1|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg0|bit1|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg0|bit1|int_q~q ),
	.datad(\inst|RegFile|reg1|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y46_N17
dffeas \inst|RegFile|reg3|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg3|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg3|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg3|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y46_N3
dffeas \inst|RegFile|reg2|bit1|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux1|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg2|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg2|bit1|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg2|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg3|bit1|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg2|bit1|int_q~q 
// )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg3|bit1|int_q~q ),
	.datad(\inst|RegFile|reg2|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m1|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m1|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m1|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX07|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m1|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m1|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX815|m1|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX815|m1|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m1|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m1|y~0 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux1|MUXTop|m1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m1|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m1|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m1|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUXTop|m1|y~1_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUXTop|m1|y~0_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m1|y~1_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m1|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m1|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m1|y~3 .lut_mask = 16'hFDF8;
defparam \inst|RegFile|Mux1|MUXTop|m1|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N25
dffeas \inst|inst9|RD1Reg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|RegFile|Mux1|MUXTop|m1|y~3_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N30
cycloneive_lcell_comb \inst|inst25|m1|y~0 (
// Equation(s):
// \inst|inst25|m1|y~0_combout  = (\inst|inst9|RD1Reg|bit1|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst9|RD1Reg|bit1|int_q~q ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m1|y~0 .lut_mask = 16'h8C0C;
defparam \inst|inst25|m1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N0
cycloneive_lcell_comb \inst|inst25|m1|y (
// Equation(s):
// \inst|inst25|m1|y~combout  = (\inst|inst25|m1|y~0_combout ) # (\inst|inst25|m1|y~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst25|m1|y~0_combout ),
	.datad(\inst|inst25|m1|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m1|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m1|y .lut_mask = 16'hFFF0;
defparam \inst|inst25|m1|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N16
cycloneive_lcell_comb \inst|inst21|mux|m1|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m1|muxtop|y~0_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & (\inst|inst21|fa|comb~8_combout  $ (\inst|inst25|m1|y~combout  $ (\inst|inst21|fa|fa0|Cout~0_combout ))))

	.dataa(\inst|inst21|fa|comb~8_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datac(\inst|inst25|m1|y~combout ),
	.datad(\inst|inst21|fa|fa0|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m1|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m1|muxtop|y~0 .lut_mask = 16'h8448;
defparam \inst|inst21|mux|m1|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N0
cycloneive_lcell_comb \inst|inst14|mux1|y~1 (
// Equation(s):
// \inst|inst14|mux1|y~1_combout  = (\inst|inst9|RD2Reg|bit1|int_q~q  & ((\inst|inst14|mux0|y~5_combout ) # ((\inst|inst14|mux0|y~6_combout  & \inst|EXMEM|ALUResultReg|bit1|int_q~q )))) # (!\inst|inst9|RD2Reg|bit1|int_q~q  & (\inst|inst14|mux0|y~6_combout  & 
// (\inst|EXMEM|ALUResultReg|bit1|int_q~q )))

	.dataa(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.datab(\inst|inst14|mux0|y~6_combout ),
	.datac(\inst|EXMEM|ALUResultReg|bit1|int_q~q ),
	.datad(\inst|inst14|mux0|y~5_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux1|y~1 .lut_mask = 16'hEAC0;
defparam \inst|inst14|mux1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y47_N6
cycloneive_lcell_comb \inst|inst14|mux1|y~2 (
// Equation(s):
// \inst|inst14|mux1|y~2_combout  = (\inst|inst14|mux1|y~0_combout ) # ((\inst|inst14|mux1|y~1_combout ) # ((\inst|inst27|mux1|y~0_combout  & \inst|inst14|mux0|y~7_combout )))

	.dataa(\inst|inst14|mux1|y~0_combout ),
	.datab(\inst|inst27|mux1|y~0_combout ),
	.datac(\inst|inst14|mux0|y~7_combout ),
	.datad(\inst|inst14|mux1|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux1|y~2 .lut_mask = 16'hFFEA;
defparam \inst|inst14|mux1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N18
cycloneive_lcell_comb \inst|inst21|mux|m1|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m1|muxtop|y~1_combout  = (\inst|inst21|mux|m4|muxtop|y~2_combout  & (((\inst|inst25|m1|y~combout ) # (\inst|inst14|mux1|y~2_combout )))) # (!\inst|inst21|mux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~3_combout  & 
// (\inst|inst25|m1|y~combout  & \inst|inst14|mux1|y~2_combout )))

	.dataa(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datac(\inst|inst25|m1|y~combout ),
	.datad(\inst|inst14|mux1|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m1|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m1|muxtop|y~1 .lut_mask = 16'hEAA0;
defparam \inst|inst21|mux|m1|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N4
cycloneive_lcell_comb \inst|inst21|mux|m1|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m1|muxtop|y~2_combout  = (\inst|inst21|mux|m1|muxtop|y~0_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m1|muxtop|y~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|mux|m1|muxtop|y~0_combout ),
	.datad(\inst|inst21|mux|m1|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m1|muxtop|y~2 .lut_mask = 16'hF3F0;
defparam \inst|inst21|mux|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y47_N27
dffeas \inst|EXMEM|ALUResultReg|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst21|mux|m1|muxtop|y~2_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y45_N19
dffeas \inst|MEMWB|ReadDataReg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|DataMemory|sram|ram_block|auto_generated|q_a [5]),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ReadDataReg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ReadDataReg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ReadDataReg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N26
cycloneive_lcell_comb \inst|inst27|mux5|y~0 (
// Equation(s):
// \inst|inst27|mux5|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ReadDataReg|bit5|int_q~q ))) # (!\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ALUResultReg|bit5|int_q~q ))

	.dataa(\inst|MEMWB|ALUResultReg|bit5|int_q~q ),
	.datab(\inst|MEMWB|ReadDataReg|bit5|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux5|y~0 .lut_mask = 16'hCCAA;
defparam \inst|inst27|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N9
dffeas \inst|RegFile|reg6|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg6|bit5|int_q~q ),
	.datad(\inst|RegFile|reg7|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg4|bit5|int_q~q ),
	.datad(\inst|RegFile|reg5|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX07|m5|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg1|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg0|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg1|bit5|int_q~q ),
	.datad(\inst|RegFile|reg0|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~1 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg3|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg2|bit5|int_q~q ))))

	.dataa(\inst|RegFile|reg2|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg3|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~0 .lut_mask = 16'hC088;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m5|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX07|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m5|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m5|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX815|m5|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~2_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m5|y~0 .lut_mask = 16'hBBB8;
defparam \inst|RegFile|Mux1|MUXTop|m5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N1
dffeas \inst|RegFile|reg31|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg31|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg31|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg31|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y45_N15
dffeas \inst|RegFile|reg30|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit5|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg31|bit5|int_q~q ),
	.datad(\inst|RegFile|reg30|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0 .lut_mask = 16'hC480;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~1_combout ),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2 .lut_mask = 16'hF0A0;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N14
cycloneive_lcell_comb \inst|RegFile|reg18|bit5|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg18|bit5|int_q~feeder_combout  = \inst|inst27|mux5|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg18|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg18|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg18|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N15
dffeas \inst|RegFile|reg18|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg18|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg19|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg18|bit5|int_q~q )))))

	.dataa(\inst|RegFile|reg19|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg18|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0 .lut_mask = 16'hB800;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y45_N22
cycloneive_lcell_comb \inst|RegFile|reg16|bit5|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg16|bit5|int_q~feeder_combout  = \inst|inst27|mux5|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg16|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg16|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg16|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y45_N23
dffeas \inst|RegFile|reg16|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(\inst|RegFile|reg16|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y45_N1
dffeas \inst|RegFile|reg17|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg17|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg16|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg16|bit5|int_q~q ),
	.datad(\inst|RegFile|reg17|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2 .lut_mask = 16'h5550;
defparam \inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m5|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m5|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ) # 
// ((\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ))))

	.dataa(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~5_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~2_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m5|y~1 .lut_mask = 16'hF3E2;
defparam \inst|RegFile|Mux1|MUXTop|m5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N19
dffeas \inst|RegFile|reg24|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [0]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg24|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg24|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg24|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg25|bit5|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg24|bit5|int_q~q )))))

	.dataa(\inst|RegFile|reg25|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg24|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4 .lut_mask = 16'h00B8;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N5
dffeas \inst|RegFile|reg26|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y47_N11
dffeas \inst|RegFile|reg27|bit5|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux5|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit5|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg27|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg26|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg26|bit5|int_q~q ),
	.datad(\inst|RegFile|reg27|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~4_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg14|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|RegFile|reg15|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~3 .lut_mask = 16'hE040;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit5|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit5|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg12|bit5|int_q~q ),
	.datad(\inst|RegFile|reg13|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N10
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m5|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m5|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX815|m5|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(gnd),
	.datac(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~5 .lut_mask = 16'hAAA0;
defparam \inst|RegFile|Mux1|MUX815|m5|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m5|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m5|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m5|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m5|muxtop|y~5_combout ),
	.datac(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX815|m5|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m5|y~2 .lut_mask = 16'hD080;
defparam \inst|RegFile|Mux1|MUXTop|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m5|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m5|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m5|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & ((\inst|RegFile|Mux1|MUXTop|m5|y~1_combout ))) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// (\inst|RegFile|Mux1|MUXTop|m5|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m5|y~0_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m5|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m5|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m5|y~3 .lut_mask = 16'hFFE4;
defparam \inst|RegFile|Mux1|MUXTop|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y45_N19
dffeas \inst|inst9|RD1Reg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux1|MUXTop|m5|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N26
cycloneive_lcell_comb \inst|inst25|m5|y~2 (
// Equation(s):
// \inst|inst25|m5|y~2_combout  = (\inst|inst9|RD1Reg|bit5|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst9|RD1Reg|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst25|m5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m5|y~2 .lut_mask = 16'h8F00;
defparam \inst|inst25|m5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N4
cycloneive_lcell_comb \inst|inst25|m5|y (
// Equation(s):
// \inst|inst25|m5|y~combout  = (\inst|inst25|m5|y~2_combout ) # ((\inst|inst25|m5|y~3_combout  & \inst|inst24|notZero~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst25|m5|y~3_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst25|m5|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m5|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m5|y .lut_mask = 16'hFFC0;
defparam \inst|inst25|m5|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N24
cycloneive_lcell_comb \inst|inst14|mux5|y~1 (
// Equation(s):
// \inst|inst14|mux5|y~1_combout  = (\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|EXMEM|ALUResultReg|bit5|int_q~q  & ((!\inst|inst24|eqRT_EXMEM~2_combout )))) # (!\inst|inst24|eqRT_MEMWB~2_combout  & (((\inst|inst27|mux5|y~0_combout  & 
// \inst|inst24|eqRT_EXMEM~2_combout ))))

	.dataa(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit5|int_q~q ),
	.datac(\inst|inst27|mux5|y~0_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux5|y~1 .lut_mask = 16'h5088;
defparam \inst|inst14|mux5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N26
cycloneive_lcell_comb \inst|inst14|mux5|y~2 (
// Equation(s):
// \inst|inst14|mux5|y~2_combout  = (\inst|inst14|mux5|y~0_combout  & ((\inst|inst9|RD2Reg|bit5|int_q~q ) # ((\inst|inst24|notZero~1_combout  & \inst|inst14|mux5|y~1_combout )))) # (!\inst|inst14|mux5|y~0_combout  & (\inst|inst24|notZero~1_combout  & 
// ((\inst|inst14|mux5|y~1_combout ))))

	.dataa(\inst|inst14|mux5|y~0_combout ),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst9|RD2Reg|bit5|int_q~q ),
	.datad(\inst|inst14|mux5|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux5|y~2 .lut_mask = 16'hECA0;
defparam \inst|inst14|mux5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N22
cycloneive_lcell_comb \inst|inst14|mux5|y~3 (
// Equation(s):
// \inst|inst14|mux5|y~3_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit5|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux5|y~2_combout )))

	.dataa(\inst|inst9|instReg|reg07|bit5|int_q~q ),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst14|mux5|y~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst14|mux5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux5|y~3 .lut_mask = 16'hB8B8;
defparam \inst|inst14|mux5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N8
cycloneive_lcell_comb \inst|inst21|mux|m5|muxtop|y~1 (
// Equation(s):
// \inst|inst21|mux|m5|muxtop|y~1_combout  = (\inst|inst21|mux|m4|muxtop|y~2_combout  & (((\inst|inst25|m5|y~combout ) # (\inst|inst14|mux5|y~3_combout )))) # (!\inst|inst21|mux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~3_combout  & 
// (\inst|inst25|m5|y~combout  & \inst|inst14|mux5|y~3_combout )))

	.dataa(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datac(\inst|inst25|m5|y~combout ),
	.datad(\inst|inst14|mux5|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m5|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m5|muxtop|y~1 .lut_mask = 16'hECC0;
defparam \inst|inst21|mux|m5|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N14
cycloneive_lcell_comb \inst|inst21|fa|comb~6 (
// Equation(s):
// \inst|inst21|fa|comb~6_combout  = \inst|inst22|Operation [2] $ (((\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit4|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux4|y~1_combout )))))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit4|int_q~q ),
	.datac(\inst|inst22|Operation [2]),
	.datad(\inst|inst14|mux4|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~6 .lut_mask = 16'h2D78;
defparam \inst|inst21|fa|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N24
cycloneive_lcell_comb \inst|inst21|fa|fa4|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa4|Cout~0_combout  = (\inst|inst21|fa|comb~6_combout  & ((\inst|inst25|m4|y~4_combout ) # ((\inst|inst25|m4|y~2_combout ) # (\inst|inst21|fa|fa3|Cout~0_combout )))) # (!\inst|inst21|fa|comb~6_combout  & (\inst|inst21|fa|fa3|Cout~0_combout 
//  & ((\inst|inst25|m4|y~4_combout ) # (\inst|inst25|m4|y~2_combout ))))

	.dataa(\inst|inst25|m4|y~4_combout ),
	.datab(\inst|inst25|m4|y~2_combout ),
	.datac(\inst|inst21|fa|comb~6_combout ),
	.datad(\inst|inst21|fa|fa3|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa4|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa4|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst|inst21|fa|fa4|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N6
cycloneive_lcell_comb \inst|inst21|mux|m5|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m5|muxtop|y~0_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & (\inst|inst21|fa|comb~10_combout  $ (\inst|inst25|m5|y~combout  $ (\inst|inst21|fa|fa4|Cout~0_combout ))))

	.dataa(\inst|inst21|fa|comb~10_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datac(\inst|inst25|m5|y~combout ),
	.datad(\inst|inst21|fa|fa4|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m5|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m5|muxtop|y~0 .lut_mask = 16'h8448;
defparam \inst|inst21|mux|m5|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N28
cycloneive_lcell_comb \inst|inst21|mux|m5|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m5|muxtop|y~2_combout  = (\inst|inst21|mux|m5|muxtop|y~0_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m5|muxtop|y~1_combout ))

	.dataa(\inst|inst22|Operation [2]),
	.datab(gnd),
	.datac(\inst|inst21|mux|m5|muxtop|y~1_combout ),
	.datad(\inst|inst21|mux|m5|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m5|muxtop|y~2 .lut_mask = 16'hFF50;
defparam \inst|inst21|mux|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y46_N29
dffeas \inst|EXMEM|ALUResultReg|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m5|muxtop|y~2_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N28
cycloneive_lcell_comb \inst|inst25|m5|y~3 (
// Equation(s):
// \inst|inst25|m5|y~3_combout  = (\inst|inst24|eqRS_EXMEM~2_combout  & (((!\inst|inst24|eqRS_MEMWB~2_combout  & \inst|inst27|mux5|y~0_combout )))) # (!\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|EXMEM|ALUResultReg|bit5|int_q~q  & 
// (\inst|inst24|eqRS_MEMWB~2_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit5|int_q~q ),
	.datac(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datad(\inst|inst27|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m5|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m5|y~3 .lut_mask = 16'h4A40;
defparam \inst|inst25|m5|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N18
cycloneive_lcell_comb \inst|inst25|m5|y~4 (
// Equation(s):
// \inst|inst25|m5|y~4_combout  = (\inst|EXMEM|RWff|int_q~q  & (\inst|inst25|m5|y~3_combout  & ((\inst|EXMEM|RegRdReg|bit0|int_q~q ) # (\inst|inst24|notZero~0_combout ))))

	.dataa(\inst|EXMEM|RegRdReg|bit0|int_q~q ),
	.datab(\inst|EXMEM|RWff|int_q~q ),
	.datac(\inst|inst24|notZero~0_combout ),
	.datad(\inst|inst25|m5|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m5|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m5|y~4 .lut_mask = 16'hC800;
defparam \inst|inst25|m5|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N28
cycloneive_lcell_comb \inst|inst9|instReg|reg07|bit5|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg07|bit5|int_q~feeder_combout  = \inst|IFID|instReg|reg07|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg07|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg07|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|instReg|reg07|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N29
dffeas \inst|inst9|instReg|reg07|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg07|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y46_N10
cycloneive_lcell_comb \inst|inst21|fa|comb~10 (
// Equation(s):
// \inst|inst21|fa|comb~10_combout  = \inst|inst22|Operation [2] $ (((\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit5|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux5|y~2_combout )))))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(\inst|inst9|instReg|reg07|bit5|int_q~q ),
	.datac(\inst|inst22|Operation [2]),
	.datad(\inst|inst14|mux5|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|comb~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|comb~10 .lut_mask = 16'h2D78;
defparam \inst|inst21|fa|comb~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y46_N18
cycloneive_lcell_comb \inst|inst21|fa|fa5|Cout~0 (
// Equation(s):
// \inst|inst21|fa|fa5|Cout~0_combout  = (\inst|inst21|fa|comb~10_combout  & ((\inst|inst25|m5|y~2_combout ) # ((\inst|inst25|m5|y~4_combout ) # (\inst|inst21|fa|fa4|Cout~0_combout )))) # (!\inst|inst21|fa|comb~10_combout  & 
// (\inst|inst21|fa|fa4|Cout~0_combout  & ((\inst|inst25|m5|y~2_combout ) # (\inst|inst25|m5|y~4_combout ))))

	.dataa(\inst|inst25|m5|y~2_combout ),
	.datab(\inst|inst25|m5|y~4_combout ),
	.datac(\inst|inst21|fa|comb~10_combout ),
	.datad(\inst|inst21|fa|fa4|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|fa|fa5|Cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|fa|fa5|Cout~0 .lut_mask = 16'hFEE0;
defparam \inst|inst21|fa|fa5|Cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N10
cycloneive_lcell_comb \inst|inst21|mux|m6|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m6|muxtop|y~0_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout  & (\inst|inst21|fa|comb~11_combout  $ (\inst|inst25|m6|y~combout  $ (\inst|inst21|fa|fa5|Cout~0_combout ))))

	.dataa(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.datab(\inst|inst21|fa|comb~11_combout ),
	.datac(\inst|inst25|m6|y~combout ),
	.datad(\inst|inst21|fa|fa5|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m6|muxtop|y~0 .lut_mask = 16'h8228;
defparam \inst|inst21|mux|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N18
cycloneive_lcell_comb \inst|inst21|mux|m6|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m6|muxtop|y~2_combout  = (\inst|inst21|mux|m6|muxtop|y~0_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m6|muxtop|y~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|mux|m6|muxtop|y~1_combout ),
	.datad(\inst|inst21|mux|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m6|muxtop|y~2 .lut_mask = 16'hFF30;
defparam \inst|inst21|mux|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y46_N19
dffeas \inst|EXMEM|ALUResultReg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst21|mux|m6|muxtop|y~2_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|ALUResultReg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|ALUResultReg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|ALUResultReg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N2
cycloneive_lcell_comb \inst|MEMWB|ALUResultReg|bit6|int_q~feeder (
// Equation(s):
// \inst|MEMWB|ALUResultReg|bit6|int_q~feeder_combout  = \inst|EXMEM|ALUResultReg|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|EXMEM|ALUResultReg|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|MEMWB|ALUResultReg|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|MEMWB|ALUResultReg|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y45_N3
dffeas \inst|MEMWB|ALUResultReg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|MEMWB|ALUResultReg|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|ALUResultReg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|ALUResultReg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|ALUResultReg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y45_N28
cycloneive_lcell_comb \inst|inst27|mux6|y~0 (
// Equation(s):
// \inst|inst27|mux6|y~0_combout  = (\inst|MEMWB|MtRff|int_q~q  & (\inst|MEMWB|ReadDataReg|bit6|int_q~q )) # (!\inst|MEMWB|MtRff|int_q~q  & ((\inst|MEMWB|ALUResultReg|bit6|int_q~q )))

	.dataa(\inst|MEMWB|ReadDataReg|bit6|int_q~q ),
	.datab(\inst|MEMWB|ALUResultReg|bit6|int_q~q ),
	.datac(gnd),
	.datad(\inst|MEMWB|MtRff|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst27|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst27|mux6|y~0 .lut_mask = 16'hAACC;
defparam \inst|inst27|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N12
cycloneive_lcell_comb \inst|inst25|m6|y~1 (
// Equation(s):
// \inst|inst25|m6|y~1_combout  = (\inst|inst24|eqRS_MEMWB~2_combout  & (\inst|EXMEM|ALUResultReg|bit6|int_q~q  & (!\inst|inst24|eqRS_EXMEM~2_combout ))) # (!\inst|inst24|eqRS_MEMWB~2_combout  & (((\inst|inst24|eqRS_EXMEM~2_combout  & 
// \inst|inst27|mux6|y~0_combout ))))

	.dataa(\inst|EXMEM|ALUResultReg|bit6|int_q~q ),
	.datab(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datac(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datad(\inst|inst27|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m6|y~1 .lut_mask = 16'h3808;
defparam \inst|inst25|m6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg1|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg0|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg0|bit6|int_q~q ),
	.datad(\inst|RegFile|reg1|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg3|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg2|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg2|bit6|int_q~q ),
	.datad(\inst|RegFile|reg3|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m6|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y47_N31
dffeas \inst|RegFile|reg6|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[6]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg6|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg6|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg6|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg6|bit6|int_q~q ),
	.datad(\inst|RegFile|reg7|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg4|bit6|int_q~q ),
	.datad(\inst|RegFile|reg5|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX07|m6|muxtop|y~4_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~3_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX07|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg11|bit6|int_q~q ),
	.datad(\inst|RegFile|reg10|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg9|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg8|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg9|bit6|int_q~q ),
	.datac(\inst|RegFile|reg8|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX815|m6|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m6|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m6|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX815|m6|muxtop|y~2_combout )))) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ) # 
// ((\inst|RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX07|m6|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m6|y~0 .lut_mask = 16'hFE54;
defparam \inst|RegFile|Mux1|MUXTop|m6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N25
dffeas \inst|RegFile|reg26|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [2]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg26|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg26|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg26|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y45_N3
dffeas \inst|RegFile|reg27|bit6|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux6|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg27|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg27|bit6|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg27|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg27|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg26|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg26|bit6|int_q~q ),
	.datad(\inst|RegFile|reg27|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg25|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg24|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg24|bit6|int_q~q ),
	.datac(\inst|RegFile|reg25|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4 .lut_mask = 16'h00E4;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5 .lut_mask = 16'h5544;
defparam \inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg13|bit6|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg12|bit6|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg13|bit6|int_q~q ),
	.datad(\inst|RegFile|reg12|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~4 .lut_mask = 16'h3120;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit6|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit6|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg14|bit6|int_q~q ),
	.datad(\inst|RegFile|reg15|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~3 .lut_mask = 16'hC840;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m6|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m6|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX815|m6|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~4_combout ),
	.datac(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~5 .lut_mask = 16'hF0C0;
defparam \inst|RegFile|Mux1|MUX815|m6|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m6|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m6|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m6|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m6|muxtop|y~5_combout ),
	.datac(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX815|m6|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m6|y~2 .lut_mask = 16'hD080;
defparam \inst|RegFile|Mux1|MUXTop|m6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N20
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m6|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m6|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m6|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUXTop|m6|y~1_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUXTop|m6|y~0_combout ))))

	.dataa(\inst|RegFile|Mux1|MUXTop|m6|y~1_combout ),
	.datab(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUXTop|m6|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m6|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m6|y~3 .lut_mask = 16'hFFB8;
defparam \inst|RegFile|Mux1|MUXTop|m6|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N21
dffeas \inst|inst9|RD1Reg|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux1|MUXTop|m6|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N2
cycloneive_lcell_comb \inst|inst25|m6|y~0 (
// Equation(s):
// \inst|inst25|m6|y~0_combout  = (\inst|inst9|RD1Reg|bit6|int_q~q  & (((\inst|inst24|eqRS_EXMEM~2_combout  & \inst|inst24|eqRS_MEMWB~2_combout )) # (!\inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst9|RD1Reg|bit6|int_q~q ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m6|y~0 .lut_mask = 16'h8C0C;
defparam \inst|inst25|m6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N8
cycloneive_lcell_comb \inst|inst25|m6|y (
// Equation(s):
// \inst|inst25|m6|y~combout  = (\inst|inst25|m6|y~0_combout ) # ((\inst|inst24|notZero~1_combout  & \inst|inst25|m6|y~1_combout ))

	.dataa(gnd),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst25|m6|y~1_combout ),
	.datad(\inst|inst25|m6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m6|y~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m6|y .lut_mask = 16'hFFC0;
defparam \inst|inst25|m6|y .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N21
dffeas \inst|IFID|instReg|reg07|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [7]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y46_N5
dffeas \inst|inst9|instReg|reg07|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N6
cycloneive_lcell_comb \inst|inst14|mux7|y~0 (
// Equation(s):
// \inst|inst14|mux7|y~0_combout  = (\inst|inst24|eqRT_MEMWB~2_combout  & (((\inst|EXMEM|ALUResultReg|bit7|int_q~q  & !\inst|inst24|eqRT_EXMEM~2_combout )))) # (!\inst|inst24|eqRT_MEMWB~2_combout  & (\inst|inst27|mux7|y~0_combout  & 
// ((\inst|inst24|eqRT_EXMEM~2_combout ))))

	.dataa(\inst|inst27|mux7|y~0_combout ),
	.datab(\inst|EXMEM|ALUResultReg|bit7|int_q~q ),
	.datac(\inst|inst24|eqRT_MEMWB~2_combout ),
	.datad(\inst|inst24|eqRT_EXMEM~2_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux7|y~0 .lut_mask = 16'h0AC0;
defparam \inst|inst14|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N16
cycloneive_lcell_comb \inst|inst14|mux7|y~1 (
// Equation(s):
// \inst|inst14|mux7|y~1_combout  = (\inst|inst14|mux5|y~0_combout  & ((\inst|inst9|RD2Reg|bit7|int_q~q ) # ((\inst|inst24|notZero~1_combout  & \inst|inst14|mux7|y~0_combout )))) # (!\inst|inst14|mux5|y~0_combout  & (((\inst|inst24|notZero~1_combout  & 
// \inst|inst14|mux7|y~0_combout ))))

	.dataa(\inst|inst14|mux5|y~0_combout ),
	.datab(\inst|inst9|RD2Reg|bit7|int_q~q ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst14|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux7|y~1 .lut_mask = 16'hF888;
defparam \inst|inst14|mux7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y46_N4
cycloneive_lcell_comb \inst|inst14|mux7|y~2 (
// Equation(s):
// \inst|inst14|mux7|y~2_combout  = (\inst|inst9|ALUSrcff|int_q~q  & (\inst|inst9|instReg|reg07|bit7|int_q~q )) # (!\inst|inst9|ALUSrcff|int_q~q  & ((\inst|inst14|mux7|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|inst9|ALUSrcff|int_q~q ),
	.datac(\inst|inst9|instReg|reg07|bit7|int_q~q ),
	.datad(\inst|inst14|mux7|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst14|mux7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst14|mux7|y~2 .lut_mask = 16'hF3C0;
defparam \inst|inst14|mux7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N10
cycloneive_lcell_comb \inst|inst25|m7|y~0 (
// Equation(s):
// \inst|inst25|m7|y~0_combout  = (\inst|inst24|eqRS_EXMEM~2_combout  & (\inst|inst27|mux7|y~0_combout  & ((!\inst|inst24|eqRS_MEMWB~2_combout )))) # (!\inst|inst24|eqRS_EXMEM~2_combout  & (((\inst|EXMEM|ALUResultReg|bit7|int_q~q  & 
// \inst|inst24|eqRS_MEMWB~2_combout ))))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst27|mux7|y~0_combout ),
	.datac(\inst|EXMEM|ALUResultReg|bit7|int_q~q ),
	.datad(\inst|inst24|eqRS_MEMWB~2_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m7|y~0 .lut_mask = 16'h5088;
defparam \inst|inst25|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y47_N0
cycloneive_lcell_comb \inst|inst25|m0|y~3 (
// Equation(s):
// \inst|inst25|m0|y~3_combout  = (\inst|inst24|notZero~1_combout  & ((!\inst|inst24|eqRS_MEMWB~2_combout ) # (!\inst|inst24|eqRS_EXMEM~2_combout )))

	.dataa(\inst|inst24|eqRS_EXMEM~2_combout ),
	.datab(\inst|inst24|eqRS_MEMWB~2_combout ),
	.datac(gnd),
	.datad(\inst|inst24|notZero~1_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m0|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m0|y~3 .lut_mask = 16'h7700;
defparam \inst|inst25|m0|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N6
cycloneive_lcell_comb \inst|inst25|m7|y~1 (
// Equation(s):
// \inst|inst25|m7|y~1_combout  = (\inst|inst9|RD1Reg|bit7|int_q~q  & (((\inst|inst24|notZero~1_combout  & \inst|inst25|m7|y~0_combout )) # (!\inst|inst25|m0|y~3_combout ))) # (!\inst|inst9|RD1Reg|bit7|int_q~q  & (\inst|inst24|notZero~1_combout  & 
// (\inst|inst25|m7|y~0_combout )))

	.dataa(\inst|inst9|RD1Reg|bit7|int_q~q ),
	.datab(\inst|inst24|notZero~1_combout ),
	.datac(\inst|inst25|m7|y~0_combout ),
	.datad(\inst|inst25|m0|y~3_combout ),
	.cin(gnd),
	.combout(\inst|inst25|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst25|m7|y~1 .lut_mask = 16'hC0EA;
defparam \inst|inst25|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N4
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~0 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~0_combout  = (\inst|inst21|mux|m4|muxtop|y~2_combout  & (((\inst|inst14|mux7|y~2_combout ) # (\inst|inst25|m7|y~1_combout )))) # (!\inst|inst21|mux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~3_combout  & 
// (\inst|inst14|mux7|y~2_combout  & \inst|inst25|m7|y~1_combout )))

	.dataa(\inst|inst21|mux|m4|muxtop|y~3_combout ),
	.datab(\inst|inst21|mux|m4|muxtop|y~2_combout ),
	.datac(\inst|inst14|mux7|y~2_combout ),
	.datad(\inst|inst25|m7|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~0 .lut_mask = 16'hECC0;
defparam \inst|inst21|mux|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N20
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~2 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~2_combout  = (\inst|inst22|Operation [2] & (\inst|inst25|m6|y~combout  & ((\inst|inst21|fa|comb~11_combout )))) # (!\inst|inst22|Operation [2] & ((\inst|inst21|mux|m7|muxtop|y~0_combout ) # ((\inst|inst25|m6|y~combout  & 
// \inst|inst21|fa|comb~11_combout ))))

	.dataa(\inst|inst22|Operation [2]),
	.datab(\inst|inst25|m6|y~combout ),
	.datac(\inst|inst21|mux|m7|muxtop|y~0_combout ),
	.datad(\inst|inst21|fa|comb~11_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~2 .lut_mask = 16'hDC50;
defparam \inst|inst21|mux|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N30
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~5 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~5_combout  = (\inst|inst21|mux|m4|muxtop|y~0_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m7|muxtop|y~0_combout ))

	.dataa(gnd),
	.datab(\inst|inst22|Operation [2]),
	.datac(\inst|inst21|mux|m7|muxtop|y~0_combout ),
	.datad(\inst|inst21|mux|m4|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~5 .lut_mask = 16'hFF30;
defparam \inst|inst21|mux|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N26
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~3 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~3_combout  = (\inst|inst25|m6|y~0_combout ) # ((\inst|inst21|fa|comb~11_combout ) # ((\inst|inst25|m6|y~1_combout  & \inst|inst24|notZero~1_combout )))

	.dataa(\inst|inst25|m6|y~1_combout ),
	.datab(\inst|inst25|m6|y~0_combout ),
	.datac(\inst|inst24|notZero~1_combout ),
	.datad(\inst|inst21|fa|comb~11_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~3 .lut_mask = 16'hFFEC;
defparam \inst|inst21|mux|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N24
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~4 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~4_combout  = (\inst|inst21|fa|fa5|Cout~0_combout  & ((\inst|inst21|mux|m7|muxtop|y~3_combout ) # ((!\inst|inst22|Operation [2] & \inst|inst21|mux|m7|muxtop|y~0_combout ))))

	.dataa(\inst|inst22|Operation [2]),
	.datab(\inst|inst21|mux|m7|muxtop|y~0_combout ),
	.datac(\inst|inst21|mux|m7|muxtop|y~3_combout ),
	.datad(\inst|inst21|fa|fa5|Cout~0_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~4 .lut_mask = 16'hF400;
defparam \inst|inst21|mux|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y46_N28
cycloneive_lcell_comb \inst|inst21|mux|m7|muxtop|y~6 (
// Equation(s):
// \inst|inst21|mux|m7|muxtop|y~6_combout  = (\inst|inst21|mux|m7|muxtop|y~5_combout  & (\inst|inst21|mux|m7|muxtop|y~1_combout  $ (((!\inst|inst21|mux|m7|muxtop|y~2_combout  & !\inst|inst21|mux|m7|muxtop|y~4_combout )))))

	.dataa(\inst|inst21|mux|m7|muxtop|y~1_combout ),
	.datab(\inst|inst21|mux|m7|muxtop|y~2_combout ),
	.datac(\inst|inst21|mux|m7|muxtop|y~5_combout ),
	.datad(\inst|inst21|mux|m7|muxtop|y~4_combout ),
	.cin(gnd),
	.combout(\inst|inst21|mux|m7|muxtop|y~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|mux|m7|muxtop|y~6 .lut_mask = 16'hA090;
defparam \inst|inst21|mux|m7|muxtop|y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y47_N30
cycloneive_lcell_comb \inst|inst21|Zero~4 (
// Equation(s):
// \inst|inst21|Zero~4_combout  = (\inst|inst21|mux|m2|muxtop|y~1_combout ) # (\inst|inst21|mux|m0|muxtop|y~4_combout  $ (((!\inst|inst21|mux|m0|muxtop|y~5_combout  & \inst|inst14|mux0|y~4_combout ))))

	.dataa(\inst|inst21|mux|m0|muxtop|y~5_combout ),
	.datab(\inst|inst21|mux|m0|muxtop|y~4_combout ),
	.datac(\inst|inst14|mux0|y~4_combout ),
	.datad(\inst|inst21|mux|m2|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst21|Zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|Zero~4 .lut_mask = 16'hFF9C;
defparam \inst|inst21|Zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N0
cycloneive_lcell_comb \inst|inst21|Zero~2 (
// Equation(s):
// \inst|inst21|Zero~2_combout  = (\inst|inst21|mux|m5|muxtop|y~2_combout ) # ((\inst|inst21|mux|m1|muxtop|y~2_combout ) # ((\inst|inst21|mux|m4|muxtop|y~5_combout ) # (\inst|inst21|mux|m3|muxtop|y~2_combout )))

	.dataa(\inst|inst21|mux|m5|muxtop|y~2_combout ),
	.datab(\inst|inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst|inst21|mux|m4|muxtop|y~5_combout ),
	.datad(\inst|inst21|mux|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|Zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|Zero~2 .lut_mask = 16'hFFFE;
defparam \inst|inst21|Zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N22
cycloneive_lcell_comb \inst|inst21|Zero~3 (
// Equation(s):
// \inst|inst21|Zero~3_combout  = (\inst|inst21|mux|m7|muxtop|y~6_combout ) # ((\inst|inst21|mux|m6|muxtop|y~2_combout ) # ((\inst|inst21|Zero~4_combout ) # (\inst|inst21|Zero~2_combout )))

	.dataa(\inst|inst21|mux|m7|muxtop|y~6_combout ),
	.datab(\inst|inst21|mux|m6|muxtop|y~2_combout ),
	.datac(\inst|inst21|Zero~4_combout ),
	.datad(\inst|inst21|Zero~2_combout ),
	.cin(gnd),
	.combout(\inst|inst21|Zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst21|Zero~3 .lut_mask = 16'hFFFE;
defparam \inst|inst21|Zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y48_N14
cycloneive_lcell_comb \inst|inst8|muxMemWrite|y~0 (
// Equation(s):
// \inst|inst8|muxMemWrite|y~0_combout  = (\inst|IFID|instReg|reg2431|bit5|int_q~q  & \inst|inst8|muxALUSrc|y~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst|inst8|muxALUSrc|y~1_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxMemWrite|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxMemWrite|y~0 .lut_mask = 16'hF000;
defparam \inst|inst8|muxMemWrite|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N26
cycloneive_lcell_comb \inst|inst8|muxBranch|y~2 (
// Equation(s):
// \inst|inst8|muxBranch|y~2_combout  = (!\inst|IFID|instReg|reg2431|bit3|int_q~q  & (!\inst|IFID|instReg|reg2431|bit2|int_q~q  & (\inst|inst8|muxALUOp0|y~0_combout  & \inst|inst10|stall~6_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datac(\inst|inst8|muxALUOp0|y~0_combout ),
	.datad(\inst|inst10|stall~6_combout ),
	.cin(gnd),
	.combout(\inst|inst8|muxBranch|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst8|muxBranch|y~2 .lut_mask = 16'h1000;
defparam \inst|inst8|muxBranch|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \InstrSelect[2]~input (
	.i(InstrSelect[2]),
	.ibar(gnd),
	.o(\InstrSelect[2]~input_o ));
// synopsys translate_off
defparam \InstrSelect[2]~input .bus_hold = "false";
defparam \InstrSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \InstrSelect[1]~input (
	.i(InstrSelect[1]),
	.ibar(gnd),
	.o(\InstrSelect[1]~input_o ));
// synopsys translate_off
defparam \InstrSelect[1]~input .bus_hold = "false";
defparam \InstrSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \InstrSelect[0]~input (
	.i(InstrSelect[0]),
	.ibar(gnd),
	.o(\InstrSelect[0]~input_o ));
// synopsys translate_off
defparam \InstrSelect[0]~input .bus_hold = "false";
defparam \InstrSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux31|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux31|y~0_combout  = (\InstrSelect[2]~input_o  & (!\InstrSelect[1]~input_o  & !\InstrSelect[0]~input_o ))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(gnd),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux31|y~0 .lut_mask = 16'h0022;
defparam \inst|InstOutMUX|muxTop|mux31|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit7|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit7|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg2431|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|inst9|instReg|reg2431|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N17
dffeas \inst|inst9|instReg|reg2431|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit7|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit7|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg2431|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N9
dffeas \inst|EXMEM|instReg|reg2431|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N15
dffeas \inst|MEMWB|instReg|reg2431|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux31|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux31|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~1_combout  & (((\inst|EXMEM|instReg|reg2431|bit7|int_q~q )) # (!\InstrSelect[1]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux31|y~1_combout  & (\InstrSelect[1]~input_o  & 
// ((\inst|inst9|instReg|reg2431|bit7|int_q~q ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~1_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|EXMEM|instReg|reg2431|bit7|int_q~q ),
	.datad(\inst|inst9|instReg|reg2431|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux31|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux31|y~2 .lut_mask = 16'hE6A2;
defparam \inst|InstOutMUX|muxTop|mux31|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux31|y~3 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux31|y~3_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg2431|bit7|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux31|y~2_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg2431|bit7|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg2431|bit7|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~2_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux31|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux31|y~3 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux31|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N2
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit6|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit6|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|instReg|reg2431|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N3
dffeas \inst|inst9|instReg|reg2431|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit6|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit6|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg2431|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N23
dffeas \inst|EXMEM|instReg|reg2431|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N29
dffeas \inst|MEMWB|instReg|reg2431|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux30|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux30|y~1_combout  = (\inst|InstOutMUX|muxTop|mux30|y~0_combout  & (((\inst|EXMEM|instReg|reg2431|bit6|int_q~q )) # (!\InstrSelect[0]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux30|y~0_combout  & (\InstrSelect[0]~input_o  & 
// ((\inst|IFID|instReg|reg2431|bit6|int_q~q ))))

	.dataa(\inst|InstOutMUX|muxTop|mux30|y~0_combout ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|EXMEM|instReg|reg2431|bit6|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux30|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux30|y~1 .lut_mask = 16'hE6A2;
defparam \inst|InstOutMUX|muxTop|mux30|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux30|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux30|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & ((\inst|MEMWB|instReg|reg2431|bit6|int_q~q ) # ((!\InstrSelect[2]~input_o  & \inst|InstOutMUX|muxTop|mux30|y~1_combout )))) # 
// (!\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux30|y~1_combout ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\inst|MEMWB|instReg|reg2431|bit6|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux30|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux30|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux30|y~2 .lut_mask = 16'hB3A0;
defparam \inst|InstOutMUX|muxTop|mux30|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N0
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit5|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit5|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg2431|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|instReg|reg2431|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N1
dffeas \inst|inst9|instReg|reg2431|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit5|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit5|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg2431|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg2431|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y48_N5
dffeas \inst|EXMEM|instReg|reg2431|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y48_N15
dffeas \inst|MEMWB|instReg|reg2431|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux29|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux29|y~1_combout  = (\inst|InstOutMUX|muxTop|mux29|y~0_combout  & ((\inst|EXMEM|instReg|reg2431|bit5|int_q~q ) # ((!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux29|y~0_combout  & (((\InstrSelect[1]~input_o  & 
// \inst|inst9|instReg|reg2431|bit5|int_q~q ))))

	.dataa(\inst|InstOutMUX|muxTop|mux29|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg2431|bit5|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst|inst9|instReg|reg2431|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux29|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux29|y~1 .lut_mask = 16'hDA8A;
defparam \inst|InstOutMUX|muxTop|mux29|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y48_N14
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux29|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux29|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & ((\inst|MEMWB|instReg|reg2431|bit5|int_q~q ) # ((!\InstrSelect[2]~input_o  & \inst|InstOutMUX|muxTop|mux29|y~1_combout )))) # 
// (!\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux29|y~1_combout ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\inst|MEMWB|instReg|reg2431|bit5|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux29|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux29|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux29|y~2 .lut_mask = 16'hB3A0;
defparam \inst|InstOutMUX|muxTop|mux29|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N6
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit4|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit4|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|instReg|reg2431|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N7
dffeas \inst|inst9|instReg|reg2431|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N26
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit4|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit4|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg2431|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg2431|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N27
dffeas \inst|EXMEM|instReg|reg2431|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y48_N25
dffeas \inst|MEMWB|instReg|reg2431|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux28|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux28|y~0_combout  = (\InstrSelect[0]~input_o  & (\InstrSelect[1]~input_o )) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg2431|bit4|int_q~q ))) # (!\InstrSelect[1]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [28]))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [28]),
	.datad(\inst|inst9|instReg|reg2431|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux28|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux28|y~0 .lut_mask = 16'hDC98;
defparam \inst|InstOutMUX|muxTop|mux28|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux28|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux28|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux28|y~0_combout  & (\inst|EXMEM|instReg|reg2431|bit4|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux28|y~0_combout  & ((\inst|IFID|instReg|reg2431|bit4|int_q~q 
// ))))) # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux28|y~0_combout ))))

	.dataa(\inst|EXMEM|instReg|reg2431|bit4|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit4|int_q~q ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst|InstOutMUX|muxTop|mux28|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux28|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux28|y~1 .lut_mask = 16'hAFC0;
defparam \inst|InstOutMUX|muxTop|mux28|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux28|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux28|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & ((\inst|MEMWB|instReg|reg2431|bit4|int_q~q ) # ((!\InstrSelect[2]~input_o  & \inst|InstOutMUX|muxTop|mux28|y~1_combout )))) # 
// (!\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux28|y~1_combout ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\inst|MEMWB|instReg|reg2431|bit4|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux28|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux28|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux28|y~2 .lut_mask = 16'hB3A0;
defparam \inst|InstOutMUX|muxTop|mux28|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit3|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit3|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|inst9|instReg|reg2431|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N25
dffeas \inst|inst9|instReg|reg2431|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit3|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit3|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg2431|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N23
dffeas \inst|EXMEM|instReg|reg2431|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N29
dffeas \inst|MEMWB|instReg|reg2431|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux27|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux27|y~1_combout  = (\inst|InstOutMUX|muxTop|mux27|y~0_combout  & ((\inst|EXMEM|instReg|reg2431|bit3|int_q~q ) # ((!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux27|y~0_combout  & (((\InstrSelect[1]~input_o  & 
// \inst|inst9|instReg|reg2431|bit3|int_q~q ))))

	.dataa(\inst|InstOutMUX|muxTop|mux27|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg2431|bit3|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst|inst9|instReg|reg2431|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux27|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux27|y~1 .lut_mask = 16'hDA8A;
defparam \inst|InstOutMUX|muxTop|mux27|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux27|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux27|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg2431|bit3|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux27|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg2431|bit3|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg2431|bit3|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux27|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux27|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux27|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux27|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N4
cycloneive_lcell_comb \inst|inst9|instReg|reg2431|bit2|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg2431|bit2|int_q~feeder_combout  = \inst|IFID|instReg|reg2431|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg2431|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|inst9|instReg|reg2431|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N5
dffeas \inst|inst9|instReg|reg2431|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg2431|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N27
dffeas \inst|EXMEM|instReg|reg2431|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg2431|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N31
dffeas \inst|MEMWB|instReg|reg2431|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux26|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux26|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst|inst9|instReg|reg2431|bit2|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [26] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [26]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|inst9|instReg|reg2431|bit2|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux26|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux26|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux26|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux26|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux26|y~1_combout  = (\inst|InstOutMUX|muxTop|mux26|y~0_combout  & (((\inst|EXMEM|instReg|reg2431|bit2|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux26|y~0_combout  & 
// (\inst|IFID|instReg|reg2431|bit2|int_q~q  & ((\InstrSelect[0]~input_o ))))

	.dataa(\inst|IFID|instReg|reg2431|bit2|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux26|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg2431|bit2|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux26|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux26|y~1 .lut_mask = 16'hE2CC;
defparam \inst|InstOutMUX|muxTop|mux26|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux26|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux26|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg2431|bit2|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux26|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg2431|bit2|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg2431|bit2|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux26|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux26|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux26|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux26|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N30
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux25|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux25|y~0_combout  = (\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q )))) # (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & 
// ((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [25]))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux25|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux25|y~0 .lut_mask = 16'hB9A8;
defparam \inst|InstOutMUX|muxTop|mux25|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N14
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit1|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit1|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg2431|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg2431|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N15
dffeas \inst|EXMEM|instReg|reg2431|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux25|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux25|y~1_combout  = (\inst|InstOutMUX|muxTop|mux25|y~0_combout  & (((\inst|EXMEM|instReg|reg2431|bit1|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux25|y~0_combout  & 
// (\inst|inst9|instReg|reg2431|bit1|int_q~q  & ((\InstrSelect[1]~input_o ))))

	.dataa(\inst|inst9|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux25|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg2431|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux25|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux25|y~1 .lut_mask = 16'hE2CC;
defparam \inst|InstOutMUX|muxTop|mux25|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N29
dffeas \inst|MEMWB|instReg|reg2431|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux25|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux25|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg2431|bit1|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux25|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg2431|bit1|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux25|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg2431|bit1|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux25|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux25|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux25|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux24|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux24|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst|inst9|instReg|reg2431|bit0|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [24] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [24]),
	.datac(\inst|inst9|instReg|reg2431|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux24|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux24|y~0 .lut_mask = 16'hAAE4;
defparam \inst|InstOutMUX|muxTop|mux24|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N8
cycloneive_lcell_comb \inst|EXMEM|instReg|reg2431|bit0|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg2431|bit0|int_q~feeder_combout  = \inst|inst9|instReg|reg2431|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg2431|bit0|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit0|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg2431|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N9
dffeas \inst|EXMEM|instReg|reg2431|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg2431|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux24|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux24|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux24|y~0_combout  & (\inst|EXMEM|instReg|reg2431|bit0|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux24|y~0_combout  & ((\inst|IFID|instReg|reg2431|bit0|int_q~q 
// ))))) # (!\InstrSelect[0]~input_o  & (\inst|InstOutMUX|muxTop|mux24|y~0_combout ))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux24|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg2431|bit0|int_q~q ),
	.datad(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux24|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux24|y~1 .lut_mask = 16'hE6C4;
defparam \inst|InstOutMUX|muxTop|mux24|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N29
dffeas \inst|MEMWB|instReg|reg2431|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg2431|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg2431|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg2431|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg2431|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux24|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux24|y~2_combout  = (\inst|InstOutMUX|muxTop|mux24|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg2431|bit0|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux24|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg2431|bit0|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux24|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg2431|bit0|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux24|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux24|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux24|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N26
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit7|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit7|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg1623|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg1623|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y47_N27
dffeas \inst|EXMEM|instReg|reg1623|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y47_N1
dffeas \inst|MEMWB|instReg|reg1623|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N8
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux23|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux23|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg1623|bit7|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [23]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [23]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux23|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux23|y~0 .lut_mask = 16'hF2C2;
defparam \inst|InstOutMUX|muxTop|mux23|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux23|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux23|y~1_combout  = (\inst|InstOutMUX|muxTop|mux23|y~0_combout  & (((\inst|EXMEM|instReg|reg1623|bit7|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux23|y~0_combout  & 
// (\inst|inst9|instReg|reg1623|bit7|int_q~q  & ((\InstrSelect[1]~input_o ))))

	.dataa(\inst|inst9|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux23|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg1623|bit7|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux23|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux23|y~1 .lut_mask = 16'hE2CC;
defparam \inst|InstOutMUX|muxTop|mux23|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y47_N0
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux23|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux23|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg1623|bit7|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux23|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg1623|bit7|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux23|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux23|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux23|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux23|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N30
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit6|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit6|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit6|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg1623|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N31
dffeas \inst|EXMEM|instReg|reg1623|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux22|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux22|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o ) # (\inst|inst9|instReg|reg1623|bit6|int_q~q )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [22] & 
// (!\InstrSelect[0]~input_o )))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [22]),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst|inst9|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux22|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux22|y~0 .lut_mask = 16'hAEA4;
defparam \inst|InstOutMUX|muxTop|mux22|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux22|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux22|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux22|y~0_combout  & ((\inst|EXMEM|instReg|reg1623|bit6|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux22|y~0_combout  & 
// (\inst|IFID|instReg|reg1623|bit6|int_q~q )))) # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux22|y~0_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|EXMEM|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux22|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux22|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux22|y~1 .lut_mask = 16'hF388;
defparam \inst|InstOutMUX|muxTop|mux22|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N17
dffeas \inst|MEMWB|instReg|reg1623|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N16
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux22|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux22|y~2_combout  = (\inst|InstOutMUX|muxTop|mux22|y~1_combout  & (((\inst|MEMWB|instReg|reg1623|bit6|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux22|y~1_combout  & (((\inst|MEMWB|instReg|reg1623|bit6|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\inst|InstOutMUX|muxTop|mux22|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\inst|MEMWB|instReg|reg1623|bit6|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux22|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux22|y~2 .lut_mask = 16'hF222;
defparam \inst|InstOutMUX|muxTop|mux22|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit5|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit5|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg1623|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg1623|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N5
dffeas \inst|EXMEM|instReg|reg1623|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux21|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux21|y~0_combout  = (\InstrSelect[0]~input_o  & (((\inst|IFID|instReg|reg1623|bit5|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [21] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [21]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux21|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux21|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux21|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux21|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux21|y~1_combout  = (\inst|InstOutMUX|muxTop|mux21|y~0_combout  & (((\inst|EXMEM|instReg|reg1623|bit5|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux21|y~0_combout  & 
// (\inst|inst9|instReg|reg1623|bit5|int_q~q  & ((\InstrSelect[1]~input_o ))))

	.dataa(\inst|inst9|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|EXMEM|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|InstOutMUX|muxTop|mux21|y~0_combout ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux21|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux21|y~1 .lut_mask = 16'hCAF0;
defparam \inst|InstOutMUX|muxTop|mux21|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N21
dffeas \inst|MEMWB|instReg|reg1623|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux21|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux21|y~2_combout  = (\inst|InstOutMUX|muxTop|mux21|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg1623|bit5|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux21|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg1623|bit5|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux21|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit5|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux21|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux21|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux21|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N5
dffeas \inst|EXMEM|instReg|reg1623|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N14
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux20|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux20|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & (\inst|inst9|instReg|reg1623|bit4|int_q~q )) # (!\InstrSelect[1]~input_o  & 
// ((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [20])))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|inst9|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [20]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux20|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux20|y~0 .lut_mask = 16'hEE50;
defparam \inst|InstOutMUX|muxTop|mux20|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N4
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux20|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux20|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux20|y~0_combout  & ((\inst|EXMEM|instReg|reg1623|bit4|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux20|y~0_combout  & 
// (\inst|IFID|instReg|reg1623|bit4|int_q~q )))) # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux20|y~0_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|IFID|instReg|reg1623|bit4|int_q~q ),
	.datac(\inst|EXMEM|instReg|reg1623|bit4|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux20|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux20|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux20|y~1 .lut_mask = 16'hF588;
defparam \inst|InstOutMUX|muxTop|mux20|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N3
dffeas \inst|MEMWB|instReg|reg1623|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux20|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux20|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & ((\inst|MEMWB|instReg|reg1623|bit4|int_q~q ) # ((\inst|InstOutMUX|muxTop|mux20|y~1_combout  & !\InstrSelect[2]~input_o )))) # 
// (!\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|InstOutMUX|muxTop|mux20|y~1_combout  & ((!\InstrSelect[2]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux20|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit4|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux20|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux20|y~2 .lut_mask = 16'hA0EC;
defparam \inst|InstOutMUX|muxTop|mux20|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit3|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit3|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg1623|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N23
dffeas \inst|EXMEM|instReg|reg1623|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux19|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux19|y~1_combout  = (\inst|InstOutMUX|muxTop|mux19|y~0_combout  & (((\inst|EXMEM|instReg|reg1623|bit3|int_q~q )) # (!\InstrSelect[1]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux19|y~0_combout  & (\InstrSelect[1]~input_o  & 
// ((\inst|inst9|instReg|reg1623|bit3|int_q~q ))))

	.dataa(\inst|InstOutMUX|muxTop|mux19|y~0_combout ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|EXMEM|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux19|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux19|y~1 .lut_mask = 16'hE6A2;
defparam \inst|InstOutMUX|muxTop|mux19|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N19
dffeas \inst|MEMWB|instReg|reg1623|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux19|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux19|y~2_combout  = (\inst|InstOutMUX|muxTop|mux19|y~1_combout  & (((\inst|MEMWB|instReg|reg1623|bit3|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux19|y~1_combout  & (((\inst|MEMWB|instReg|reg1623|bit3|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\inst|InstOutMUX|muxTop|mux19|y~1_combout ),
	.datab(\InstrSelect[2]~input_o ),
	.datac(\inst|MEMWB|instReg|reg1623|bit3|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux19|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux19|y~2 .lut_mask = 16'hF222;
defparam \inst|InstOutMUX|muxTop|mux19|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit2|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit2|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit2|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg1623|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N5
dffeas \inst|EXMEM|instReg|reg1623|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux18|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux18|y~0_combout  = (\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o ) # ((\inst|inst9|instReg|reg1623|bit2|int_q~q )))) # (!\InstrSelect[1]~input_o  & (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [18])))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [18]),
	.datad(\inst|inst9|instReg|reg1623|bit2|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux18|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux18|y~0 .lut_mask = 16'hBA98;
defparam \inst|InstOutMUX|muxTop|mux18|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux18|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux18|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux18|y~0_combout  & ((\inst|EXMEM|instReg|reg1623|bit2|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux18|y~0_combout  & 
// (\inst|IFID|instReg|reg1623|bit2|int_q~q )))) # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux18|y~0_combout ))))

	.dataa(\inst|IFID|instReg|reg1623|bit2|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|EXMEM|instReg|reg1623|bit2|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux18|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux18|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux18|y~1 .lut_mask = 16'hF388;
defparam \inst|InstOutMUX|muxTop|mux18|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N19
dffeas \inst|MEMWB|instReg|reg1623|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux18|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux18|y~2_combout  = (\inst|InstOutMUX|muxTop|mux18|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg1623|bit2|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux18|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg1623|bit2|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux18|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit2|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux18|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux18|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux18|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux17|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux17|y~0_combout  = (\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o ) # ((\inst|IFID|instReg|reg1623|bit1|int_q~q )))) # (!\InstrSelect[0]~input_o  & (!\InstrSelect[1]~input_o  & 
// ((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [17]))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|IFID|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux17|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux17|y~0 .lut_mask = 16'hB9A8;
defparam \inst|InstOutMUX|muxTop|mux17|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg1623|bit1|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg1623|bit1|int_q~feeder_combout  = \inst|inst9|instReg|reg1623|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit1|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg1623|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N23
dffeas \inst|EXMEM|instReg|reg1623|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg1623|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N0
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux17|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux17|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux17|y~0_combout  & (\inst|EXMEM|instReg|reg1623|bit1|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux17|y~0_combout  & 
// ((\inst|inst9|instReg|reg1623|bit1|int_q~q ))))) # (!\InstrSelect[1]~input_o  & (\inst|InstOutMUX|muxTop|mux17|y~0_combout ))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux17|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg1623|bit1|int_q~q ),
	.datad(\inst|inst9|instReg|reg1623|bit1|int_q~q ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux17|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux17|y~1 .lut_mask = 16'hE6C4;
defparam \inst|InstOutMUX|muxTop|mux17|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N11
dffeas \inst|MEMWB|instReg|reg1623|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux17|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux17|y~2_combout  = (\inst|InstOutMUX|muxTop|mux17|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg1623|bit1|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux17|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg1623|bit1|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux17|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit1|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux17|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux17|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux17|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N9
dffeas \inst|EXMEM|instReg|reg1623|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N8
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux16|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux16|y~1_combout  = (\inst|InstOutMUX|muxTop|mux16|y~0_combout  & (((\inst|EXMEM|instReg|reg1623|bit0|int_q~q ) # (!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux16|y~0_combout  & 
// (\inst|IFID|instReg|reg1623|bit0|int_q~q  & ((\InstrSelect[0]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux16|y~0_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit0|int_q~q ),
	.datac(\inst|EXMEM|instReg|reg1623|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux16|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux16|y~1 .lut_mask = 16'hE4AA;
defparam \inst|InstOutMUX|muxTop|mux16|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N29
dffeas \inst|MEMWB|instReg|reg1623|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg1623|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg1623|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg1623|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg1623|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux16|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux16|y~2_combout  = (\inst|InstOutMUX|muxTop|mux16|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg1623|bit0|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux16|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg1623|bit0|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux16|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg1623|bit0|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux16|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux16|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux16|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N25
dffeas \inst|IFID|instReg|reg815|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [15]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux15|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux15|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg815|bit7|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [15]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [15]),
	.datac(\inst|IFID|instReg|reg815|bit7|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux15|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux15|y~0 .lut_mask = 16'hFA44;
defparam \inst|InstOutMUX|muxTop|mux15|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N12
cycloneive_lcell_comb \inst|inst9|instReg|reg815|bit7|int_q~feeder (
// Equation(s):
// \inst|inst9|instReg|reg815|bit7|int_q~feeder_combout  = \inst|IFID|instReg|reg815|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|IFID|instReg|reg815|bit7|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|inst9|instReg|reg815|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit7|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|inst9|instReg|reg815|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N13
dffeas \inst|inst9|instReg|reg815|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|inst9|instReg|reg815|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit7|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit7|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg815|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg815|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N5
dffeas \inst|EXMEM|instReg|reg815|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux15|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux15|y~1_combout  = (\inst|InstOutMUX|muxTop|mux15|y~0_combout  & (((\inst|EXMEM|instReg|reg815|bit7|int_q~q ) # (!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux15|y~0_combout  & 
// (\inst|inst9|instReg|reg815|bit7|int_q~q  & ((\InstrSelect[1]~input_o ))))

	.dataa(\inst|inst9|instReg|reg815|bit7|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux15|y~0_combout ),
	.datac(\inst|EXMEM|instReg|reg815|bit7|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux15|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux15|y~1 .lut_mask = 16'hE2CC;
defparam \inst|InstOutMUX|muxTop|mux15|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N23
dffeas \inst|MEMWB|instReg|reg815|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N22
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux15|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux15|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg815|bit7|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux15|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg815|bit7|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux15|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit7|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux15|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux15|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux15|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N12
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit6|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit6|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg815|bit6|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg815|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N13
dffeas \inst|EXMEM|instReg|reg815|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux14|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux14|y~1_combout  = (\inst|InstOutMUX|muxTop|mux14|y~0_combout  & ((\inst|EXMEM|instReg|reg815|bit6|int_q~q ) # ((!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux14|y~0_combout  & 
// (((\inst|IFID|instReg|reg815|bit6|int_q~q  & \InstrSelect[0]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux14|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg815|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg815|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux14|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux14|y~1 .lut_mask = 16'hD8AA;
defparam \inst|InstOutMUX|muxTop|mux14|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N11
dffeas \inst|MEMWB|instReg|reg815|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux14|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux14|y~2_combout  = (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & ((\inst|MEMWB|instReg|reg815|bit6|int_q~q ) # ((\inst|InstOutMUX|muxTop|mux14|y~1_combout  & !\InstrSelect[2]~input_o )))) # 
// (!\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|InstOutMUX|muxTop|mux14|y~1_combout  & ((!\InstrSelect[2]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux14|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit6|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux14|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux14|y~2 .lut_mask = 16'hA0EC;
defparam \inst|InstOutMUX|muxTop|mux14|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N15
dffeas \inst|EXMEM|instReg|reg815|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg815|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N4
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux13|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux13|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg815|bit5|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [13]))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [13]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|IFID|instReg|reg815|bit5|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux13|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux13|y~0 .lut_mask = 16'hFC22;
defparam \inst|InstOutMUX|muxTop|mux13|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N0
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux13|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux13|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux13|y~0_combout  & (\inst|EXMEM|instReg|reg815|bit5|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux13|y~0_combout  & ((\inst|inst9|instReg|reg815|bit5|int_q~q 
// ))))) # (!\InstrSelect[1]~input_o  & (((\inst|InstOutMUX|muxTop|mux13|y~0_combout ))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|EXMEM|instReg|reg815|bit5|int_q~q ),
	.datac(\inst|inst9|instReg|reg815|bit5|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux13|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux13|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux13|y~1 .lut_mask = 16'hDDA0;
defparam \inst|InstOutMUX|muxTop|mux13|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N21
dffeas \inst|MEMWB|instReg|reg815|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux13|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux13|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg815|bit5|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux13|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg815|bit5|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux13|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit5|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux13|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux13|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux13|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N8
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit4|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit4|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg815|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg815|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N9
dffeas \inst|EXMEM|instReg|reg815|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N30
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux12|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux12|y~1_combout  = (\inst|InstOutMUX|muxTop|mux12|y~0_combout  & ((\inst|EXMEM|instReg|reg815|bit4|int_q~q ) # ((!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux12|y~0_combout  & 
// (((\inst|IFID|instReg|reg815|bit4|int_q~q  & \InstrSelect[0]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux12|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg815|bit4|int_q~q ),
	.datac(\inst|IFID|instReg|reg815|bit4|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux12|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux12|y~1 .lut_mask = 16'hD8AA;
defparam \inst|InstOutMUX|muxTop|mux12|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N17
dffeas \inst|MEMWB|instReg|reg815|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N16
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux12|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux12|y~2_combout  = (\inst|InstOutMUX|muxTop|mux12|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg815|bit4|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux12|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg815|bit4|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux12|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit4|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux12|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux12|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux12|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N22
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux11|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux11|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg815|bit3|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [11]),
	.datac(\inst|IFID|instReg|reg815|bit3|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux11|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux11|y~0 .lut_mask = 16'hFA44;
defparam \inst|InstOutMUX|muxTop|mux11|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux11|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux11|y~1_combout  = (\inst|InstOutMUX|muxTop|mux11|y~0_combout  & ((\inst|EXMEM|instReg|reg815|bit3|int_q~q ) # ((!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux11|y~0_combout  & 
// (((\inst|inst9|instReg|reg815|bit3|int_q~q  & \InstrSelect[1]~input_o ))))

	.dataa(\inst|EXMEM|instReg|reg815|bit3|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux11|y~0_combout ),
	.datac(\inst|inst9|instReg|reg815|bit3|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux11|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux11|y~1 .lut_mask = 16'hB8CC;
defparam \inst|InstOutMUX|muxTop|mux11|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit3|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit3|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg815|bit3|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit3|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg815|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y48_N23
dffeas \inst|EXMEM|instReg|reg815|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N19
dffeas \inst|MEMWB|instReg|reg815|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux11|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux11|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg815|bit3|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux11|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg815|bit3|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux11|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit3|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux11|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux11|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux11|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N27
dffeas \inst|IFID|instReg|reg815|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [10]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N11
dffeas \inst|inst9|instReg|reg815|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N10
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit2|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit2|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg815|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg815|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N11
dffeas \inst|EXMEM|instReg|reg815|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N29
dffeas \inst|MEMWB|instReg|reg815|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux10|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux10|y~1_combout  = (\inst|InstOutMUX|muxTop|mux10|y~0_combout  & ((\inst|EXMEM|instReg|reg815|bit2|int_q~q ) # ((!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux10|y~0_combout  & 
// (((\inst|IFID|instReg|reg815|bit2|int_q~q  & \InstrSelect[0]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux10|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg815|bit2|int_q~q ),
	.datac(\inst|IFID|instReg|reg815|bit2|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux10|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux10|y~1 .lut_mask = 16'hD8AA;
defparam \inst|InstOutMUX|muxTop|mux10|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux10|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux10|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg815|bit2|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux10|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg815|bit2|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit2|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux10|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux10|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux10|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux10|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y48_N9
dffeas \inst|IFID|instReg|reg815|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [9]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y48_N29
dffeas \inst|inst9|instReg|reg815|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N8
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux9|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux9|y~0_combout  = (\InstrSelect[0]~input_o  & (((\inst|IFID|instReg|reg815|bit1|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [9] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [9]),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|IFID|instReg|reg815|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux9|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux9|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux9|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y48_N28
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux9|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux9|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux9|y~0_combout  & (\inst|EXMEM|instReg|reg815|bit1|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux9|y~0_combout  & ((\inst|inst9|instReg|reg815|bit1|int_q~q 
// ))))) # (!\InstrSelect[1]~input_o  & (((\inst|InstOutMUX|muxTop|mux9|y~0_combout ))))

	.dataa(\inst|EXMEM|instReg|reg815|bit1|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|inst9|instReg|reg815|bit1|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux9|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux9|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux9|y~1 .lut_mask = 16'hBBC0;
defparam \inst|InstOutMUX|muxTop|mux9|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N23
dffeas \inst|EXMEM|instReg|reg815|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg815|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N25
dffeas \inst|MEMWB|instReg|reg815|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux9|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux9|y~2_combout  = (\inst|InstOutMUX|muxTop|mux9|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg815|bit1|int_q~q )) # (!\InstrSelect[2]~input_o ))) # 
// (!\inst|InstOutMUX|muxTop|mux9|y~1_combout  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg815|bit1|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux9|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit1|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux9|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux9|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux9|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y48_N9
dffeas \inst|IFID|instReg|reg815|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [8]),
	.clrn(!\inst|inst11~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst10|stall~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|IFID|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|IFID|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \inst|IFID|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N7
dffeas \inst|inst9|instReg|reg815|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|IFID|instReg|reg815|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \inst|inst9|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N0
cycloneive_lcell_comb \inst|EXMEM|instReg|reg815|bit0|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg815|bit0|int_q~feeder_combout  = \inst|inst9|instReg|reg815|bit0|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg815|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg815|bit0|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit0|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg815|bit0|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N1
dffeas \inst|EXMEM|instReg|reg815|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg815|bit0|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N31
dffeas \inst|MEMWB|instReg|reg815|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg815|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg815|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg815|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg815|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux8|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux8|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst|inst9|instReg|reg815|bit0|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [8] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [8]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|inst9|instReg|reg815|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux8|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux8|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux8|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N8
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux8|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux8|y~1_combout  = (\inst|InstOutMUX|muxTop|mux8|y~0_combout  & ((\inst|EXMEM|instReg|reg815|bit0|int_q~q ) # ((!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux8|y~0_combout  & 
// (((\inst|IFID|instReg|reg815|bit0|int_q~q  & \InstrSelect[0]~input_o ))))

	.dataa(\inst|EXMEM|instReg|reg815|bit0|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux8|y~0_combout ),
	.datac(\inst|IFID|instReg|reg815|bit0|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux8|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux8|y~1 .lut_mask = 16'hB8CC;
defparam \inst|InstOutMUX|muxTop|mux8|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N30
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux8|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux8|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg815|bit0|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux8|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg815|bit0|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg815|bit0|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux8|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux8|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux8|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux8|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N26
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit7|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit7|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit7|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg07|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg07|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N27
dffeas \inst|EXMEM|instReg|reg07|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N20
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux7|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux7|y~0_combout  = (\InstrSelect[0]~input_o  & (((\inst|IFID|instReg|reg07|bit7|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [7] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [7]),
	.datac(\inst|IFID|instReg|reg07|bit7|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux7|y~0 .lut_mask = 16'hAAE4;
defparam \inst|InstOutMUX|muxTop|mux7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux7|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux7|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux7|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit7|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux7|y~0_combout  & (\inst|inst9|instReg|reg07|bit7|int_q~q )))) 
// # (!\InstrSelect[1]~input_o  & (((\inst|InstOutMUX|muxTop|mux7|y~0_combout ))))

	.dataa(\inst|inst9|instReg|reg07|bit7|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|EXMEM|instReg|reg07|bit7|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux7|y~1 .lut_mask = 16'hF388;
defparam \inst|InstOutMUX|muxTop|mux7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N13
dffeas \inst|MEMWB|instReg|reg07|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit7|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit7|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux7|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux7|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg07|bit7|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux7|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg07|bit7|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux7|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit7|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux7|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N2
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit6|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit6|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit6|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit6|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit6|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg07|bit6|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N3
dffeas \inst|EXMEM|instReg|reg07|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit6|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N1
dffeas \inst|MEMWB|instReg|reg07|bit6|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit6|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit6|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N12
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux6|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux6|y~0_combout  = (\InstrSelect[1]~input_o  & (((\inst|inst9|instReg|reg07|bit6|int_q~q ) # (\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [6] & 
// ((!\InstrSelect[0]~input_o ))))

	.dataa(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [6]),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|inst9|instReg|reg07|bit6|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux6|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux6|y~0 .lut_mask = 16'hCCE2;
defparam \inst|InstOutMUX|muxTop|mux6|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N22
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux6|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux6|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux6|y~0_combout  & (\inst|EXMEM|instReg|reg07|bit6|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux6|y~0_combout  & ((\inst|IFID|instReg|reg07|bit6|int_q~q ))))) 
// # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux6|y~0_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|EXMEM|instReg|reg07|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg07|bit6|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux6|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux6|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux6|y~1 .lut_mask = 16'hDDA0;
defparam \inst|InstOutMUX|muxTop|mux6|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N0
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux6|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux6|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit6|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux6|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit6|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit6|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux6|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux6|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux6|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux6|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit5|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit5|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit5|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg07|bit5|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit5|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit5|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg07|bit5|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N5
dffeas \inst|EXMEM|instReg|reg07|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit5|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux5|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux5|y~0_combout  = (\InstrSelect[1]~input_o  & (((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & ((\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg07|bit5|int_q~q ))) # (!\InstrSelect[0]~input_o  & 
// (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [5]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [5]),
	.datac(\inst|IFID|instReg|reg07|bit5|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux5|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux5|y~0 .lut_mask = 16'hFA44;
defparam \inst|InstOutMUX|muxTop|mux5|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux5|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux5|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux5|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit5|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux5|y~0_combout  & (\inst|inst9|instReg|reg07|bit5|int_q~q )))) 
// # (!\InstrSelect[1]~input_o  & (((\inst|InstOutMUX|muxTop|mux5|y~0_combout ))))

	.dataa(\inst|inst9|instReg|reg07|bit5|int_q~q ),
	.datab(\inst|EXMEM|instReg|reg07|bit5|int_q~q ),
	.datac(\InstrSelect[1]~input_o ),
	.datad(\inst|InstOutMUX|muxTop|mux5|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux5|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux5|y~1 .lut_mask = 16'hCFA0;
defparam \inst|InstOutMUX|muxTop|mux5|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N15
dffeas \inst|MEMWB|instReg|reg07|bit5|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit5|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit5|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N14
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux5|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux5|y~2_combout  = (\inst|InstOutMUX|muxTop|mux5|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit5|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux5|y~1_combout 
//  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit5|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux5|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit5|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux5|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux5|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux5|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N10
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux4|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux4|y~0_combout  = (\InstrSelect[1]~input_o  & ((\inst|inst9|instReg|reg07|bit4|int_q~q ) # ((\InstrSelect[0]~input_o )))) # (!\InstrSelect[1]~input_o  & (((!\InstrSelect[0]~input_o  & 
// \inst|InstructionMemory|srom|rom_block|auto_generated|q_a [4]))))

	.dataa(\InstrSelect[1]~input_o ),
	.datab(\inst|inst9|instReg|reg07|bit4|int_q~q ),
	.datac(\InstrSelect[0]~input_o ),
	.datad(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux4|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux4|y~0 .lut_mask = 16'hADA8;
defparam \inst|InstOutMUX|muxTop|mux4|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux4|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux4|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux4|y~0_combout  & (\inst|EXMEM|instReg|reg07|bit4|int_q~q )) # (!\inst|InstOutMUX|muxTop|mux4|y~0_combout  & ((\inst|IFID|instReg|reg07|bit4|int_q~q ))))) 
// # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux4|y~0_combout ))))

	.dataa(\inst|EXMEM|instReg|reg07|bit4|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|IFID|instReg|reg07|bit4|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux4|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux4|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux4|y~1 .lut_mask = 16'hBBC0;
defparam \inst|InstOutMUX|muxTop|mux4|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N22
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit4|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit4|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit4|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst9|instReg|reg07|bit4|int_q~q ),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit4|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit4|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|EXMEM|instReg|reg07|bit4|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y48_N23
dffeas \inst|EXMEM|instReg|reg07|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit4|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y48_N1
dffeas \inst|MEMWB|instReg|reg07|bit4|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit4|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit4|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N0
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux4|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux4|y~2_combout  = (\inst|InstOutMUX|muxTop|mux4|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit4|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux4|y~1_combout 
//  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit4|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux4|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit4|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux4|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux4|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux4|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N8
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit3|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit3|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit3|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit3|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit3|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg07|bit3|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N9
dffeas \inst|EXMEM|instReg|reg07|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit3|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y48_N14
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux3|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux3|y~0_combout  = (\InstrSelect[0]~input_o  & ((\inst|IFID|instReg|reg07|bit3|int_q~q ) # ((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [3] & 
// !\InstrSelect[1]~input_o ))))

	.dataa(\inst|IFID|instReg|reg07|bit3|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [3]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux3|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux3|y~0 .lut_mask = 16'hCCB8;
defparam \inst|InstOutMUX|muxTop|mux3|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N22
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux3|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux3|y~1_combout  = (\InstrSelect[1]~input_o  & ((\inst|InstOutMUX|muxTop|mux3|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit3|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux3|y~0_combout  & (\inst|inst9|instReg|reg07|bit3|int_q~q )))) 
// # (!\InstrSelect[1]~input_o  & (((\inst|InstOutMUX|muxTop|mux3|y~0_combout ))))

	.dataa(\inst|inst9|instReg|reg07|bit3|int_q~q ),
	.datab(\InstrSelect[1]~input_o ),
	.datac(\inst|EXMEM|instReg|reg07|bit3|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux3|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux3|y~1 .lut_mask = 16'hF388;
defparam \inst|InstOutMUX|muxTop|mux3|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y48_N3
dffeas \inst|MEMWB|instReg|reg07|bit3|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit3|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit3|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y48_N2
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux3|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux3|y~2_combout  = (\inst|InstOutMUX|muxTop|mux3|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit3|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux3|y~1_combout 
//  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit3|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux3|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit3|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux3|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux3|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux3|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y48_N4
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit2|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit2|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit2|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg07|bit2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit2|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit2|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg07|bit2|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y48_N5
dffeas \inst|EXMEM|instReg|reg07|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit2|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y48_N19
dffeas \inst|MEMWB|instReg|reg07|bit2|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit2|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit2|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N24
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux2|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux2|y~1_combout  = (\inst|InstOutMUX|muxTop|mux2|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit2|int_q~q ) # ((!\InstrSelect[0]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux2|y~0_combout  & (((\inst|IFID|instReg|reg07|bit2|int_q~q  
// & \InstrSelect[0]~input_o ))))

	.dataa(\inst|InstOutMUX|muxTop|mux2|y~0_combout ),
	.datab(\inst|EXMEM|instReg|reg07|bit2|int_q~q ),
	.datac(\inst|IFID|instReg|reg07|bit2|int_q~q ),
	.datad(\InstrSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux2|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux2|y~1 .lut_mask = 16'hD8AA;
defparam \inst|InstOutMUX|muxTop|mux2|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux2|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux2|y~2_combout  = (\InstrSelect[2]~input_o  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit2|int_q~q ))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux2|y~1_combout ) # 
// ((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit2|int_q~q ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit2|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux2|y~1_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux2|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux2|y~2 .lut_mask = 16'hD5C0;
defparam \inst|InstOutMUX|muxTop|mux2|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y48_N16
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux1|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux1|y~0_combout  = (\InstrSelect[0]~input_o  & (((\inst|IFID|instReg|reg07|bit1|int_q~q ) # (\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & (\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [1] & 
// ((!\InstrSelect[1]~input_o ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [1]),
	.datac(\inst|IFID|instReg|reg07|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux1|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux1|y~0 .lut_mask = 16'hAAE4;
defparam \inst|InstOutMUX|muxTop|mux1|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N18
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux1|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux1|y~1_combout  = (\inst|InstOutMUX|muxTop|mux1|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit1|int_q~q ) # ((!\InstrSelect[1]~input_o )))) # (!\inst|InstOutMUX|muxTop|mux1|y~0_combout  & (((\inst|inst9|instReg|reg07|bit1|int_q~q 
//  & \InstrSelect[1]~input_o ))))

	.dataa(\inst|EXMEM|instReg|reg07|bit1|int_q~q ),
	.datab(\inst|InstOutMUX|muxTop|mux1|y~0_combout ),
	.datac(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux1|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux1|y~1 .lut_mask = 16'hB8CC;
defparam \inst|InstOutMUX|muxTop|mux1|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N8
cycloneive_lcell_comb \inst|EXMEM|instReg|reg07|bit1|int_q~feeder (
// Equation(s):
// \inst|EXMEM|instReg|reg07|bit1|int_q~feeder_combout  = \inst|inst9|instReg|reg07|bit1|int_q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|inst9|instReg|reg07|bit1|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXMEM|instReg|reg07|bit1|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit1|int_q~feeder .lut_mask = 16'hF0F0;
defparam \inst|EXMEM|instReg|reg07|bit1|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y49_N9
dffeas \inst|EXMEM|instReg|reg07|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|EXMEM|instReg|reg07|bit1|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y49_N7
dffeas \inst|MEMWB|instReg|reg07|bit1|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit1|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit1|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y49_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux1|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux1|y~2_combout  = (\InstrSelect[2]~input_o  & (((\inst|MEMWB|instReg|reg07|bit1|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout )))) # (!\InstrSelect[2]~input_o  & ((\inst|InstOutMUX|muxTop|mux1|y~1_combout ) # 
// ((\inst|MEMWB|instReg|reg07|bit1|int_q~q  & \inst|InstOutMUX|muxTop|mux31|y~0_combout ))))

	.dataa(\InstrSelect[2]~input_o ),
	.datab(\inst|InstOutMUX|muxTop|mux1|y~1_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit1|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux1|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux1|y~2 .lut_mask = 16'hF444;
defparam \inst|InstOutMUX|muxTop|mux1|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N7
dffeas \inst|EXMEM|instReg|reg07|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMEM|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMEM|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \inst|EXMEM|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y48_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux0|y~0 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux0|y~0_combout  = (\InstrSelect[0]~input_o  & (((\InstrSelect[1]~input_o )))) # (!\InstrSelect[0]~input_o  & ((\InstrSelect[1]~input_o  & (\inst|inst9|instReg|reg07|bit0|int_q~q )) # (!\InstrSelect[1]~input_o  & 
// ((\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [0])))))

	.dataa(\inst|inst9|instReg|reg07|bit0|int_q~q ),
	.datab(\InstrSelect[0]~input_o ),
	.datac(\inst|InstructionMemory|srom|rom_block|auto_generated|q_a [0]),
	.datad(\InstrSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux0|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux0|y~0 .lut_mask = 16'hEE30;
defparam \inst|InstOutMUX|muxTop|mux0|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N6
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux0|y~1 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux0|y~1_combout  = (\InstrSelect[0]~input_o  & ((\inst|InstOutMUX|muxTop|mux0|y~0_combout  & ((\inst|EXMEM|instReg|reg07|bit0|int_q~q ))) # (!\inst|InstOutMUX|muxTop|mux0|y~0_combout  & (\inst|IFID|instReg|reg07|bit0|int_q~q )))) 
// # (!\InstrSelect[0]~input_o  & (((\inst|InstOutMUX|muxTop|mux0|y~0_combout ))))

	.dataa(\InstrSelect[0]~input_o ),
	.datab(\inst|IFID|instReg|reg07|bit0|int_q~q ),
	.datac(\inst|EXMEM|instReg|reg07|bit0|int_q~q ),
	.datad(\inst|InstOutMUX|muxTop|mux0|y~0_combout ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux0|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux0|y~1 .lut_mask = 16'hF588;
defparam \inst|InstOutMUX|muxTop|mux0|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N27
dffeas \inst|MEMWB|instReg|reg07|bit0|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|EXMEM|instReg|reg07|bit0|int_q~q ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|MEMWB|instReg|reg07|bit0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|MEMWB|instReg|reg07|bit0|int_q .is_wysiwyg = "true";
defparam \inst|MEMWB|instReg|reg07|bit0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N26
cycloneive_lcell_comb \inst|InstOutMUX|muxTop|mux0|y~2 (
// Equation(s):
// \inst|InstOutMUX|muxTop|mux0|y~2_combout  = (\inst|InstOutMUX|muxTop|mux0|y~1_combout  & (((\inst|InstOutMUX|muxTop|mux31|y~0_combout  & \inst|MEMWB|instReg|reg07|bit0|int_q~q )) # (!\InstrSelect[2]~input_o ))) # (!\inst|InstOutMUX|muxTop|mux0|y~1_combout 
//  & (\inst|InstOutMUX|muxTop|mux31|y~0_combout  & (\inst|MEMWB|instReg|reg07|bit0|int_q~q )))

	.dataa(\inst|InstOutMUX|muxTop|mux0|y~1_combout ),
	.datab(\inst|InstOutMUX|muxTop|mux31|y~0_combout ),
	.datac(\inst|MEMWB|instReg|reg07|bit0|int_q~q ),
	.datad(\InstrSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|InstOutMUX|muxTop|mux0|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|InstOutMUX|muxTop|mux0|y~2 .lut_mask = 16'hC0EA;
defparam \inst|InstOutMUX|muxTop|mux0|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N26
cycloneive_lcell_comb \inst|OutMux|m7|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m7|muxtop|y~3_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(gnd),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m7|muxtop|y~3 .lut_mask = 16'h0050;
defparam \inst|OutMux|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N31
dffeas \inst|RegFile|reg11|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[3]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg11|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg11|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg11|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N24
cycloneive_lcell_comb \inst|RegFile|reg10|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg10|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|inst27|mux7|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|reg10|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg10|bit7|int_q~feeder .lut_mask = 16'hFF00;
defparam \inst|RegFile|reg10|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y47_N25
dffeas \inst|RegFile|reg10|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg10|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg10|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg10|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg10|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y47_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg11|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg10|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg11|bit7|int_q~q ),
	.datad(\inst|RegFile|reg10|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~0 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N15
dffeas \inst|RegFile|reg8|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg8|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg8|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg8|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N13
dffeas \inst|RegFile|reg9|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec158|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg9|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg9|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg9|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg9|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg8|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg8|bit7|int_q~q ),
	.datac(\inst|RegFile|reg9|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~1 .lut_mask = 16'h00E4;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ) # (\inst|RegFile|Mux1|MUX815|m7|muxtop|y~1_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~0_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N27
dffeas \inst|RegFile|reg4|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec07|d[4]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg4|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg4|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg4|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg5|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg4|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg4|bit7|int_q~q ),
	.datad(\inst|RegFile|reg5|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~4 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y47_N14
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg7|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg6|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg6|bit7|int_q~q ),
	.datad(\inst|RegFile|reg7|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~3 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX07|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg1|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg0|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|RegFile|reg0|bit7|int_q~q ),
	.datad(\inst|RegFile|reg1|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~1 .lut_mask = 16'h3210;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y46_N6
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg3|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg2|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg2|bit7|int_q~q ),
	.datad(\inst|RegFile|reg3|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~0 .lut_mask = 16'hA820;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N24
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX07|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX07|m7|muxtop|y~2_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX07|m7|muxtop|y~0_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~2 .lut_mask = 16'h3330;
defparam \inst|RegFile|Mux1|MUX07|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m7|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m7|y~0_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX815|m7|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX07|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m7|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m7|y~0 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux1|MUXTop|m7|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y45_N29
dffeas \inst|RegFile|reg29|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [5]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg29|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg29|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg29|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y45_N27
dffeas \inst|RegFile|reg28|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [4]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg28|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg28|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg28|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg29|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg28|bit7|int_q~q )))))

	.dataa(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datab(\inst|RegFile|reg29|bit7|int_q~q ),
	.datac(\inst|RegFile|reg28|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1 .lut_mask = 16'h00D8;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N29
dffeas \inst|RegFile|reg30|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [6]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg30|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg30|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg30|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg31|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg30|bit7|int_q~q )))))

	.dataa(\inst|RegFile|reg31|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg30|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0 .lut_mask = 16'hB800;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y45_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ) # (\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~1_combout ),
	.datac(gnd),
	.datad(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2 .lut_mask = 16'hAA88;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y47_N7
dffeas \inst|RegFile|reg23|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [7]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg23|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg23|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg23|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg23|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg22|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg22|bit7|int_q~q ),
	.datab(\inst|RegFile|reg23|bit7|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3 .lut_mask = 16'hCA00;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N12
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout )))

	.dataa(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~4_combout ),
	.datab(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~3_combout ),
	.datac(gnd),
	.datad(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5 .lut_mask = 16'hEE00;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y47_N3
dffeas \inst|RegFile|reg19|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d [3]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg19|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg19|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg19|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N6
cycloneive_lcell_comb \inst|RegFile|reg18|bit7|int_q~feeder (
// Equation(s):
// \inst|RegFile|reg18|bit7|int_q~feeder_combout  = \inst|inst27|mux7|y~0_combout 

	.dataa(gnd),
	.datab(\inst|inst27|mux7|y~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|reg18|bit7|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|reg18|bit7|int_q~feeder .lut_mask = 16'hCCCC;
defparam \inst|RegFile|reg18|bit7|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N7
dffeas \inst|RegFile|reg18|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[2]~clkctrl_outclk ),
	.d(\inst|RegFile|reg18|bit7|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg18|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg18|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg18|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N22
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & (\inst|RegFile|reg19|bit7|int_q~q )) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// ((\inst|RegFile|reg18|bit7|int_q~q ))))) # (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & (!\inst|IFID|instReg|reg1623|bit5|int_q~q ))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg19|bit7|int_q~q ),
	.datad(\inst|RegFile|reg18|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1 .lut_mask = 16'hB391;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N1
dffeas \inst|RegFile|reg17|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg17|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg17|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg17|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y43_N13
dffeas \inst|RegFile|reg16|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec2316|d[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg16|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg16|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg16|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N2
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|IFID|instReg|reg1623|bit6|int_q~q ) # ((\inst|IFID|instReg|reg1623|bit5|int_q~q ) # (\inst|RegFile|reg16|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datad(\inst|RegFile|reg16|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0 .lut_mask = 16'h0F0E;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N16
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout  = (\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout  & ((\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ) # ((!\inst|IFID|instReg|reg1623|bit6|int_q~q  & \inst|RegFile|reg17|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~1_combout ),
	.datac(\inst|RegFile|reg17|bit7|int_q~q ),
	.datad(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2 .lut_mask = 16'hDC00;
defparam \inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N26
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m7|y~1 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m7|y~1_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout )) # (!\inst|IFID|instReg|reg2431|bit0|int_q~q  & (((\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ) # 
// (\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~2_combout ),
	.datac(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX1623|m7|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m7|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m7|y~1 .lut_mask = 16'hDDD8;
defparam \inst|RegFile|Mux1|MUXTop|m7|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y45_N9
dffeas \inst|RegFile|reg25|bit7|int_q (
	.clk(\inst|RegFile|decodeTop|dec3124|d [1]),
	.d(gnd),
	.asdata(\inst|inst27|mux7|y~0_combout ),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|RegFile|reg25|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|RegFile|reg25|bit7|int_q .is_wysiwyg = "true";
defparam \inst|RegFile|reg25|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N8
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg25|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg24|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg24|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg25|bit7|int_q~q ),
	.datad(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4 .lut_mask = 16'h00E2;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y47_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout  = (!\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ) # (\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout )))

	.dataa(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~3_combout ),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5 .lut_mask = 16'h3232;
defparam \inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N4
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~4 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~4_combout  = (!\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg13|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg12|bit7|int_q~q ))))

	.dataa(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datac(\inst|RegFile|reg12|bit7|int_q~q ),
	.datad(\inst|RegFile|reg13|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~4 .lut_mask = 16'h5410;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N0
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~3_combout  = (\inst|IFID|instReg|reg1623|bit6|int_q~q  & ((\inst|IFID|instReg|reg1623|bit5|int_q~q  & ((\inst|RegFile|reg15|bit7|int_q~q ))) # (!\inst|IFID|instReg|reg1623|bit5|int_q~q  & 
// (\inst|RegFile|reg14|bit7|int_q~q ))))

	.dataa(\inst|RegFile|reg14|bit7|int_q~q ),
	.datab(\inst|IFID|instReg|reg1623|bit6|int_q~q ),
	.datac(\inst|IFID|instReg|reg1623|bit5|int_q~q ),
	.datad(\inst|RegFile|reg15|bit7|int_q~q ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~3 .lut_mask = 16'hC808;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N18
cycloneive_lcell_comb \inst|RegFile|Mux1|MUX815|m7|muxtop|y~5 (
// Equation(s):
// \inst|RegFile|Mux1|MUX815|m7|muxtop|y~5_combout  = (\inst|IFID|instReg|reg1623|bit7|int_q~q  & ((\inst|RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ) # (\inst|RegFile|Mux1|MUX815|m7|muxtop|y~3_combout )))

	.dataa(gnd),
	.datab(\inst|IFID|instReg|reg1623|bit7|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~4_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~5 .lut_mask = 16'hCCC0;
defparam \inst|RegFile|Mux1|MUX815|m7|muxtop|y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y46_N28
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m7|y~2 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m7|y~2_combout  = (\inst|IFID|instReg|reg2431|bit0|int_q~q  & ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & (\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout )) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// ((\inst|RegFile|Mux1|MUX815|m7|muxtop|y~5_combout )))))

	.dataa(\inst|IFID|instReg|reg2431|bit0|int_q~q ),
	.datab(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datac(\inst|RegFile|Mux1|MUX3124|m7|muxtop|y~5_combout ),
	.datad(\inst|RegFile|Mux1|MUX815|m7|muxtop|y~5_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m7|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m7|y~2 .lut_mask = 16'hA280;
defparam \inst|RegFile|Mux1|MUXTop|m7|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y46_N30
cycloneive_lcell_comb \inst|RegFile|Mux1|MUXTop|m7|y~3 (
// Equation(s):
// \inst|RegFile|Mux1|MUXTop|m7|y~3_combout  = (\inst|RegFile|Mux1|MUXTop|m7|y~2_combout ) # ((\inst|IFID|instReg|reg2431|bit1|int_q~q  & ((\inst|RegFile|Mux1|MUXTop|m7|y~1_combout ))) # (!\inst|IFID|instReg|reg2431|bit1|int_q~q  & 
// (\inst|RegFile|Mux1|MUXTop|m7|y~0_combout )))

	.dataa(\inst|IFID|instReg|reg2431|bit1|int_q~q ),
	.datab(\inst|RegFile|Mux1|MUXTop|m7|y~0_combout ),
	.datac(\inst|RegFile|Mux1|MUXTop|m7|y~1_combout ),
	.datad(\inst|RegFile|Mux1|MUXTop|m7|y~2_combout ),
	.cin(gnd),
	.combout(\inst|RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RegFile|Mux1|MUXTop|m7|y~3 .lut_mask = 16'hFFE4;
defparam \inst|RegFile|Mux1|MUXTop|m7|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y46_N31
dffeas \inst|inst9|RD1Reg|bit7|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\inst|RegFile|Mux1|MUXTop|m7|y~3_combout ),
	.asdata(vcc),
	.clrn(\GReset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst9|RD1Reg|bit7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst9|RD1Reg|bit7|int_q .is_wysiwyg = "true";
defparam \inst|inst9|RD1Reg|bit7|int_q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N4
cycloneive_lcell_comb \inst|OutMux|m7|muxtop|y~0 (
// Equation(s):
// \inst|OutMux|m7|muxtop|y~0_combout  = (\ValueSelect[1]~input_o  & (\inst|inst9|RD1Reg|bit7|int_q~q  & (!\ValueSelect[0]~input_o  & !\ValueSelect[2]~input_o )))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\inst|inst9|RD1Reg|bit7|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m7|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m7|muxtop|y~0 .lut_mask = 16'h0008;
defparam \inst|OutMux|m7|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N24
cycloneive_lcell_comb \inst|OutMux|m3|mux03|y~0 (
// Equation(s):
// \inst|OutMux|m3|mux03|y~0_combout  = (\ValueSelect[1]~input_o  & \ValueSelect[0]~input_o )

	.dataa(\ValueSelect[1]~input_o ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|OutMux|m3|mux03|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m3|mux03|y~0 .lut_mask = 16'h8888;
defparam \inst|OutMux|m3|mux03|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N2
cycloneive_lcell_comb \inst|OutMux|m7|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m7|muxtop|y~2_combout  = (\inst|OutMux|m7|muxtop|y~1_combout ) # ((\inst|OutMux|m3|mux03|y~0_combout  & (\inst|inst9|RD2Reg|bit7|int_q~q  & !\ValueSelect[2]~input_o )))

	.dataa(\inst|OutMux|m7|muxtop|y~1_combout ),
	.datab(\inst|OutMux|m3|mux03|y~0_combout ),
	.datac(\inst|inst9|RD2Reg|bit7|int_q~q ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m7|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m7|muxtop|y~2 .lut_mask = 16'hAAEA;
defparam \inst|OutMux|m7|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N12
cycloneive_lcell_comb \inst|OutMux|m7|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m7|muxtop|y~4_combout  = (\inst|OutMux|m7|muxtop|y~0_combout ) # ((\inst|OutMux|m7|muxtop|y~2_combout ) # ((\inst|OutMux|m7|muxtop|y~3_combout  & \inst|inst21|mux|m7|muxtop|y~6_combout )))

	.dataa(\inst|OutMux|m7|muxtop|y~3_combout ),
	.datab(\inst|OutMux|m7|muxtop|y~0_combout ),
	.datac(\inst|OutMux|m7|muxtop|y~2_combout ),
	.datad(\inst|inst21|mux|m7|muxtop|y~6_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m7|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m7|muxtop|y~4 .lut_mask = 16'hFEFC;
defparam \inst|OutMux|m7|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N2
cycloneive_lcell_comb \inst|OutMux|m6|muxtop|y~0 (
// Equation(s):
// \inst|OutMux|m6|muxtop|y~0_combout  = (!\ValueSelect[2]~input_o  & (\inst|inst9|RD1Reg|bit6|int_q~q  & (!\ValueSelect[0]~input_o  & \ValueSelect[1]~input_o )))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst|inst9|RD1Reg|bit6|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m6|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m6|muxtop|y~0 .lut_mask = 16'h0400;
defparam \inst|OutMux|m6|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N26
cycloneive_lcell_comb \inst|OutMux|m1|mux47|y~0 (
// Equation(s):
// \inst|OutMux|m1|mux47|y~0_combout  = (\ValueSelect[0]~input_o ) # (\ValueSelect[1]~input_o )

	.dataa(gnd),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|OutMux|m1|mux47|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m1|mux47|y~0 .lut_mask = 16'hFCFC;
defparam \inst|OutMux|m1|mux47|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N22
cycloneive_lcell_comb \inst|OutMux|m6|muxtop|y~1 (
// Equation(s):
// \inst|OutMux|m6|muxtop|y~1_combout  = (!\inst|OutMux|m1|mux47|y~0_combout  & ((\ValueSelect[2]~input_o  & (\inst|inst27|mux6|y~0_combout )) # (!\ValueSelect[2]~input_o  & ((\inst|PC|bit6|int_q~q )))))

	.dataa(\inst|inst27|mux6|y~0_combout ),
	.datab(\inst|PC|bit6|int_q~q ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst|OutMux|m1|mux47|y~0_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m6|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m6|muxtop|y~1 .lut_mask = 16'h00AC;
defparam \inst|OutMux|m6|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N2
cycloneive_lcell_comb \inst|OutMux|m6|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m6|muxtop|y~2_combout  = (\inst|OutMux|m6|muxtop|y~1_combout ) # ((\inst|inst9|RD2Reg|bit6|int_q~q  & (!\ValueSelect[2]~input_o  & \inst|OutMux|m3|mux03|y~0_combout )))

	.dataa(\inst|inst9|RD2Reg|bit6|int_q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\inst|OutMux|m6|muxtop|y~1_combout ),
	.datad(\inst|OutMux|m3|mux03|y~0_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m6|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m6|muxtop|y~2 .lut_mask = 16'hF2F0;
defparam \inst|OutMux|m6|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N16
cycloneive_lcell_comb \inst|OutMux|m6|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m6|muxtop|y~3_combout  = (\inst|OutMux|m6|muxtop|y~0_combout ) # ((\inst|OutMux|m6|muxtop|y~2_combout ) # ((\inst|OutMux|m7|muxtop|y~3_combout  & \inst|inst21|mux|m6|muxtop|y~2_combout )))

	.dataa(\inst|OutMux|m7|muxtop|y~3_combout ),
	.datab(\inst|OutMux|m6|muxtop|y~0_combout ),
	.datac(\inst|OutMux|m6|muxtop|y~2_combout ),
	.datad(\inst|inst21|mux|m6|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m6|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m6|muxtop|y~3 .lut_mask = 16'hFEFC;
defparam \inst|OutMux|m6|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N10
cycloneive_lcell_comb \inst|OutMux|m5|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m5|muxtop|y~2_combout  = (\ValueSelect[0]~input_o  & (((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & ((\ValueSelect[1]~input_o  & ((\inst|inst9|RD1Reg|bit5|int_q~q ))) # (!\ValueSelect[1]~input_o  & (\inst|PC|bit5|int_q~q ))))

	.dataa(\inst|PC|bit5|int_q~q ),
	.datab(\inst|inst9|RD1Reg|bit5|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m5|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m5|muxtop|y~2 .lut_mask = 16'hFC0A;
defparam \inst|OutMux|m5|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N28
cycloneive_lcell_comb \inst|OutMux|m5|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m5|muxtop|y~3_combout  = (\ValueSelect[0]~input_o  & ((\inst|OutMux|m5|muxtop|y~2_combout  & ((\inst|inst9|RD2Reg|bit5|int_q~q ))) # (!\inst|OutMux|m5|muxtop|y~2_combout  & (\inst|inst21|mux|m5|muxtop|y~2_combout )))) # 
// (!\ValueSelect[0]~input_o  & (((\inst|OutMux|m5|muxtop|y~2_combout ))))

	.dataa(\inst|inst21|mux|m5|muxtop|y~2_combout ),
	.datab(\inst|inst9|RD2Reg|bit5|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst|OutMux|m5|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m5|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m5|muxtop|y~3 .lut_mask = 16'hCFA0;
defparam \inst|OutMux|m5|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N30
cycloneive_lcell_comb \inst|OutMux|m5|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m5|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (!\inst|OutMux|m1|mux47|y~0_combout  & ((\inst|inst27|mux5|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\inst|OutMux|m5|muxtop|y~3_combout ))))

	.dataa(\inst|OutMux|m1|mux47|y~0_combout ),
	.datab(\inst|OutMux|m5|muxtop|y~3_combout ),
	.datac(\inst|inst27|mux5|y~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m5|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m5|muxtop|y~4 .lut_mask = 16'h50CC;
defparam \inst|OutMux|m5|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N6
cycloneive_lcell_comb \inst|OutMux|m4|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m4|muxtop|y~2_combout  = (\ValueSelect[0]~input_o  & (((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & ((\ValueSelect[1]~input_o  & ((\inst|inst9|RD1Reg|bit4|int_q~q ))) # (!\ValueSelect[1]~input_o  & (\inst|PC|bit4|int_q~q ))))

	.dataa(\inst|PC|bit4|int_q~q ),
	.datab(\inst|inst9|RD1Reg|bit4|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m4|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m4|muxtop|y~2 .lut_mask = 16'hFC0A;
defparam \inst|OutMux|m4|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N20
cycloneive_lcell_comb \inst|OutMux|m4|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m4|muxtop|y~3_combout  = (\ValueSelect[0]~input_o  & ((\inst|OutMux|m4|muxtop|y~2_combout  & ((\inst|inst9|RD2Reg|bit4|int_q~q ))) # (!\inst|OutMux|m4|muxtop|y~2_combout  & (\inst|inst21|mux|m4|muxtop|y~5_combout )))) # 
// (!\ValueSelect[0]~input_o  & (((\inst|OutMux|m4|muxtop|y~2_combout ))))

	.dataa(\inst|inst21|mux|m4|muxtop|y~5_combout ),
	.datab(\inst|inst9|RD2Reg|bit4|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst|OutMux|m4|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m4|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m4|muxtop|y~3 .lut_mask = 16'hCFA0;
defparam \inst|OutMux|m4|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N8
cycloneive_lcell_comb \inst|OutMux|m4|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m4|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (\inst|inst27|mux4|y~0_combout  & (!\inst|OutMux|m1|mux47|y~0_combout ))) # (!\ValueSelect[2]~input_o  & (((\inst|OutMux|m4|muxtop|y~3_combout ))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst|inst27|mux4|y~0_combout ),
	.datac(\inst|OutMux|m1|mux47|y~0_combout ),
	.datad(\inst|OutMux|m4|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m4|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m4|muxtop|y~4 .lut_mask = 16'h5D08;
defparam \inst|OutMux|m4|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N18
cycloneive_lcell_comb \inst|OutMux|m3|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m3|muxtop|y~2_combout  = (\ValueSelect[0]~input_o  & (((\ValueSelect[1]~input_o )))) # (!\ValueSelect[0]~input_o  & ((\ValueSelect[1]~input_o  & (\inst|inst9|RD1Reg|bit3|int_q~q )) # (!\ValueSelect[1]~input_o  & ((\inst|PC|bit3|int_q~q )))))

	.dataa(\inst|inst9|RD1Reg|bit3|int_q~q ),
	.datab(\inst|PC|bit3|int_q~q ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m3|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m3|muxtop|y~2 .lut_mask = 16'hFA0C;
defparam \inst|OutMux|m3|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y44_N24
cycloneive_lcell_comb \inst|OutMux|m3|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m3|muxtop|y~3_combout  = (\inst|OutMux|m3|muxtop|y~2_combout  & ((\inst|inst9|RD2Reg|bit3|int_q~q ) # ((!\ValueSelect[0]~input_o )))) # (!\inst|OutMux|m3|muxtop|y~2_combout  & (((\ValueSelect[0]~input_o  & 
// \inst|inst21|mux|m3|muxtop|y~2_combout ))))

	.dataa(\inst|inst9|RD2Reg|bit3|int_q~q ),
	.datab(\inst|OutMux|m3|muxtop|y~2_combout ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\inst|inst21|mux|m3|muxtop|y~2_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m3|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m3|muxtop|y~3 .lut_mask = 16'hBC8C;
defparam \inst|OutMux|m3|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N14
cycloneive_lcell_comb \inst|OutMux|m3|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m3|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (((!\inst|OutMux|m1|mux47|y~0_combout  & \inst|inst27|mux3|y~0_combout )))) # (!\ValueSelect[2]~input_o  & (\inst|OutMux|m3|muxtop|y~3_combout ))

	.dataa(\inst|OutMux|m3|muxtop|y~3_combout ),
	.datab(\inst|OutMux|m1|mux47|y~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\inst|inst27|mux3|y~0_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m3|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m3|muxtop|y~4 .lut_mask = 16'h3A0A;
defparam \inst|OutMux|m3|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N2
cycloneive_lcell_comb \inst|OutMux|m2|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m2|muxtop|y~3_combout  = (\inst|OutMux|m2|muxtop|y~2_combout  & ((\inst|inst9|RD2Reg|bit2|int_q~q ) # ((!\ValueSelect[0]~input_o )))) # (!\inst|OutMux|m2|muxtop|y~2_combout  & (((\inst|inst21|mux|m2|muxtop|y~1_combout  & 
// \ValueSelect[0]~input_o ))))

	.dataa(\inst|OutMux|m2|muxtop|y~2_combout ),
	.datab(\inst|inst9|RD2Reg|bit2|int_q~q ),
	.datac(\inst|inst21|mux|m2|muxtop|y~1_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m2|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m2|muxtop|y~3 .lut_mask = 16'hD8AA;
defparam \inst|OutMux|m2|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N24
cycloneive_lcell_comb \inst|OutMux|m2|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m2|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (!\inst|OutMux|m1|mux47|y~0_combout  & (\inst|inst27|mux2|y~0_combout ))) # (!\ValueSelect[2]~input_o  & (((\inst|OutMux|m2|muxtop|y~3_combout ))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst|OutMux|m1|mux47|y~0_combout ),
	.datac(\inst|inst27|mux2|y~0_combout ),
	.datad(\inst|OutMux|m2|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m2|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m2|muxtop|y~4 .lut_mask = 16'h7520;
defparam \inst|OutMux|m2|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N10
cycloneive_lcell_comb \inst|OutMux|m1|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m1|muxtop|y~2_combout  = (\ValueSelect[1]~input_o  & ((\inst|inst9|RD1Reg|bit1|int_q~q ) # ((\ValueSelect[0]~input_o )))) # (!\ValueSelect[1]~input_o  & (((\inst|PC|bit1|int_q~q  & !\ValueSelect[0]~input_o ))))

	.dataa(\inst|inst9|RD1Reg|bit1|int_q~q ),
	.datab(\inst|PC|bit1|int_q~q ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m1|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m1|muxtop|y~2 .lut_mask = 16'hF0AC;
defparam \inst|OutMux|m1|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N16
cycloneive_lcell_comb \inst|OutMux|m1|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m1|muxtop|y~3_combout  = (\inst|OutMux|m1|muxtop|y~2_combout  & ((\inst|inst9|RD2Reg|bit1|int_q~q ) # ((!\ValueSelect[0]~input_o )))) # (!\inst|OutMux|m1|muxtop|y~2_combout  & (((\inst|inst21|mux|m1|muxtop|y~2_combout  & 
// \ValueSelect[0]~input_o ))))

	.dataa(\inst|inst9|RD2Reg|bit1|int_q~q ),
	.datab(\inst|inst21|mux|m1|muxtop|y~2_combout ),
	.datac(\inst|OutMux|m1|muxtop|y~2_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\inst|OutMux|m1|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m1|muxtop|y~3 .lut_mask = 16'hACF0;
defparam \inst|OutMux|m1|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y46_N6
cycloneive_lcell_comb \inst|OutMux|m1|muxtop|y~4 (
// Equation(s):
// \inst|OutMux|m1|muxtop|y~4_combout  = (\ValueSelect[2]~input_o  & (!\inst|OutMux|m1|mux47|y~0_combout  & (\inst|inst27|mux1|y~0_combout ))) # (!\ValueSelect[2]~input_o  & (((\inst|OutMux|m1|muxtop|y~3_combout ))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\inst|OutMux|m1|mux47|y~0_combout ),
	.datac(\inst|inst27|mux1|y~0_combout ),
	.datad(\inst|OutMux|m1|muxtop|y~3_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m1|muxtop|y~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m1|muxtop|y~4 .lut_mask = 16'h7520;
defparam \inst|OutMux|m1|muxtop|y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N28
cycloneive_lcell_comb \inst|OutMux|m0|muxtop|y~2 (
// Equation(s):
// \inst|OutMux|m0|muxtop|y~2_combout  = (\ValueSelect[2]~input_o  & ((\inst|OutMux|m1|mux47|y~0_combout  & (\inst|inst9|ALUSrcff|int_q~q )) # (!\inst|OutMux|m1|mux47|y~0_combout  & ((\inst|inst27|mux0|y~0_combout ))))) # (!\ValueSelect[2]~input_o  & 
// (((\inst|OutMux|m1|mux47|y~0_combout ))))

	.dataa(\inst|inst9|ALUSrcff|int_q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\inst|inst27|mux0|y~0_combout ),
	.datad(\inst|OutMux|m1|mux47|y~0_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m0|muxtop|y~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m0|muxtop|y~2 .lut_mask = 16'hBBC0;
defparam \inst|OutMux|m0|muxtop|y~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N0
cycloneive_lcell_comb \inst|OutMux|m0|muxtop|y~0 (
// Equation(s):
// \inst|OutMux|m0|muxtop|y~0_combout  = (\ValueSelect[0]~input_o  & ((\inst|inst9|RD2Reg|bit0|int_q~q ))) # (!\ValueSelect[0]~input_o  & (\inst|inst9|RD1Reg|bit0|int_q~q ))

	.dataa(\inst|inst9|RD1Reg|bit0|int_q~q ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(gnd),
	.datad(\inst|inst9|RD2Reg|bit0|int_q~q ),
	.cin(gnd),
	.combout(\inst|OutMux|m0|muxtop|y~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m0|muxtop|y~0 .lut_mask = 16'hEE22;
defparam \inst|OutMux|m0|muxtop|y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N18
cycloneive_lcell_comb \inst|OutMux|m0|muxtop|y~1 (
// Equation(s):
// \inst|OutMux|m0|muxtop|y~1_combout  = (\ValueSelect[1]~input_o  & (((\inst|OutMux|m0|muxtop|y~0_combout )))) # (!\ValueSelect[1]~input_o  & (\inst|inst21|mux|m0|muxtop|y~6_combout  & (\ValueSelect[0]~input_o )))

	.dataa(\inst|inst21|mux|m0|muxtop|y~6_combout ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\inst|OutMux|m0|muxtop|y~0_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m0|muxtop|y~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m0|muxtop|y~1 .lut_mask = 16'hF808;
defparam \inst|OutMux|m0|muxtop|y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N16
cycloneive_lcell_comb \inst|OutMux|m0|muxtop|y~3 (
// Equation(s):
// \inst|OutMux|m0|muxtop|y~3_combout  = (\ValueSelect[2]~input_o  & (\inst|OutMux|m0|muxtop|y~2_combout )) # (!\ValueSelect[2]~input_o  & ((\inst|OutMux|m0|muxtop|y~1_combout ) # ((!\inst|OutMux|m0|muxtop|y~2_combout  & \inst|PC|bit0|int_q~q ))))

	.dataa(\inst|OutMux|m0|muxtop|y~2_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\inst|PC|bit0|int_q~q ),
	.datad(\inst|OutMux|m0|muxtop|y~1_combout ),
	.cin(gnd),
	.combout(\inst|OutMux|m0|muxtop|y~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|OutMux|m0|muxtop|y~3 .lut_mask = 16'hBB98;
defparam \inst|OutMux|m0|muxtop|y~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign ZeroOut = \ZeroOut~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[0] = \MuxOut[0]~output_o ;

endmodule
