// Seed: 3268565754
module module_0 (
    input supply1 id_0,
    input wire id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  if (id_1) begin : id_4
    id_5(
        .id_0(id_4), .id_1(1'd0), .id_2(id_1), .id_3(1), .id_4(1), .id_5(id_4)
    );
  end
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3
    , id_12,
    input wire id_4,
    input wor id_5,
    output logic id_6,
    output wand id_7,
    input tri0 id_8,
    input wire id_9,
    output supply1 id_10
);
  always_latch @(1);
  id_13 :
  assert property (@(posedge id_9) 1)
  else id_6 <= 1;
  assign id_6 = 1 && 1;
  supply1 id_14 = (1), id_15;
  wire id_16;
  wire id_17;
  module_0(
      id_0, id_5, id_10
  );
  wire id_18;
  wire id_19;
endmodule
