{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764244885014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764244885017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 13:01:24 2025 " "Processing started: Thu Nov 27 13:01:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764244885017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244885017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off softcore_processor -c softcore_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off softcore_processor -c softcore_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244885017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764244885309 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764244885309 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_sys.qsys " "Elaborating Platform Designer system entity \"base_sys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764244890241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:32 Progress: Loading softcore_processor/base_sys.qsys " "2025.11.27.13:01:32 Progress: Loading softcore_processor/base_sys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244892300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:32 Progress: Reading input file " "2025.11.27.13:01:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244892651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:32 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\] " "2025.11.27.13:01:32 Progress: Adding nios2_cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244892700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module nios2_cpu " "2025.11.27.13:01:33 Progress: Parameterizing module nios2_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_clk \[clock_source 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_clk " "2025.11.27.13:01:33 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_id \[altera_avalon_sysid_qsys 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_id \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_id " "2025.11.27.13:01:33 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_jtag_uart " "2025.11.27.13:01:33 Progress: Parameterizing module sys_jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_mem \[altera_avalon_onchip_memory2 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_mem \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_mem " "2025.11.27.13:01:33 Progress: Parameterizing module sys_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_pio_in \[altera_avalon_pio 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_pio_in \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_pio_in " "2025.11.27.13:01:33 Progress: Parameterizing module sys_pio_in" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_pio_out \[altera_avalon_pio 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_pio_out \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_pio_out " "2025.11.27.13:01:33 Progress: Parameterizing module sys_pio_out" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Adding sys_timer \[altera_avalon_timer 18.1\] " "2025.11.27.13:01:33 Progress: Adding sys_timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing module sys_timer " "2025.11.27.13:01:33 Progress: Parameterizing module sys_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Building connections " "2025.11.27.13:01:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Parameterizing connections " "2025.11.27.13:01:33 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Validating " "2025.11.27.13:01:33 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.27.13:01:33 Progress: Done reading input file " "2025.11.27.13:01:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244893905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Base_sys.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244894517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_id: Time stamp will be automatically updated when this component is generated. " "Base_sys.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244894517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_sys.sys_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244894517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys.sys_pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Base_sys.sys_pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244894518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys: Generating base_sys \"base_sys\" for QUARTUS_SYNTH " "Base_sys: Generating base_sys \"base_sys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244894843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu: \"base_sys\" instantiated altera_nios2_gen2 \"nios2_cpu\" " "Nios2_cpu: \"base_sys\" instantiated altera_nios2_gen2 \"nios2_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"base_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"base_sys\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: Starting RTL generation for module 'base_sys_sys_jtag_uart' " "Sys_jtag_uart: Starting RTL generation for module 'base_sys_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_sys_sys_jtag_uart --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0003_sys_jtag_uart_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0003_sys_jtag_uart_gen//base_sys_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Sys_jtag_uart:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_sys_sys_jtag_uart --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0003_sys_jtag_uart_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0003_sys_jtag_uart_gen//base_sys_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: Done RTL generation for module 'base_sys_sys_jtag_uart' " "Sys_jtag_uart: Done RTL generation for module 'base_sys_sys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898970 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart: \"base_sys\" instantiated altera_avalon_jtag_uart \"sys_jtag_uart\" " "Sys_jtag_uart: \"base_sys\" instantiated altera_avalon_jtag_uart \"sys_jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: Starting RTL generation for module 'base_sys_sys_mem' " "Sys_mem: Starting RTL generation for module 'base_sys_sys_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=base_sys_sys_mem --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0004_sys_mem_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0004_sys_mem_gen//base_sys_sys_mem_component_configuration.pl  --do_build_sim=0  \] " "Sys_mem:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=base_sys_sys_mem --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0004_sys_mem_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0004_sys_mem_gen//base_sys_sys_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244898999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: Done RTL generation for module 'base_sys_sys_mem' " "Sys_mem: Done RTL generation for module 'base_sys_sys_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_mem: \"base_sys\" instantiated altera_avalon_onchip_memory2 \"sys_mem\" " "Sys_mem: \"base_sys\" instantiated altera_avalon_onchip_memory2 \"sys_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: Starting RTL generation for module 'base_sys_sys_pio_in' " "Sys_pio_in: Starting RTL generation for module 'base_sys_sys_pio_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_in --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0005_sys_pio_in_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0005_sys_pio_in_gen//base_sys_sys_pio_in_component_configuration.pl  --do_build_sim=0  \] " "Sys_pio_in:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_in --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0005_sys_pio_in_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0005_sys_pio_in_gen//base_sys_sys_pio_in_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: Done RTL generation for module 'base_sys_sys_pio_in' " "Sys_pio_in: Done RTL generation for module 'base_sys_sys_pio_in'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_in: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_in\" " "Sys_pio_in: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_in\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: Starting RTL generation for module 'base_sys_sys_pio_out' " "Sys_pio_out: Starting RTL generation for module 'base_sys_sys_pio_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_out --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0006_sys_pio_out_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0006_sys_pio_out_gen//base_sys_sys_pio_out_component_configuration.pl  --do_build_sim=0  \] " "Sys_pio_out:   Generation command is \[exec U:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I U:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_sys_sys_pio_out --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0006_sys_pio_out_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0006_sys_pio_out_gen//base_sys_sys_pio_out_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: Done RTL generation for module 'base_sys_sys_pio_out' " "Sys_pio_out: Done RTL generation for module 'base_sys_sys_pio_out'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pio_out: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_out\" " "Sys_pio_out: \"base_sys\" instantiated altera_avalon_pio \"sys_pio_out\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: Starting RTL generation for module 'base_sys_sys_timer' " "Sys_timer: Starting RTL generation for module 'base_sys_sys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_sys_sys_timer --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0007_sys_timer_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0007_sys_timer_gen//base_sys_sys_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_timer:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- U:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_sys_sys_timer --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0007_sys_timer_gen/ --quartus_dir=U:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0007_sys_timer_gen//base_sys_sys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: Done RTL generation for module 'base_sys_sys_timer' " "Sys_timer: Done RTL generation for module 'base_sys_sys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_timer: \"base_sys\" instantiated altera_avalon_timer \"sys_timer\" " "Sys_timer: \"base_sys\" instantiated altera_avalon_timer \"sys_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244899473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244901551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244901798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244902044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244902268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244902490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244902708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244904324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244905460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244905685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"base_sys\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244906376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_sys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_sys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244906379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_sys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244906380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'base_sys_nios2_cpu_cpu' " "Cpu: Starting RTL generation for module 'base_sys_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244906387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_sys_nios2_cpu_cpu --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0010_cpu_gen/ --quartus_bindir=U:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0010_cpu_gen//base_sys_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec U:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I U:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I U:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- U:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_sys_nios2_cpu_cpu --dir=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0010_cpu_gen/ --quartus_bindir=U:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/agila/AppData/Local/Temp/alt0419_267230866495570590.dir/0010_cpu_gen//base_sys_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244906387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*) Starting Nios II generation " "Cpu: # 2025.11.27 13:01:46 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   Checking for plaintext license. " "Cpu: # 2025.11.27 13:01:46 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.27 13:01:46 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.27 13:01:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.27 13:01:46 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   Plaintext license not found. " "Cpu: # 2025.11.27 13:01:46 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:46 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.11.27 13:01:46 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.27 13:01:47 (*)   Couldn't query license setup in Quartus directory U:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.27 13:01:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.27 13:01:47 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.11.27 13:01:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.11.27 13:01:47 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)   Creating all objects for CPU " "Cpu: # 2025.11.27 13:01:47 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)     Testbench " "Cpu: # 2025.11.27 13:01:47 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)     Instruction decoding " "Cpu: # 2025.11.27 13:01:47 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)       Instruction fields " "Cpu: # 2025.11.27 13:01:47 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)       Instruction decodes " "Cpu: # 2025.11.27 13:01:47 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.11.27 13:01:47 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)       Instruction controls " "Cpu: # 2025.11.27 13:01:47 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)     Pipeline frontend " "Cpu: # 2025.11.27 13:01:47 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:47 (*)     Pipeline backend " "Cpu: # 2025.11.27 13:01:47 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:48 (*)   Generating RTL from CPU objects " "Cpu: # 2025.11.27 13:01:48 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:49 (*)   Creating encrypted RTL " "Cpu: # 2025.11.27 13:01:49 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.27 13:01:49 (*) Done Nios II generation " "Cpu: # 2025.11.27 13:01:49 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'base_sys_nios2_cpu_cpu' " "Cpu: Done RTL generation for module 'base_sys_nios2_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\" " "Nios2_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sys_jtag_uart_avalon_jtag_slave_translator\" " "Sys_jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"sys_jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\" " "Nios2_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sys_jtag_uart_avalon_jtag_slave_agent\" " "Sys_jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"sys_jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"sys_jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244909994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\" " "Nios2_cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_sys: Done \"base_sys\" with 33 modules, 52 files " "Base_sys: Done \"base_sys\" with 33 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244910622 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_sys.qsys " "Finished elaborating Platform Designer system entity \"base_sys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764244911501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsoc_lab.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsoc_lab.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsoc_lab " "Found entity 1: fsoc_lab" {  } { { "fsoc_lab.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/fsoc_lab.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/base_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/base_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys " "Found entity 1: base_sys" {  } { { "db/ip/base_sys/base_sys.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/base_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911674 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/base_sys/submodules/altera_merlin_master_agent.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/base_sys/submodules/altera_merlin_master_translator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911826 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_sys/submodules/altera_reset_controller.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_sys/submodules/altera_reset_synchronizer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244911988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244911988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_irq_mapper " "Found entity 1: base_sys_irq_mapper" {  } { { "db/ip/base_sys/submodules/base_sys_irq_mapper.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0 " "Found entity 1: base_sys_mm_interconnect_0" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_demux " "Found entity 1: base_sys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_cmd_mux " "Found entity 1: base_sys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912276 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router " "Found entity 2: base_sys_mm_interconnect_0_router" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912280 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_0_router_001 " "Found entity 2: base_sys_mm_interconnect_0_router_001" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_demux " "Found entity 1: base_sys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_0_rsp_mux " "Found entity 1: base_sys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1 " "Found entity 1: base_sys_mm_interconnect_1" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_cmd_demux " "Found entity 1: base_sys_mm_interconnect_1_cmd_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_cmd_mux " "Found entity 1: base_sys_mm_interconnect_1_cmd_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_router_default_decode " "Found entity 1: base_sys_mm_interconnect_1_router_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912470 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_1_router " "Found entity 2: base_sys_mm_interconnect_1_router" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_sys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_sys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at base_sys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764244912472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_router_001_default_decode " "Found entity 1: base_sys_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912473 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_mm_interconnect_1_router_001 " "Found entity 2: base_sys_mm_interconnect_1_router_001" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_rsp_demux " "Found entity 1: base_sys_mm_interconnect_1_rsp_demux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_mm_interconnect_1_rsp_mux " "Found entity 1: base_sys_mm_interconnect_1_rsp_mux" {  } { { "db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu " "Found entity 1: base_sys_nios2_cpu" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244912584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244912584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_ic_data_module " "Found entity 1: base_sys_nios2_cpu_cpu_ic_data_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_nios2_cpu_cpu_ic_tag_module " "Found entity 2: base_sys_nios2_cpu_cpu_ic_tag_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_nios2_cpu_cpu_bht_module " "Found entity 3: base_sys_nios2_cpu_cpu_bht_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: base_sys_nios2_cpu_cpu_register_bank_a_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: base_sys_nios2_cpu_cpu_register_bank_b_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_sys_nios2_cpu_cpu_dc_tag_module " "Found entity 6: base_sys_nios2_cpu_cpu_dc_tag_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_sys_nios2_cpu_cpu_dc_data_module " "Found entity 7: base_sys_nios2_cpu_cpu_dc_data_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_sys_nios2_cpu_cpu_dc_victim_module " "Found entity 8: base_sys_nios2_cpu_cpu_dc_victim_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_sys_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: base_sys_nios2_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_sys_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: base_sys_nios2_cpu_cpu_nios2_oci_break" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_sys_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: base_sys_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_sys_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: base_sys_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_sys_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: base_sys_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_sys_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: base_sys_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_sys_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: base_sys_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: base_sys_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: base_sys_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: base_sys_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_sys_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: base_sys_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_sys_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: base_sys_nios2_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_sys_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: base_sys_nios2_cpu_cpu_nios2_oci_im" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_sys_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: base_sys_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_sys_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: base_sys_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_sys_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: base_sys_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_sys_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: base_sys_nios2_cpu_cpu_nios2_ocimem" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_sys_nios2_cpu_cpu_nios2_oci " "Found entity 26: base_sys_nios2_cpu_cpu_nios2_oci" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""} { "Info" "ISGN_ENTITY_NAME" "27 base_sys_nios2_cpu_cpu " "Found entity 27: base_sys_nios2_cpu_cpu" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_tck" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: base_sys_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_mult_cell " "Found entity 1: base_sys_nios2_cpu_cpu_mult_cell" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_nios2_cpu_cpu_test_bench " "Found entity 1: base_sys_nios2_cpu_cpu_test_bench" {  } { { "db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_id " "Found entity 1: base_sys_sys_id" {  } { { "db/ip/base_sys/submodules/base_sys_sys_id.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_jtag_uart_sim_scfifo_w " "Found entity 1: base_sys_sys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913129 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_sys_sys_jtag_uart_scfifo_w " "Found entity 2: base_sys_sys_jtag_uart_scfifo_w" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913129 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_sys_sys_jtag_uart_sim_scfifo_r " "Found entity 3: base_sys_sys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913129 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_sys_sys_jtag_uart_scfifo_r " "Found entity 4: base_sys_sys_jtag_uart_scfifo_r" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913129 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_sys_sys_jtag_uart " "Found entity 5: base_sys_sys_jtag_uart" {  } { { "db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_mem " "Found entity 1: base_sys_sys_mem" {  } { { "db/ip/base_sys/submodules/base_sys_sys_mem.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_pio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_pio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_in " "Found entity 1: base_sys_sys_pio_in" {  } { { "db/ip/base_sys/submodules/base_sys_sys_pio_in.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_pio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_pio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_pio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_pio_out " "Found entity 1: base_sys_sys_pio_out" {  } { { "db/ip/base_sys/submodules/base_sys_sys_pio_out.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_pio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_sys/submodules/base_sys_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_sys/submodules/base_sys_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sys_sys_timer " "Found entity 1: base_sys_sys_timer" {  } { { "db/ip/base_sys/submodules/base_sys_sys_timer.v" "" { Text "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/db/ip/base_sys/submodules/base_sys_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764244913137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913137 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "softcore_processor " "Top-level design entity \"softcore_processor\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1764244913215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/output_files/softcore_processor.map.smsg " "Generated suppressed messages file D:/WS25/FPGA/intelFPGA_lite/18.1/projects/softcore_processor/output_files/softcore_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913272 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764244913458 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 27 13:01:53 2025 " "Processing ended: Thu Nov 27 13:01:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764244913458 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764244913458 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764244913458 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244913458 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764244914073 ""}
