Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 10 14:09:47 2025
| Host         : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command      : report_control_sets -verbose -file place_report_control_sets_0.rpt
| Design       : vitis_design_wrapper
| Device       : xcvc1902
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  3219 |
|    Minimum number of control sets                        |  3219 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1811 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  3219 |
| >= 0 to < 4        |  2516 |
| >= 4 to < 6        |   103 |
| >= 6 to < 8        |   101 |
| >= 8 to < 10       |    59 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     5 |
| >= 16              |   366 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           46241 |         4738 |
| No           | No                    | Yes                    |             441 |           62 |
| No           | Yes                   | No                     |           10445 |         1372 |
| Yes          | No                    | No                     |           20639 |         3167 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           16403 |         2276 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                                                                                             Enable Signal                                                                                                             |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu33_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                 |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                  |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu32_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/mu_en[32]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[11]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[3]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[4]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[5]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[6]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[9]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[7]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[8]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[10]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[12]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[13]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[14]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[15]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[16]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu31_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu13_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                               |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                               |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/mu_en[4]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/empty_n_reg                                                                                                                     | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu11_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[2]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu12_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                        |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu72_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu57_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu40_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu58_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu41_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu42_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu43_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/mu_en[256]                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu5_0/inst/mu_en[1]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu21_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/mu_en[4]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu26_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu74_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/mu_en[512]                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu23_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/mu_en[16]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu24_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu76_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu62_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu60_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu15_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu16_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu17_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/mu_en[512]                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu18_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/mu_en[32]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/mu_en[4]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu77_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu19_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu63_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu39_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu1_0/inst/mu_en[1]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu64_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu65_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu20_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu3_0/inst/mu_en[1]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_vld_reg                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu8_0/inst/mu_en[2]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu29_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu9_0/inst/mu_en[2]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu0/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/mu_en[2]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu1/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu82_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu2/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/empty_n_reg                                                                                                                  | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu30_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu3/inst/MU_EQ.L2_NFULL.u_eq/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[0]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/mu_en[1]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/mu_en[16]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu78_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu79_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu66_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu67_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/mu_en[4]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu69_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu6_0/inst/mu_en[2]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/mu_en[256]                                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|                                                                               |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu71_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu7_0/inst/mu_en[2]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/mu_en[32]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu80_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/mu_en[64]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu81_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu28_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/mu_en[32]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu49_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                                      |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu46_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/mu_en[4]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/empty_n_reg                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/mu_en[4]                                                                                                                                                                   |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                   |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                  |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                  |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu45_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                   |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                   |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m05_nodes/m05_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m05_nodes/m05_w_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m05_nodes/m05_r_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m05_nodes/m05_b_node/inst/s_sc_areset_pipe                                                                                                                            |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m05_nodes/m05_aw_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                         |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu36_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu52_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu47_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu53_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu54_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu37_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu55_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/empty_n_reg                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu50_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu35_0/inst/mu_en[1]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/mu_en[32]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]                                                                                                 | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]_4                                                                             |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                      | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                    |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                            | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]_4                                                                           |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                          |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/push                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive_bufg |                                                                                                                                                                                                                                       | vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_resetn                                                                                                                                                                  |                1 |              1 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu26_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu26_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[128]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[129]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu43_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu43_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu46_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu45_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu43_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu26_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[153]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu40_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[145]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu39_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[146]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[147]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[148]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[149]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[150]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu3_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu3_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu3_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[144]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[151]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[316]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[152]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[154]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[155]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[156]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu39_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu39_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[157]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[158]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu47_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[159]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[135]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[131]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[3]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu42_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[132]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu42_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[133]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu42_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[134]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[137]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu41_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu47_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu41_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[130]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[136]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu41_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu46_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[138]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[139]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu40_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[140]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[141]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[142]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[143]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu40_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu46_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu32_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu31_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu31_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu32_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu32_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu37_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu33_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu33_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu33_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu37_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu37_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu36_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu36_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu36_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu31_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu35_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu35_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu35_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[0]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[2]_2[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu28_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu28_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu28_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu29_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu29_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu45_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu30_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu30_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu30_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu45_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[400]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[393]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[391]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[392]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[394]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[395]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[396]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[397]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[398]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[399]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[390]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[401]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[402]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[403]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[404]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[405]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[406]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[409]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[408]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[381]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[373]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[374]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[377]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[375]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[376]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[378]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[379]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[380]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[410]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[382]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[383]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[384]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[385]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[386]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[387]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[388]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[389]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[438]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[429]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[430]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[431]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[432]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[433]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[434]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[435]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[436]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[437]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[428]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[441]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[439]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[440]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[442]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[443]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[444]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[445]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[446]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[419]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[411]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[412]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[413]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[414]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[415]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[416]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[417]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[418]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[372]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[420]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[421]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[422]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[425]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[423]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[424]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[426]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[427]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[329]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[320]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[321]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[322]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[323]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[324]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[325]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[326]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[327]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[328]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[330]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[331]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[332]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[333]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[334]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[335]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[407]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[317]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[318]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[319]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[336]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[363]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[355]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[356]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[357]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[358]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[361]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[359]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[360]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[362]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[354]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[364]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[365]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[366]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[367]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[368]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[369]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[370]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[371]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[344]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[337]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[338]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[339]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[340]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[341]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[342]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[345]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[343]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[447]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[346]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[347]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[348]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[349]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[350]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[351]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[352]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[353]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[504]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[506]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[507]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[508]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[509]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[510]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[511]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[503]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[475]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[466]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[467]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[468]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[469]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[470]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[473]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[471]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[472]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[474]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[465]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[476]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[477]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[478]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[479]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[455]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[448]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[449]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[450]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[451]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[452]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[453]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[454]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[457]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[456]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[458]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[459]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[460]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[461]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[462]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[463]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[464]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[495]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[489]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[487]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[488]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[490]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[491]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[492]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[493]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[494]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[486]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[496]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[497]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[498]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[499]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[500]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[501]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[502]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[505]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[480]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[481]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[482]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[483]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[484]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[485]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu74_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu74_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu74_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu60_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu5_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu5_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu5_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu72_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu72_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu72_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu69_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu67_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu67_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu69_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu67_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu69_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu6_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu6_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu6_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu78_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu76_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu76_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu76_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu77_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu77_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu77_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu78_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu78_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu79_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu79_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu79_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu7_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu7_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu66_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[155]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[156]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[157]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[158]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[159]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu60_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu60_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu66_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu57_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu57_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu57_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu58_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu58_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu58_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu66_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu63_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu62_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu62_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu62_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu63_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu63_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu64_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu64_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu64_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu65_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu65_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu65_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/icmp_ln113_1_reg_11710                                                                                                                  |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/outputStream_1_U/addr[1]_i_1__6_n_0                                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/outputStream_0_U/addr[1]_i_1__5_n_0                                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/outputNumList_c_U/addr[1]_i_1__3_n_0                                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/outFeatureList_c_U/addr[1]_i_1__4_n_0                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/push                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/push_0                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/icmp_ln67_1_reg_15320                                                                                                                       |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/flow_control_loop_pipe_sequential_init_U/empty_n_reg_0                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/start_for_inference_U0_U/mOutPtr[1]_i_1__32_n_0                                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0_U/empty_n_reg_0[0]                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/start_for_padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0_U/E[0]                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/push                                                                                                              | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/push_0                                                                                                            | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/E[0]                                                                                                              | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_ier10_out                                                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/fifoaddr[1]_i_1_n_0                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_4/snct_cmp_ce                                                                                                                                                    | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp[9]_i_1_n_0                                                                                                                                 |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_block_pp0_stage0_subdone_grp2_done_reg                                                  |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_exit_pipeline/m06_exit/inst/areset                                                                                                                                |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_exit_pipeline/m06_exit/inst/exit_inst/gen_r_cmd_reg.aresetn_d_reg_n_0_[0]                                                                                         |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense11Stream_0_U/addr[1]_i_1__2_n_0                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense11Stream_1_U/addr[1]_i_1__1_n_0                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/FSM_sequential_state[1]_i_1__0_n_0                                                                                                                             | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                                                |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_ier10_out                                                                                                                                               | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[5]_i_1_n_0                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                               |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                  | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/flow_control_loop_pipe_U/ap_block_pp0_stage0_subdone                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.match_thread                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.next                                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_q                                                                                                                                                 |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/fifoaddr[1]_i_1_n_0                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_cntr                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.next                                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_q                                                                                                                                                 |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.match_thread                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_cntr                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/fifoaddr[1]_i_1_n_0                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[1]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[0]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[2]_2[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[3]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[4]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_cntr                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.next                                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_q                                                                                                                                                 |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.match_thread                                                                                                                             |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_cntr                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.next                                                                                                                                     | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/Mon_Write_Valid                                                                                                                                  |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.match_thread                                                                                                                             |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/fifoaddr[1]_i_1_n_0                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/ap_sync_reg_read_stream_U0_ap_ready                                                                                                       |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_cntr                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.next                                                                                                                                     | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/Mon_Write_Valid                                                                                                                                  |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.match_thread                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/ap_block_pp0_stage0_11001_grp1                                                                                     |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_srls[1].srl_nx1/shift                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/fifoaddr[1]_i_1_n_0                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.load_mesg                                                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu8_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu80_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu80_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu81_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu81_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu81_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu82_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu82_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu82_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu80_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu8_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu8_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu9_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu9_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu9_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu0/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu1/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu1/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu71_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu71_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu71_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu7_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/ap_sync_reg_grp_dut_fu_62_ap_ready                                                                                                                           |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                      |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                      |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_q                                                                                                                                                 |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                      |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                      |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/ap_block_pp0_stage2_subdone_grp5_done_reg                                                                                 |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                                      |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/m_ready_d[1]_i_1_n_0                                                                   |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                       |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/axi_lite_if_i/trace_resetn_0                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                                                                       |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/FSM_sequential_wr_state[1]_i_1_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu2/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu2/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu3/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu3/inst/mu_en[2]                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/mu_en[17]                                                                                                                                                                 |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/bid_i                                                                                                                                                                   | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/p_1_in                                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[154]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_2__0_n_0                                                                                                    | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/shift_cnt[1]_i_1__0_n_0                                                                                  |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rid_i                                                                                                                                                                   | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                      |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[211]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[203]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[204]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[205]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[206]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[207]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[208]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[209]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[210]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[202]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[212]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[213]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[214]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[217]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[215]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[216]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[218]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[219]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[193]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[184]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[186]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[187]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[188]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[189]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[190]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[191]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[192]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[220]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[194]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[195]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[196]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[197]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[198]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[201]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[199]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[200]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[244]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[236]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[237]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[238]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[239]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[240]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[241]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[242]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[243]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[235]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[245]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[246]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[249]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[247]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[248]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[250]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[251]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[252]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[227]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[221]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[222]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[223]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[224]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[225]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[226]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[183]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[228]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[229]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[230]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[233]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[231]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[232]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[234]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu54_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu52_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu52_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu52_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu53_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu53_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu53_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu54_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu54_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu55_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu55_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu55_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu49_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu49_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu49_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu50_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu50_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu50_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[175]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[169]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[167]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[168]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[170]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[171]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[172]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[173]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[174]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[166]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[176]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[177]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[178]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[179]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[180]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[181]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[182]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[185]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[253]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[160]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[161]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[162]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[163]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[164]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[165]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[145]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[136]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[138]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[139]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[140]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[141]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[142]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[143]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[144]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[135]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[146]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[147]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[148]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[149]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[150]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[153]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[151]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[152]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[128]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[129]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[130]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[131]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[132]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[133]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[134]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[137]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[254]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[255]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu47_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[190]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[182]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[185]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[183]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[184]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[186]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[187]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[188]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[189]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[181]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[191]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[192]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[193]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[194]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[195]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[196]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[197]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[198]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[173]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[165]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[166]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[169]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[167]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[168]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[170]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[171]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[172]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[201]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[174]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[175]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[176]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[177]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[178]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[179]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[180]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/p_0_in                                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[199]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[200]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[202]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[203]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[204]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[205]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[206]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[207]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[164]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                            |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu15_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[151]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[152]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[154]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[155]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[156]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[157]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[158]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[159]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[153]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu15_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu16_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu16_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu17_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu17_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu17_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu18_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[143]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[137]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[135]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[136]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[138]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[139]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[140]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[141]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[142]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu18_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[144]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[145]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[146]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[147]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[148]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[149]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[150]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[160]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[161]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[162]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[163]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu20_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu18_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu19_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu19_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu19_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu1_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                              |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu1_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu1_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu20_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu20_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu21_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu21_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu21_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[249]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[239]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[240]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[241]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[242]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[243]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[244]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[245]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[246]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[238]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[247]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[248]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[250]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[251]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[252]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[253]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[254]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[255]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[230]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[222]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[223]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[224]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[225]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[226]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[227]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[228]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[229]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[256]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[233]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[231]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[232]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[234]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[235]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[236]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[237]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[282]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[274]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[275]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[276]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[277]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[278]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[281]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[279]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[280]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[273]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[283]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[284]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[285]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[286]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[287]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[288]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[289]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[290]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[264]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[257]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[258]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[259]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[260]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[261]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[262]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[265]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[263]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[221]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[266]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[267]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[268]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[269]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[270]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[271]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[272]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[213]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[3]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu15_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[208]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[209]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[210]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[211]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[212]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[2]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[214]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[217]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[215]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[216]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[218]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[219]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[220]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu12_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu11_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu11_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu11_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[134]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu12_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu12_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu13_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu13_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu13_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/ALLX.L2_NFULL.u_allx/mu_en[1]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[192]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[183]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[184]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[186]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[187]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[188]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[189]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[190]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[191]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[185]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[193]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[194]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[195]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[196]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[197]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[198]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[201]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[199]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[175]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[169]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[167]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[168]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[170]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[171]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[172]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[173]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[174]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[200]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[176]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[177]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[178]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[179]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[180]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[181]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[182]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[227]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[219]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[220]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[221]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[222]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[223]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[224]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[225]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[226]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[218]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[228]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[229]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[230]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[233]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[231]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[232]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[234]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[235]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[210]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[202]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[203]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[204]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[205]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[206]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[207]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[208]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[209]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[166]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[211]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[212]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[213]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[214]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[217]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[215]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[216]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_1[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                         | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                   |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_AB_reg_slice.state_reg[1][0]                                             | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_AB_reg_slice.state_reg[1]_0[0]                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0][0]                                          | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_0[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_3[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_2[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                         | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_2[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                  | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                                                                                          |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                              | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_AB_reg_slice.state_reg[1]_0[0]                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_AB_reg_slice.state_reg[1][0]                                             | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0][0]                                          | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_0[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_3[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/gen_minimal_area.req_mask_reg[0]_1[0]                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/state_m_axis_tdata[1]_i_1_n_0                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/out_r_c_U/addr[1]_i_1_n_5                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_en_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[160]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[161]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[162]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[163]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[164]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[165]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_r_pointer[1]_i_1_n_0                                                                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              2 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              2 |         1.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i                                                                                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_bresp_i[1]_i_1_n_0                                                                  |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rresp_i[1]_i_1_n_0                                                                                    | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[236]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                              | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                            |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[128]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[129]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[130]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[131]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[132]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[133]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[254]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[255]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[253]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[245]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[237]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[238]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[239]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[240]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[241]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[242]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[243]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[244]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[246]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[249]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[247]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[248]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[250]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[251]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[252]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[314]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[153]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[143]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[144]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[145]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[146]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[147]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[148]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[149]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[150]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[142]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[151]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[152]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[154]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[155]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[156]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[157]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[158]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[9].u_allx/mu_en[159]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[133]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[125]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[126]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[127]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[128]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[129]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[130]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[131]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[132]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/grant_i_reg[4]_1[0]                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[134]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[137]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[135]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[136]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[138]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[139]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[140]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[8].u_allx/mu_en[141]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[164]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[12]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[13]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[14]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[15]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[160]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[161]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[162]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[163]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[11]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[165]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[166]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[169]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[167]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[168]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[170]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[171]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[172]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[2]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu23_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu23_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              2 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu23_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu24_0/inst/ALLX.L2_NFULL.u_allx/mu_en[0]                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu24_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu24_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[0]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[1]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[124]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[3]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[4]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[5]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[6]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[9]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[7]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[8]                                                                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[0].u_allx/mu_en[10]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[80]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[71]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[72]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[74]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[75]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[76]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[77]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[78]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[79]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[73]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[81]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[82]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[83]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[84]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[85]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[86]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[89]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[87]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[62]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[54]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[57]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[55]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[56]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[58]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[59]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[60]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[61]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[88]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[63]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[64]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[65]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[66]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[67]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[68]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[69]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[4].u_allx/mu_en[70]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[115]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[107]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[108]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[109]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[110]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[111]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[112]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[113]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[114]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[106]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[116]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[117]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[118]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[121]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[119]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[120]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[122]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[7].u_allx/mu_en[123]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[98]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[90]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[91]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[92]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[93]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[94]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[5].u_allx/mu_en[95]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[96]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[97]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[173]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[99]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[100]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[101]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[102]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[105]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[103]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[6].u_allx/mu_en[104]                                                                                                                                         |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[271]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[265]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[263]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[264]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[266]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[267]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[268]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[269]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[270]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[262]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[272]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[273]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[274]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[275]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[276]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[277]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[278]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[281]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[253]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[245]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[246]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[249]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[247]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[248]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[250]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[251]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[252]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[279]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[254]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[255]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[256]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[257]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[258]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[259]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[260]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[16].u_allx/mu_en[261]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[306]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[298]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[299]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[300]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[301]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[302]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[303]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[304]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[305]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[296]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[307]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[308]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[309]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[310]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[313]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[311]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[312]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[315]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[289]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[280]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[282]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[283]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[284]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[285]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[286]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[17].u_allx/mu_en[287]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[288]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[244]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[290]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[291]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[292]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[293]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[294]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[297]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[295]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[199]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[192]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[193]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[194]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[195]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[196]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[197]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[198]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[201]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[191]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[200]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[202]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[203]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[204]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[205]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[206]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[12].u_allx/mu_en[207]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[208]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[182]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[174]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[10].u_allx/mu_en[175]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[176]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[177]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[178]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[179]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[180]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[181]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[209]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[185]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[183]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[184]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[186]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[187]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[188]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[189]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[11].u_allx/mu_en[190]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[235]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[227]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[228]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[229]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[230]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[233]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[231]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[232]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[234]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[226]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[236]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[237]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[238]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[239]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[240]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[241]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[242]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[15].u_allx/mu_en[243]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[218]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[210]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[211]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[212]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[213]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[214]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[217]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[215]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[216]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[292]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[219]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[220]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[221]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[222]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[13].u_allx/mu_en[223]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[224]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.L2_FULL[14].u_allx/mu_en[225]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[378]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[304]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[371]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[372]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[373]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[374]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[377]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[375]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[376]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[370]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[379]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[380]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[381]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[382]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[383]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[384]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[385]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[306]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[357]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[358]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[361]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[307]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[359]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[360]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[362]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[363]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[386]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[364]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[365]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[366]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[367]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[368]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[23].u_allx/mu_en[369]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[305]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[409]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[402]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[302]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[403]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[404]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[405]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[406]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[301]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[300]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[401]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[407]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[408]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[410]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[411]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[412]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[413]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[414]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[356]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[400]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[399]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[398]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[397]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[396]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[395]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[394]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[392]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[391]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[393]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[303]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[390]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[389]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[388]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[24].u_allx/mu_en[387]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[16]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[23]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[25]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[22]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[21]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[20]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[19]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[18]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[17]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[329]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[319]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[318]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[317]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[316]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[315]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[327]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[314]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[328]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[24]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[26]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[27]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[53]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[326]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[325]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[28]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[324]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[323]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[29]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[30]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[1].u_allx/mu_en[31]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[320]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[321]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[322]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[350]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[342]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[345]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[343]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[344]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[346]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[347]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[348]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[349]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[341]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[309]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[351]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[352]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[353]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[354]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[22].u_allx/mu_en[355]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[308]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[52]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[310]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[340]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[339]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[338]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[313]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[337]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[21].u_allx/mu_en[336]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[311]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[335]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[334]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[333]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[332]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[331]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[20].u_allx/mu_en[330]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[19].u_allx/mu_en[312]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[45]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[37]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[38]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[41]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[39]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[40]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[42]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[43]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[44]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[36]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[46]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[47]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[480]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[481]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[482]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[483]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[484]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[477]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[470]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[473]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[471]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[472]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[297]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[474]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[475]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[476]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[485]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[478]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[479]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[294]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[32]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[33]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[34]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[2].u_allx/mu_en[35]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[508]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[500]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[501]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[502]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[505]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[503]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[504]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[506]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[507]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[499]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[509]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[510]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[511]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[48]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[49]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[50]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[3].u_allx/mu_en[51]                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[416]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[498]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[497]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/mu_en[496]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[495]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[494]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[291]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[493]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[492]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[491]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[293]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[490]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[488]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[487]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[489]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[30].u_allx/mu_en[486]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[425]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[448]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[447]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[446]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[445]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[444]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[443]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[442]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[419]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[440]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[420]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[439]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[441]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[421]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[422]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[438]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[468]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[437]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[436]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[423]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[435]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[434]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[433]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[299]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[27].u_allx/mu_en[432]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[431]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[424]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[426]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[430]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[427]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[428]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[429]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[459]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[464]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[469]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[463]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[295]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[465]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[462]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[25].u_allx/mu_en[415]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[461]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[449]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[466]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[460]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[417]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[458]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[456]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[450]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[451]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[452]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[453]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[26].u_allx/mu_en[418]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[454]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[457]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[28].u_allx/mu_en[455]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[298]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[29].u_allx/mu_en[467]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[18].u_allx/mu_en[296]                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/state_shift                                                                                                                | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/ap_sync_reg_store_U0_ap_ready                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu50_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/FSM_sequential_rd_state[2]_i_1_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              3 |         1.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr                                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/ap_block_pp0_stage0_subdone_grp1_done_reg_i_1_n_0                                                |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/icmp_ln70_1_reg_264_reg[0]_0[0]                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu51_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_pipelined.state[2]_i_1_n_0                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/ap_block_pp0_stage0_subdone_grp2_done_reg_i_1__0_n_0                                                                  |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/icmp_ln70_reg_260_reg[0]_0[0]                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu52_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/full_n_reg_0[0]                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu36_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.state[2]_i_1_n_0                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt_0                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.state[2]_i_1_n_0                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu46_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/E[0]                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/full_n_reg_0[0]                                                                                                   | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/full_n_reg[0]                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/full_n_reg[0]                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.allocate_queue/gen_pipelined.state[2]_i_1_n_0                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_0_U/mOutPtr[2]_i_1__27_n_0                                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_0_U/num_data_cnt[2]_i_1__1_n_0                                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_1_U/mOutPtr[2]_i_1__28_n_0                                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_1_U/num_data_cnt[2]_i_1__2_n_0                                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                               |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                               |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_bid_i                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[5]_i_1_n_0                                                       |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                                                  | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                    | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                    |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/count_c_U/mOutPtr[2]_i_1__3_n_5                                                                                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                      |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/circular_c_U/mOutPtr[2]_i_1__4_n_5                                                                                                                                          | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.allocate_queue/gen_pipelined.state[2]_i_1_n_0                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/__2/i__n_0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                         | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              3 |         3.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              3 |         3.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                  | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[77]_i_1__0_n_0                                                                                               |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu69_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu43_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu1/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu2/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu71_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu16_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu32_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu17_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu2_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu29_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu6_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu7_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu3/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu12_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu40_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/FSM_onehot_state_rd_wr[2]_i_1_n_0                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/out_r_c_U/mOutPtr[2]_i_1__5_n_5                                                                                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu66_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu41_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu74_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu63_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu53_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/cc_axis_mu0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/FSM_onehot_next_state[2]_i_1_n_0                                                                                                                                        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu18_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu8_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/mst_exec_state                                                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu19_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu42_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              3 |         1.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu9_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_1[0]                                                                                                                          |                4 |              4 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                      |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]                                                                                                 |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[9]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__6_n_0                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/empty_n_reg_0                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/lastStream_1_U/mOutPtr[3]_i_1__18_n_0                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/lastStream_U/mOutPtr[3]_i_1__17_n_0                                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                         |                1 |              4 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[3]_i_1_n_0                                                                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              4 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_pointer[3]_i_1_n_0                                                                                        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              4 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[3]_i_1_n_0                                                                                      |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__10_n_0                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[8]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                           | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__8_n_0                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__3_n_0                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/axi_lite_if_i/control_wr_en                                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_count_U/addr[4]_i_1_n_5                                                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/flow_control_loop_pipe_U/ii_fu_372_reg[2]                                                                                               |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                      |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/empty_n_reg_0                                                                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_8/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                 | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                                                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/ii1_reg_1070                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/ii1_reg_107_0                                                                                   |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/ap_CS_fsm_reg[1]_0                                                                                                |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                            |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                    |                1 |              4 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/E[0]                                                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[4]_i_2_n_0                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_i[4]_i_1_n_0                                                                                 |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/push_0                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int0                                                                                                               |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                          |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                4 |              4 |         1.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                    |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              4 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out4               |                                                                                                                                                                                                                                       | vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/lpf_int0                                                                                                                                          |                2 |              4 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                         |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                       |                1 |              4 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/SS[0]                                                                                                                          |                4 |              4 |         1.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu4_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__17_n_0                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/waddr                                                                                                                                                                       |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/full_n_reg_1[0]                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/allow_transfer_r_reg[0]                   | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/write_memory_U0_out_r_read                                                                                                                                  | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/circular_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg/ap_done_reg_reg                                                                       |                1 |              5 |         5.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive_bufg | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state                                                                                                                                                     | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state                                                                                                                                   |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[4]_i_1__2_n_5                                                                                                           | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                        |                3 |              5 |         1.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                3 |              5 |         1.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                3 |              5 |         1.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_14_in                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                          |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__13_n_0                                                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                           | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/flow_control_loop_pipe_U/E[0]                                                                                      |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__11_n_0                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__12_n_0                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/E[0]                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_enable_reg_pp0_iter7_reg_fret_n_0                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0] |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/axi_lite_if_i/control_wr_en                                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu48_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu38_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/waddr                                                                                                                                                       |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__3_n_0                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__9_n_0                                                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__15_n_0                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                 | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                      |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/icmp_ln88_reg_2230                                                                                                |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                          |                1 |              5 |         5.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu14_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu68_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/multicastNumStream_U/addr[4]_i_1_n_0                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/multicastNumStream_1_U/addr[4]_i_1__0_n_0                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/empty_reg_3080                                                                                               |                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/control_wr_en                                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/allow_transfer_r_reg[0]                   | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                        |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                1 |              5 |         5.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu73_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |              5 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/allow_transfer_r_reg[0] |                1 |              5 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                 | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last10_in                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[0].active_cnt[0][6]_i_1_n_0                                                                            |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/AWCMD/AWPush                                                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                3 |              6 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/push_0                                                                                                       |                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/p_33_in                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              6 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/cmd_pop_1                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0_U/E[0]                                                                                                   | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/p_26_in                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last6_in                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[1].active_cnt[1][6]_i_1_n_0                                                                            |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/E[0]                                                                                                                                                                | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/SEQ/seq_cnt_en                                                                                                                                                              | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/SEQ/seq_clr                                                                                                                                               |                1 |              6 |         6.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out4               | vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en                                                                                                                                                                                     | vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr                                                                                                                                                                      |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_b_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                 | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/cmd_pop_1                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__5_n_0                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                       |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/axi_lite_if_i/register_select[3]_i_1/O5                                                                                                                                           | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/p_26_in                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last6_in                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[1].active_cnt[1][6]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                          | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                           |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last10_in                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[0].active_cnt[0][6]_i_1_n_0                                                                            |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last6_in                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[1].active_cnt[1][6]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/cmd_pop_0                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/rd_ptr[5]_i_2__1_n_0                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.thread_last10_in                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.gen_thread_loop[0].active_cnt[0][6]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/p_33_in                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/WCHECK/cnt[6]_i_1__1/O5                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                3 |              6 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/CEA2                                                                                                                                                                    | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/RSTA                                                                                                                                                  |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_15s_15_1_1_U114/harness_mac_muladd_8ns_6s_15s_15_1_1_DSP48_0_U/CEC                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |              6 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/AWPush                                                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/WLastPush_Internal                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/axi_lite_if_i/mon_resetn_0[0]                                                                                                                                                     | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/wlast_qq_reg[0]                                                                                                                                                 | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.thread_last6_in                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.gen_thread_loop[1].active_cnt[1][6]_i_1__0_n_0                                                                         |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/E[0]                                                                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/write_memory_U0_fifo_count_read                                                                                                                             |                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                 | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/WCHECK/p_34_in                                                                                                                                                        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                2 |              6 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[9]_i_1_n_0                                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/cnt_burst_len[5]_i_1_n_0                                                                                                                   |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.thread_last6_in                                                                                                                          | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.gen_thread_loop[1].active_cnt[1][6]_i_1__0_n_0                                                                         |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[5]_i_1__4_n_5                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0_U/grp_dut_fu_62_ap_start_reg_reg[0]                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.thread_last10_in                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.gen_thread_loop[0].active_cnt[0][6]_i_1__0_n_0                                                                         |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/E[0]                                                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              6 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |              6 |         1.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[5]_i_1_n_5                                                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/E[0]                                                                                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                3 |              6 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                             |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/E[0]                                                                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_133/flow_control_loop_pipe_sequential_init_U/i_fu_54                                                                     |                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.thread_last10_in                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.gen_thread_loop[0].active_cnt[0][6]_i_1__0_n_0                                                                         |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Flush_fu_142/mOutPtr[6]_i_4/O5                                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_b_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                 | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/areset_r                                                                                                                    |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push_1                                                                                                                         |                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                      |                1 |              6 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              6 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/mon_axilite_i/read_addr_valid                                                                                                                                                     | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/WCHECK/cnt[6]_i_1__2_n_0                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/cnt[6]_i_1_n_0                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/WCHECK/cnt[6]_i_1__2_n_0                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/cnt[6]_i_1__1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/cnt[6]_i_1__0_n_0                                                                                                                  | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.w_threadcam/gen_cam.trans_count[6]_i_1__0_n_0                                                                                                                | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_q                                                                                                                                                 |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/gen_threadcam.r_threadcam/gen_cam.trans_count[6]_i_1_n_0                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_q                                                                                                                                                 |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/raddr[6]_i_1__2_n_0                                                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.r_threadcam/gen_cam.trans_count[6]_i_1_n_0                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/Mon_Write_Valid                                                                                                                                  |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/WCHECK/cnt[6]_i_1__1/O6                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/mon_axilite_i/write_addr_valid                                                                                                                                                    | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_axilite_i/read_addr_valid                                                                                                                                                     | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/cnt[6]_i_1_n_0                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/cnt[6]_i_1__0_n_0                                                                                                                  | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/cnt[6]_i_1_n_0                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_axilite_i/read_addr_valid                                                                                                                                                     | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/AWCMD/E[0]                                                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                4 |              7 |         1.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[6]_i_1__2_n_5                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/gen_threadcam.w_threadcam/gen_cam.trans_count[6]_i_1__0_n_0                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/Mon_Write_Valid                                                                                                                                  |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/gen_threadcam.r_threadcam/gen_cam.trans_count[6]_i_1_n_0                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_q                                                                                                                                                 |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/cnt[6]_i_1__1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/cnt[6]_i_1__0_n_0                                                                                                                  | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              7 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/E[0]                                                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                3 |              7 |         2.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[6]_i_2_n_0                                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/curr_read_block[6]_i_1_n_0                                                                                                                 |                4 |              7 |         1.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/cnt_reg[6]_0[0]                                                                                                                                                 | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/bid_index_q_reg[0]_1[0]                                                                                                                                         | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/E[0]                                                                                                                                                            | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/AWCMD/bvalid_qq_reg[0]                                                                                                                                                | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                3 |              7 |         2.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_15s_15_1_1_U114/harness_mac_muladd_8ns_6s_15s_15_1_1_DSP48_0_U/CEC                                                      | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/result_21_reg_12132[6]_i_1_n_0                                                                                          |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_15s_15_1_1_U114/harness_mac_muladd_8ns_6s_15s_15_1_1_DSP48_0_U/CEC                                                      | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/result_5_reg_12162[6]_i_1_n_0                                                                                           |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              7 |         3.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_enable_reg_pp0_iter7_reg_fret_n_0                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/result_11_reg_12132[6]_i_1_n_0                                                                                        |                2 |              7 |         3.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                4 |              7 |         1.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/bid_index_q_reg[0][0]                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                3 |              7 |         2.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[7]_i_1__4_n_0                                                                                                                                   | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              8 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/user_resp/mOutPtr[7]_i_1__1_n_0                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[7]_i_1__3_n_0                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/axi_lite_if_i/register_select[2]_i_1/O5                                                                                                                                           | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                1 |              8 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                         | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/WCountIn0                                                                                                                                                             | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_wstrb.first_strb_i_1_n_0                                                                                                                        |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                        |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/WEBWE[0]                                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                       |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[7]_i_1_n_5                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                     | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                3 |              8 |         2.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                5 |              8 |         1.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/data_ram_reg_0_63_7_13/RAMC/O                                                                                                                 |                4 |              8 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                          | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/dout_vld_reg[0]                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                3 |              8 |         2.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/Metrics_Cnt_En                                                                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1/O6                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/push                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/mon_resetn_1[0]                                                                                                                                                     | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/WCHECK/p_34_in                                                                                                                                                        |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr[11]_i_1_n_0                                                                                                                                                   | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1/O6                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_1[0]                                                                                                                          |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Flush_fu_142/pop                                                                                                                  | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive_bufg |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/push                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              8 |         8.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[11]_i_1_n_0                                                                                                                                             | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |              8 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                1 |              8 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                5 |              8 |         1.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                1 |              8 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[7]_i_1_n_0                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/data_out_reg[11]_0[0]                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                2 |              8 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.last_loop_reg                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1_n_5                                                                                          |                3 |              9 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/p_29_out                                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/SR[0]                                                                                                            |                2 |              9 |         4.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RCount[0][8]_i_2_n_0                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/SR[0]                                                                                                            |                1 |              9 |         9.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/allow_transfer_r_reg[0]                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                           |                3 |              9 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/p_39_out                                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/SR[0]                                                                                                            |                1 |              9 |         9.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/allow_transfer_r_reg[0]                                      | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                           |                3 |              9 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_CS_fsm_reg[0]_0[0]                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              9 |         4.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_q                                                                                                                                                 |                5 |              9 |         1.80 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/E[0]                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |              9 |         4.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                1 |              9 |         9.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/p_29_out                                                                                                                                                              | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/SR[0]                                                                                                            |                1 |              9 |         9.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                4 |              9 |         2.25 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                         | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                3 |             10 |         3.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_4/E[0]                                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_8/SR[0]                                                                                                                                        |                1 |             10 |        10.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                                                                     |                1 |             10 |        10.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             10 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                                                                     |                1 |             10 |        10.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                3 |             10 |         3.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                3 |             10 |         3.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/CORE/AWCMD/AWPush                                                                                                                                                          |                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/E[0]                                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_4/SR[0]                                                                                                                                        |                1 |             10 |        10.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/U_CASE_6/wcnt_hcmp_q_reg_0[0]                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp[9]_i_1_n_0                                                                                                                                 |                2 |             10 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                                                                     |                1 |             10 |        10.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/rdwr_addr_sig                                                                                                                                                           | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/rdwr_addr_sig[9]_i_1_n_0                                                                                                                              |                1 |             10 |        10.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/wr_state116_out                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             10 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/flow_control_loop_pipe_U/ap_block_pp0_stage0_subdone                                                               |                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/mem_addr[9]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr[9]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                7 |             10 |         1.43 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/FSM_sequential_next_state[1]_i_2_n_0                                                                                                                                      | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             10 |         3.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_i[2]_i_1_n_0                                                                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             11 |         2.75 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                  |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                                                                     |                1 |             11 |        11.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[10]_i_1_n_0                                                                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                    |                                                                                                                                                                                                                     |                1 |             11 |        11.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[10]_i_1_n_0                                                                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                3 |             11 |         3.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_2_n_0                                                                                           | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[10]_i_1_n_0                                                                         |                2 |             11 |         5.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                3 |             12 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                2 |             12 |         6.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/byte_count[13]_i_1_n_0                                                                                                     | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             12 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                               | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             12 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/WCHECK/p_19_in                                                                                                                                                        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |                4 |             12 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prsnt_addr[11]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |             12 |        12.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                       |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                             |                3 |             12 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/raddr[6]_i_1_n_5                                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/p_26_in                                                                                                                            |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/p_33_in                                                                                                                            |                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                         |                2 |             12 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/WCHECK/cnt_reg[6]_0                                                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |                3 |             12 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                       |                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/E[0]                                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             13 |         4.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/raddr[6]_i_1_n_0                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             13 |         4.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/lshr_1024ns_10ns_1024_2_1_U5/e_fu_762                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                           |                1 |             13 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/push_1                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             13 |         4.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                9 |             13 |         1.44 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                             | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                3 |             13 |         4.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                       |                                                                                                                                                                                                                     |                2 |             13 |         6.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/raddr[6]_i_1__1_n_0                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                2 |             13 |         6.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/rd_last_cnt_0                                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             13 |         6.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                4 |             13 |         3.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                7 |             13 |         1.86 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/trace_rst                                                                                                                                                        |                4 |             13 |         3.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/empty_105_reg_114250                                                                                                                    |                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/E[0]                                                                                                                                        | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             14 |         4.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/empty_158_reg_114250                                                                                                                      |                                                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/numStream_U/mOutPtr[13]_i_1_n_0                                                                                                                                                             | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             14 |         4.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                5 |             14 |         2.80 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_tx_stream_inst/tx_valid_cnt[12]_i_1_n_0                                                                                                   | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             16 |         5.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                             | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                4 |             16 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                |                2 |             16 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                      |                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[0].RDCAM/p_33_in                                                                                                                            |                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Flush_fu_142/flow_control_loop_pipe_sequential_init_U/E[0]                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Flush_fu_142/flow_control_loop_pipe_sequential_init_U/SR[0]                                                     |                3 |             16 |         5.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/Metrics_Cnt_En                                                                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |                3 |             16 |         5.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/status_cnt_burst_len[15]_i_1_n_0                                                                                                                                        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                2 |             16 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/axi_lite_if_i/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                  |                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_cams.gen_rthread_loop[1].RDCAM/p_26_in                                                                                                                            |                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/arsize_bit_i0                                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             17 |         3.40 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu70_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             17 |         8.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/repeat_cnt[2]_bret__1_i_1_n_0                                                                                                                                           | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                6 |             17 |         2.83 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu75_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             17 |         8.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                 |                3 |             18 |         6.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                            |                5 |             18 |         3.60 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                2 |             18 |         9.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_q                                                                                                                                                 |                7 |             18 |         2.57 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/Mon_Write_Valid                                                                                                                                  |                8 |             18 |         2.25 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/opcode0                                                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             18 |         1.64 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/tmp158_reg_11727_reg_i_1__0_n_0                                                                                                         |                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/tmp158_reg_11727_reg_i_1_n_0                                                                                                              |                                                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                                                                     |                2 |             19 |         9.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                          |                                                                                                                                                                                                                     |                8 |             20 |         2.50 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/probe_info_rd_data_o[31]_i_1_n_0                                                                                                                                        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                4 |             20 |         5.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/p_1_in__0                                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |                5 |             20 |         4.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                          |                                                                                                                                                                                                                     |                2 |             21 |        10.50 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                         |                5 |             24 |         4.80 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/flow_control_loop_pipe_sequential_init_U/empty_54_reg_1478_reg[0]                                                                           | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                3 |             24 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                         |                4 |             24 |         6.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                         |                4 |             24 |         6.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/AWPush                                                                                                                                                          |                                                                                                                                                                                                                     |                3 |             24 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                         |                3 |             24 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/flow_control_loop_pipe_sequential_init_U/empty_54_reg_1478_reg[0]                                                                           |                                                                                                                                                                                                                     |                3 |             25 |         8.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/flow_control_loop_pipe_sequential_init_U/empty_n_reg_0                                                                                  |                                                                                                                                                                                                                     |               12 |             26 |         2.17 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/aresetn_out                                                                                                                                |                6 |             26 |         4.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out4               |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |                3 |             27 |         9.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1__2/O5                                                                         |                                                                                                                                                                                                                     |               11 |             29 |         2.64 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                                                                                                     |                3 |             30 |        10.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                6 |             31 |         5.17 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                           | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_107_2_fu_114/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                        |                6 |             31 |         5.17 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62_ap_start_reg1                                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/start_for_inference_U0_U/empty_n_reg_0[0]                                                                                                                                 |                4 |             31 |         7.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/start_for_inference_U0_U/empty_n_reg_0[0]                                                                                                                                                   |                                                                                                                                                                                                                     |                9 |             31 |         3.44 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103/flow_control_loop_pipe_sequential_init_U/full_n_reg_fret[0]                                                                             | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                        |                7 |             31 |         4.43 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                                                | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |                8 |             31 |         3.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                            |                6 |             31 |         5.17 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/E[0]                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               16 |             32 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/slv_reg_in_vld_reg_0[0]                                                                                                                                               | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |               14 |             32 |         2.29 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/E[3]                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               16 |             32 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/E[2]                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               15 |             32 |         2.13 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/slv_reg_in_vld_reg_0[0]                                                                                                                                               | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |               12 |             32 |         2.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_intf_inst/dbg_core_axis_intf0_inst/dbg_core_rx_stream_inst/E[1]                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               16 |             32 |         2.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[95]_i_1_n_0                                                                                   | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |               10 |             32 |         3.20 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_circular[63]_i_1_n_5                                                                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               19 |             32 |         1.68 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_circular[31]_i_1_n_5                                                                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               18 |             32 |         1.78 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/sample_reg_counter_inst/Count_Out_i[31]_i_1_n_0                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                      |                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/ip_start_count0                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/ip_cur_tranx[0]_i_1_n_0                                                                                                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/ip_max_parallel_tranx_reg[31]_i_2_n_3                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |                5 |             32 |         6.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/slv_reg_in_vld_reg_0[0]                                                                                                                                               | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |               14 |             32 |         2.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/axi_lite_if_i/E[0]                                                                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |               13 |             32 |         2.46 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/config_fsm_data_reg                                                                                                                                                     | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/ar_hs                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/rdata[31]_i_1_n_5                                                                                                                         |               14 |             32 |         2.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_out_r[63]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               20 |             32 |         1.60 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                   | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |               10 |             32 |         3.20 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_count[63]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               17 |             32 |         1.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_flush[31]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               15 |             32 |         2.13 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_flush[63]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               17 |             32 |         1.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_out_r[31]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               19 |             32 |         1.68 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/int_count[31]_i_1_n_5                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               17 |             32 |         1.88 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[127]_i_1_n_0                                                                                  | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |               10 |             32 |         3.20 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                   | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                       |               10 |             32 |         3.20 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                    |                2 |             32 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/reset_on_sample_read_reg_0[0]                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/axi_lite_if_i/E[0]                                                                                                                                                                |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/event_mon_cu_i/cnt_enabled                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/slv_reg_in[31]_i_1_n_0                                                                                                                              |                5 |             32 |         6.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/slv_reg_in[31]_i_1_n_0                                                                                                                              |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/slv_reg_in[31]_i_1_n_0                                                                                                                              |                5 |             32 |         6.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/mon_resetn_0[0]                                                                                                                                                     |                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_inputNumList[63]_i_1_n_0                                                                                                                                                | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               20 |             32 |         1.60 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[287]                                                                                                                                                  |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/stream_data_out[31]_i_1_n_0                                                                                                                                             | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |               11 |             32 |         2.91 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/trig_mem_addr                                                                                                                                                           |                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/data_int0                                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                7 |             32 |         4.57 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/rd_tdata[31]_i_1_n_0                                                                                                                                                    | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |               14 |             32 |         2.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/E[0]                                                                                                                                          | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/metrics_cnt_reset_reg_1                                                                                                                             |                9 |             32 |         3.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_outputNumList[63]_i_1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             32 |         1.78 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_outFeatureList[31]_i_1_n_0                                                                                                                                              | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               19 |             32 |         1.68 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_inFeatureList[31]_i_1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               22 |             32 |         1.45 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[319]                                                                                                                                                  |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/gdvld.data_valid_std_reg[0]                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/metrics_cnt_reset_reg_1                                                                                                                             |               11 |             32 |         2.91 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0_multicastNumStream_0_read                                          |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/ar_hs                                                                                                                                                                       |                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_numEvents[31]_i_1_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             32 |         1.78 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_inFeatureList[63]_i_1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               23 |             32 |         1.39 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_inputNumList[31]_i_1_n_0                                                                                                                                                | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             32 |         1.78 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_outputNumList[31]_i_1_n_0                                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               19 |             32 |         1.68 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_outFeatureList[63]_i_1_n_0                                                                                                                                              | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               13 |             32 |         2.46 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/en_complete_data.data_o[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[63]                                                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[63]_i_1_n_0                                                                                                       |               11 |             32 |         2.91 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[95]                                                                                                                                                   |                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/axi_lite_if_i/mon_resetn_1[0]                                                                                                                                                     |                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[255]                                                                                                                                                  |                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[107]                                                                                                                                                  |                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/axi_lite_if_i/sample_reg_rd_first_reg_0[0]                                                                                                                                        | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |                6 |             32 |         5.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[159]                                                                                                                                                  | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[159]_i_1_n_0                                                                                                      |                3 |             32 |        10.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[191]                                                                                                                                                  | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[191]_i_1_n_0                                                                                                      |                3 |             32 |        10.67 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[30]                                                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/I_EN_CTL_EQ1.full_data_o[31]_i_1_n_0                                                                                                       |                9 |             32 |         3.56 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/p_0_in[223]                                                                                                                                                  |                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/mon_axilite_i/ap_done_reg_reg_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |                4 |             32 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0_multicastNumStream_1_read                                            |                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103/ap_block_pp0_stage0_subdone_grp0_done_reg                                                                                               |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |               11 |             33 |         3.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/M06_ARESETN[0]                                                                                                                                   |                4 |             33 |         8.25 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             33 |         8.25 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_intc_parent/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                    | vitis_design_i/axi_intc_cascaded_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |               11 |             33 |         3.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/en                                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                4 |             33 |         8.25 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                5 |             33 |         6.60 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu61_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             33 |        11.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu34_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                3 |             33 |        11.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                4 |             34 |         8.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                3 |             34 |        11.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |               14 |             34 |         2.43 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                   |                                                                                                                                                                                                                     |               14 |             34 |         2.43 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |               14 |             34 |         2.43 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |               14 |             34 |         2.43 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                     |               16 |             34 |         2.12 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                     |               16 |             34 |         2.12 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_en                                                                                                  |                                                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/p_0_in                                                                                                          |                                                                                                                                                                                                                     |               14 |             35 |         2.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |                7 |             36 |         5.14 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m06_nodes/m06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                                                                                                     |                5 |             36 |         7.20 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/cfg_data                                                                                                                                                                | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/tas_enable_reg                                                                                                                             |                7 |             37 |         5.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/m07_nodes/m07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                                                                                                     |               13 |             37 |         2.85 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                              | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                          |                7 |             37 |         5.29 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                                                     |               12 |             39 |         3.25 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                4 |             40 |        10.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                4 |             40 |        10.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                4 |             40 |        10.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                                           |                                                                                                                                                                                                                     |                7 |             40 |         5.71 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                             |                4 |             40 |        10.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_valid                                        |                                                                                                                                                                                                                     |               12 |             41 |         3.42 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                     |               12 |             45 |         3.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst/dest_req                                                                                                                                                    |                                                                                                                                                                                                                     |               12 |             45 |         3.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/xpm_cdc_handshake_inst/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                     |               12 |             45 |         3.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/counter[44]_i_1_n_0                                                                                                                                              |                7 |             46 |         6.57 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             47 |         4.27 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep6/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                     |                9 |             48 |         5.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ep4/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                     |                9 |             48 |         5.33 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            | vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/p_cast5_i_cast_cast_reg_1467_reg0                                                                                                           |                                                                                                                                                                                                                     |               18 |             50 |         2.78 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[2].ss_i/buffer[63]_i_2__3_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[2].ss_i/buffer[63]_i_1__1_n_0                                                                                                                                 |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       |                                                                                                                                                                                                                     |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       |                                                                                                                                                                                                                     |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       |                                                                                                                                                                                                                     |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                       |                                                                                                                                                                                                                     |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                 |                4 |             52 |        13.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                          | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               11 |             53 |         4.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               12 |             53 |         4.42 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               12 |             53 |         4.42 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               14 |             53 |         3.79 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i                                                                                                                                                  |                                                                                                                                                                                                                     |               12 |             53 |         4.42 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[4].ss_i/buffer[63]_i_2_n_0                                                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[4].ss_i/buffer[63]_i_1__3_n_0                                                                                                                                 |                4 |             53 |        13.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer[63]_i_2__4_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer[63]_i_1__2_n_0                                                                                                                                 |                4 |             53 |        13.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[0].merge_i/data_i                                                                                                                                                  |                                                                                                                                                                                                                     |               21 |             54 |         2.57 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[5].ss_i/buffer[63]_i_2__0_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[5].ss_i/buffer[63]_i_1__4_n_0                                                                                                                                 |                4 |             54 |        13.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[0].merge_i/E[0]                                                                                                                                                    |                                                                                                                                                                                                                     |               17 |             54 |         3.18 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                             |                                                                                                                                                                                                                     |                4 |             56 |        14.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                       |                4 |             56 |        14.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[1].ss_i/buffer[63]_i_2__1_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[1].ss_i/buffer[63]_i_1__0_n_0                                                                                                                                 |                4 |             57 |        14.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1/O5                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_1[0]                                                                                                                          |                7 |             57 |         8.14 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/E[0]                                                                                                                                                               | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               15 |             58 |         3.87 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1/O5                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               16 |             58 |         3.62 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                       |                                                                                                                                                                                                                     |                9 |             59 |         6.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                     |               11 |             59 |         5.36 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               24 |             59 |         2.46 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             59 |         3.28 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                                          | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               21 |             59 |         2.81 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_CS_fsm_state3                                                                                                                                            |                                                                                                                                                                                                                     |                8 |             61 |         7.62 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                        |                                                                                                                                                                                                                     |               15 |             62 |         4.13 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                                    |                                                                                                                                                                                                                     |               16 |             62 |         3.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/out_r_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d3_S_ShiftReg/full_n_reg                                                                                                 |                                                                                                                                                                                                                     |                4 |             62 |        15.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                               | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                4 |             62 |        15.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                              |                                                                                                                                                                                                                     |                4 |             62 |        15.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/trace_i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                    |                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/p_0_in_0                                                                                                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              |                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_0[0]                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/mon_register_i/data_out_reg[7]_0[0]                                                                                                                                               | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               17 |             64 |         3.76 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/load_p1                                                                                                                      |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/load_p2                                                                                                                      |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              |                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/written_reg[63]_i_1_n_5                                                                                                                                      |                                                                                                                                                                                                                     |               18 |             64 |         3.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_calc_i/p_0_in                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/mon_register_i/GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_1[0]                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_1[0]                                                                                                                          |               13 |             64 |         4.92 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[0].ss_i/buffer[63]_i_2__2_n_0                                                                                                                                                   | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[0].ss_i/buffer[63]_i_1_n_0                                                                                                                                    |                4 |             64 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                          |                5 |             64 |        12.80 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/metric_calc_i/p_0_in                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                |                                                                                                                                                                                                                     |                5 |             64 |        12.80 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/E[0]                                                                                                                                                    |                                                                                                                                                                                                                     |               15 |             64 |         4.27 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/sel                                                                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               19 |             64 |         3.37 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_CS_fsm_state3                                                                                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/write_memory_U0_out_r_read                                                                                                                |               10 |             64 |         6.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[3].merge_i/data_i                                                                                                                                                  |                                                                                                                                                                                                                     |               11 |             64 |         5.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[2].merge_i/sw_reset_reg[0]                                                                                                                                         |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_CS_fsm_state2                                                                                                                                            | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_1_reg_391                                                                                                                          |               13 |             64 |         4.92 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/sel                                                                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/flow_control_loop_pipe_sequential_init_U/burst_ctr_fu_7614_out                             |                8 |             64 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/start_for_filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0_U/sel                                                                                                    |                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_0i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              |                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/control_s_axi_U/sel                                                                                                                                                         | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/flow_control_loop_pipe_sequential_init_U/SR[0]                                             |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_2_apc/inst/resetn_qq                                                                                                                                                |                9 |             64 |         7.11 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/burst_ctr_fu_761                                                                                             |                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/trace_i/ts_1i/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                              |                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |                9 |             65 |         7.22 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Burst_fu_133/flow_control_loop_pipe_sequential_init_U/dout_vld_reg                                                                |                                                                                                                                                                                                                     |               17 |             65 |         3.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_CS_fsm_pp0_stage1                                                                                         |                                                                                                                                                                                                                     |               11 |             65 |         5.91 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/WSTRBq0                                                                                                                                                               | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/gen_wstrb.first_strb_i_1_n_0                                                                                                                        |               13 |             65 |         5.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/grp_write_memory_Pipeline_Flush_fu_142/flow_control_loop_pipe_sequential_init_U/dout_vld_reg                                                                |                                                                                                                                                                                                                     |               17 |             65 |         3.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               10 |             66 |         6.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_CS_fsm_pp0_stage2                                                                                         |                                                                                                                                                                                                                     |               18 |             66 |         3.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                         |                                                                                                                                                                                                                     |               14 |             67 |         4.79 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                     |                                                                                                                                                                                                                     |               14 |             67 |         4.79 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop_1                                                                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               23 |             67 |         2.91 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               10 |             67 |         6.70 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                               |                                                                                                                                                                                                                     |               17 |             67 |         3.94 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               17 |             67 |         3.94 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |                9 |             67 |         7.44 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_CS_fsm_state2                                                                                                                                            |                                                                                                                                                                                                                     |               10 |             67 |         6.70 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_vld_reg                                                                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               24 |             68 |         2.83 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                       |                                                                                                                                                                                                                     |               12 |             68 |         5.67 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p2                                                                                                                       |                                                                                                                                                                                                                     |               16 |             68 |         4.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                7 |             72 |        10.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                  |                                                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                               | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               11 |             73 |         6.64 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                 |                                                                                                                                                                                                                     |               18 |             73 |         4.06 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                 | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               14 |             74 |         5.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_fret_0                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               13 |             75 |         5.77 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_15_in                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             77 |         4.28 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_14_in                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               16 |             77 |         4.81 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               18 |             77 |         4.28 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.last_loop_reg                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               18 |             79 |         4.39 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/sw_ts/fifo_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                       |                                                                                                                                                                                                                     |                5 |             80 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                               |                                                                                                                                                                                                                     |                5 |             80 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/next_wreq                                                                                                                                   | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               33 |             81 |         2.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             81 |         4.50 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                      |                                                                                                                                                                                                                     |               14 |             81 |         5.79 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                       |                                                                                                                                                                                                                     |               17 |             82 |         4.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                                    | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               21 |             82 |         3.90 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                     |               18 |             82 |         4.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/CORE/AWCMD/WLastPush_Internal                                                                                                                                              |                                                                                                                                                                                                                     |               11 |             84 |         7.64 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                                                         | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               28 |             85 |         3.04 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/resetn_qq                                                                                                                                                |               12 |             91 |         7.58 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               24 |             91 |         3.79 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                      | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               20 |             92 |         4.60 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                     |               29 |             92 |         3.17 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                     | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               24 |             93 |         3.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/icmp_ln61_reg_1482_pp0_iter24_reg_reg[0]_fret_n_0                                                                                           |                                                                                                                                                                                                                     |               14 |             94 |         6.71 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/trunc_ln54_reg_187[30]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                     |               23 |             95 |         4.13 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                    |               11 |            103 |         9.36 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                      | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               27 |            106 |         3.93 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_1_apc/inst/resetn_qq                                                                                                                                                |               13 |            106 |         8.15 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/lshr_1024ns_10ns_1024_2_1_U5/e_fu_762                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               21 |            109 |         5.19 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/push                                                                                                                                      |                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/push                                                                                                                                    |                                                                                                                                                                                                                     |                7 |            112 |        16.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/push_0                                                                                                             |                                                                                                                                                                                                                     |               16 |            112 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/filter_array_ap_ufixed_8_3_5_3_0_16ul_2_16_U0/push                                                                                                               |                                                                                                                                                                                                                     |               16 |            112 |         7.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/p_0_in_3                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               13 |            121 |         9.31 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/p_0_in_2                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               15 |            121 |         8.07 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/write_memory_U0_out_r_read                                                                                                                                  |                                                                                                                                                                                                                     |               20 |            121 |         6.05 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/p_0_in_0                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |               16 |            122 |         7.62 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/p_0_in_3                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |               21 |            122 |         5.81 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/p_0_in_2                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |               22 |            122 |         5.55 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/push                                                                                                                                                                        |                                                                                                                                                                                                                     |                8 |            122 |        15.25 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119_ap_start_reg0                                                                                                |                                                                                                                                                                                                                     |               34 |            123 |         3.62 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                        |               11 |            126 |        11.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/p_0_in                                                                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               16 |            128 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/count_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg/push                                                                                                       |                                                                                                                                                                                                                     |               22 |            128 |         5.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/registers_i/RST_ACTIVE                                                                                                                                          |               24 |            128 |         5.33 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/core_ctrl_reg_1                                                                                                                                                         | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               61 |            128 |         2.10 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/circular_c_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d2_S_ShiftReg/push                                                                                                    |                                                                                                                                                                                                                     |               16 |            128 |         8.00 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/data_sel                                                                                                                                                                | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               61 |            128 |         2.10 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/p_0_in                                                                                                                                                                | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |               16 |            128 |         8.00 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/p_0_in_1                                                                                                                                                              | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/SR[0]                                                                                                                                               |               20 |            128 |         6.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/ap_phi_reg_pp0_iter26_phi_ln65_reg_460                                                                                                      |                                                                                                                                                                                                                     |              128 |            144 |         1.12 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                     |                9 |            144 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                            |               23 |            144 |         6.26 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/tx_data[127]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                     |               17 |            144 |         8.47 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                              |                                                                                                                                                                                                                     |               19 |            146 |         7.68 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_fret_0                                                                                                                                       |                                                                                                                                                                                                                     |               22 |            151 |         6.86 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103_ap_start_reg0                                                                                                                           |                                                                                                                                                                                                                     |               20 |            153 |         7.65 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axis_ila_0/inst/slot_0_apc/inst/CORE/AWCMD/wlast_qq_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                     |               20 |            160 |         8.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       | vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/M00_ARESETN[0]                                                                                                                                    |               26 |            165 |         6.35 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                                         |                                                                                                                                                                                                                     |               30 |            177 |         5.90 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/grp_store_Pipeline_VITIS_LOOP_101_1_fu_103/push_1                                                                                                                                  |                                                                                                                                                                                                                     |               31 |            177 |         5.71 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/push                                                                                                                                                        |                                                                                                                                                                                                                     |               36 |            201 |         5.58 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/reg_dynamic_status_arry_0[13]_i_1_n_0                                                                                                                                   | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/read_data_en_o_i_1_n_0                                                                                                                                |               31 |            226 |         7.29 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/ap_rst_n_inv                                                                                                                                              |               55 |            250 |         4.55 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/store_U0/push                                                                                                                                                                               |                                                                                                                                                                                                                     |               43 |            255 |         5.93 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               24 |            257 |        10.71 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               26 |            257 |         9.88 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               97 |            280 |         2.89 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_1_U/U_harness_fifo_w296_d4_A_ram/pop                                                                                                                                            | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               23 |            298 |        12.96 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_0_U/U_harness_fifo_w296_d4_A_with_almost_ram/E[0]                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               38 |            298 |         7.84 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/E[0]                                                                                                  | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               27 |            298 |        11.04 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inputStream_0_U/U_harness_fifo_w296_d4_A_ram/pop                                                                                                                                            | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               23 |            298 |        12.96 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/push_0                                                                                                                                      |                                                                                                                                                                                                                     |               22 |            340 |        15.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/push                                                                                                                                        |                                                                                                                                                                                                                     |               22 |            340 |        15.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/push_0                                                                                                            |                                                                                                                                                                                                                     |               22 |            340 |        15.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_U0/push                                                                                                              |                                                                                                                                                                                                                     |               22 |            340 |        15.45 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          |                                                                                                                                                                                                                                       | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |              178 |            411 |         2.31 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/axi_lite_if_i/register_select_reg[1][0]                                                                                                                                           | vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/registers_i/metrics_cnt_reset_reg_1[0]                                                                                                                          |               42 |            442 |        10.52 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                |                                                                                                                                                                                                                     |               76 |            512 |         6.74 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][64][userdata][7]_i_1_n_0                                             |                                                                                                                                                                                                                     |               78 |            512 |         6.56 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                     |                                                                                                                                                                                                                     |              151 |            513 |         3.40 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                     |                                                                                                                                                                                                                     |              141 |            513 |         3.64 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               40 |            513 |        12.82 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/en                                                                                                                                                                        | proc_sys_reset/U0/peripheral_aresetn[0]                                                                                                                                                                             |               40 |            513 |        12.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/peripheral_aresetn[0]                                                                                                                                     |               93 |            571 |         6.14 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                              | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |               37 |            577 |        15.59 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                             |                                                                                                                                                                                                                     |               37 |            577 |        15.59 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/lshr_2192ns_10ns_2192_2_1_U12/grp_fu_629_ce                                                                                                 | vitis_design_i/VitisRegion/harness_1/inst/ap_rst_n_inv                                                                                                                                                              |              127 |            592 |         4.66 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/ce1                                                                                                                                         |                                                                                                                                                                                                                     |              170 |            592 |         3.48 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/axi_lite_if_i/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_2/O6                                                                                                                    | vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/registers_i/metrics_cnt_reset_reg_0[0]                                                                                                                          |               78 |            766 |         9.82 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/gmem0_addr_read_reg_15080                                                                                                                   |                                                                                                                                                                                                                     |              349 |           1024 |         2.93 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_61_2_fu_95/p_16_in                                                                                                                                     |                                                                                                                                                                                                                     |              342 |           1024 |         2.99 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                     |                                                                                                                                                                                                                     |              273 |           1025 |         3.75 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                     |                                                                                                                                                                                                                     |              244 |           1025 |         4.20 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_rd_addrb/rd_addrb_incr                       | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                     |               82 |           1058 |        12.90 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/load_U0/grp_load_Pipeline_VITIS_LOOP_54_1_fu_82/lshr_1024ns_10ns_1024_2_1_U5/e_fu_762                                                                                                       |                                                                                                                                                                                                                     |              304 |           1207 |         3.97 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                     |               76 |           1216 |        16.00 |
|  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2            |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |              279 |           1511 |         5.42 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_15s_15_1_1_U114/harness_mac_muladd_8ns_6s_15s_15_1_1_DSP48_0_U/CEC                                                      |                                                                                                                                                                                                                     |              606 |           3303 |         5.45 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        | vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_enable_reg_pp0_iter7_reg_fret_n_0                                                                                                    |                                                                                                                                                                                                                     |              607 |           3310 |         5.45 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |              580 |           4285 |         7.39 |
|  vitis_design_i/CIPS_0/inst/pspmc_0/inst/pl0_ref_clk                          |                                                                                                                                                                                                                                       | vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/reg_trigger_bit0                                                                                                                                      |              540 |           7700 |        14.26 |
|  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_out1        |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                     |             3880 |          40665 |        10.48 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


