Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Thu Nov 30 21:51:18 2017
| Host         : A205-30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 48 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.029     -107.698                      6                   97        0.024        0.000                      0                   97        3.000        0.000                       0                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -18.029     -107.698                      6                   97        0.232        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -18.027     -107.686                      6                   97        0.232        0.000                      0                   97        4.196        0.000                       0                    50  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -18.029     -107.698                      6                   97        0.024        0.000                      0                   97  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -18.029     -107.698                      6                   97        0.024        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.029ns,  Total Violation     -107.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.029ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.205ns  (logic 15.764ns (57.945%)  route 11.441ns (42.055%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.457    26.160    display/R_pix_r[3]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.284 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.284    display/R_pix_b[0]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.284    
  -------------------------------------------------------------------
                         slack                                -18.029    

Slack (VIOLATED) :        -18.024ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.202ns  (logic 15.764ns (57.951%)  route 11.438ns (42.049%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.454    26.157    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.281 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.281    display/R_pix_g[1]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.281    
  -------------------------------------------------------------------
                         slack                                -18.024    

Slack (VIOLATED) :        -17.913ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 15.764ns (58.186%)  route 11.329ns (41.814%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.344    26.048    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.172 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.172    display/tmpR[2]
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.032     8.258    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -26.172    
  -------------------------------------------------------------------
                         slack                                -17.913    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.090ns  (logic 15.764ns (58.192%)  route 11.326ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.169 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_r[3]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.089ns  (logic 15.764ns (58.192%)  route 11.325ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.169 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_g[2]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.909ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 15.764ns (58.202%)  route 11.321ns (41.798%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.337    26.040    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.164 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.164    display/tmpR[1]
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.164    
  -------------------------------------------------------------------
                         slack                                -17.909    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.315    display/hcount_reg_n_0_[0]
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    display/data0[5]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.091    -0.502    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.610    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.168    -0.301    display/vcount_reg_n_0_[0]
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.042    -0.259 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/vcount[0]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -0.852    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105    -0.505    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT5 (Prop_lut5_I1_O)        0.043    -0.197 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/data0[9]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.131    -0.474    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    display/data0[8]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.120    -0.485    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.156    -0.323    display/hcount_reg_n_0_[4]
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.099    -0.224 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    display/data0[6]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.092    -0.515    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.555    -0.609    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.271    display/vcount_reg_n_0_[6]
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    display/vcount[6]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.850    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.518    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.270    display/hcount_reg_n_0_[0]
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    display/hcount[0]
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091    -0.517    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.809%)  route 0.203ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.203    -0.277    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.178 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/vcount[7]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.322%)  route 0.207ns (47.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.207    -0.273    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.174 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    display/vcount[9]_i_2_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.121    -0.474    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.230ns (52.707%)  route 0.206ns (47.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.273    display/hcount_reg_n_0_[3]
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.102    -0.171 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/hcount[3]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.107    -0.500    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X55Y91     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y91     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y91     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y81     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y82     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y81     display/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y81     display/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y91     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y91     display/R_pix_g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y91     display/R_pix_g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y91     display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y80     display/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X59Y80     display/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y80     display/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X58Y80     display/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y78     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y77     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y80     display/curr_y_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y77     display/vcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y78     display/vcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y78     display/vcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.027ns,  Total Violation     -107.686ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.027ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.205ns  (logic 15.764ns (57.945%)  route 11.441ns (42.055%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.457    26.160    display/R_pix_r[3]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.284 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.284    display/R_pix_b[0]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029     8.257    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.284    
  -------------------------------------------------------------------
                         slack                                -18.027    

Slack (VIOLATED) :        -18.022ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.202ns  (logic 15.764ns (57.951%)  route 11.438ns (42.049%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.454    26.157    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.281 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.281    display/R_pix_g[1]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031     8.259    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -26.281    
  -------------------------------------------------------------------
                         slack                                -18.022    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 15.764ns (58.186%)  route 11.329ns (41.814%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.344    26.048    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.172 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.172    display/tmpR[2]
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.032     8.260    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                         -26.172    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.909ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.090ns  (logic 15.764ns (58.192%)  route 11.326ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.169 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_r[3]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.259    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.909    

Slack (VIOLATED) :        -17.909ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.089ns  (logic 15.764ns (58.192%)  route 11.325ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.169 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_g[2]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.259    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.909    

Slack (VIOLATED) :        -17.907ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 15.764ns (58.202%)  route 11.321ns (41.798%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.337    26.040    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.164 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.164    display/tmpR[1]
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.206     8.228    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029     8.257    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.164    
  -------------------------------------------------------------------
                         slack                                -17.907    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.206     8.234    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.805    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.206     8.234    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.805    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.206     8.224    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.019    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.206     8.224    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.019    display/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.019    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.315    display/hcount_reg_n_0_[0]
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    display/data0[5]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.091    -0.502    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.610    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.168    -0.301    display/vcount_reg_n_0_[0]
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.042    -0.259 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/vcount[0]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -0.852    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105    -0.505    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT5 (Prop_lut5_I1_O)        0.043    -0.197 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/data0[9]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.131    -0.474    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    display/data0[8]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.120    -0.485    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.156    -0.323    display/hcount_reg_n_0_[4]
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.099    -0.224 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    display/data0[6]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.092    -0.515    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.555    -0.609    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.271    display/vcount_reg_n_0_[6]
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    display/vcount[6]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.850    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.241    -0.609    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.518    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.270    display/hcount_reg_n_0_[0]
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    display/hcount[0]
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.241    -0.608    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091    -0.517    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.809%)  route 0.203ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.203    -0.277    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.178 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/vcount[7]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.475    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.322%)  route 0.207ns (47.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.207    -0.273    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.174 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    display/vcount[9]_i_2_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.121    -0.474    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.230ns (52.707%)  route 0.206ns (47.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.273    display/hcount_reg_n_0_[3]
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.102    -0.171 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/hcount[3]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.241    -0.607    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.107    -0.500    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X55Y91     display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y91     display/R_pix_g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_g_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X53Y91     display/R_pix_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X52Y91     display/R_pix_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y81     display/curr_x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X61Y82     display/curr_x_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y81     display/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y81     display/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y81     display/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y91     display/R_pix_b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y91     display/R_pix_g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y91     display/R_pix_g_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y91     display/R_pix_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y80     display/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X59Y80     display/curr_x_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X61Y80     display/curr_x_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X58Y80     display/curr_x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X55Y78     display/curr_y_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X54Y77     display/curr_y_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X56Y80     display/curr_y_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X53Y77     display/vcount_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y78     display/vcount_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X52Y78     display/vcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            6  Failing Endpoints,  Worst Slack      -18.029ns,  Total Violation     -107.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.029ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.205ns  (logic 15.764ns (57.945%)  route 11.441ns (42.055%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.457    26.160    display/R_pix_r[3]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.284 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.284    display/R_pix_b[0]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.284    
  -------------------------------------------------------------------
                         slack                                -18.029    

Slack (VIOLATED) :        -18.024ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.202ns  (logic 15.764ns (57.951%)  route 11.438ns (42.049%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.454    26.157    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.281 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.281    display/R_pix_g[1]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.281    
  -------------------------------------------------------------------
                         slack                                -18.024    

Slack (VIOLATED) :        -17.913ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 15.764ns (58.186%)  route 11.329ns (41.814%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.344    26.048    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.172 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.172    display/tmpR[2]
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.032     8.258    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -26.172    
  -------------------------------------------------------------------
                         slack                                -17.913    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.090ns  (logic 15.764ns (58.192%)  route 11.326ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.169 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_r[3]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.089ns  (logic 15.764ns (58.192%)  route 11.325ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.169 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_g[2]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.909ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 15.764ns (58.202%)  route 11.321ns (41.798%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.337    26.040    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.164 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.164    display/tmpR[1]
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.164    
  -------------------------------------------------------------------
                         slack                                -17.909    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.315    display/hcount_reg_n_0_[0]
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    display/data0[5]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.208    -0.385    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.091    -0.294    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.610    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.168    -0.301    display/vcount_reg_n_0_[0]
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.042    -0.259 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/vcount[0]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -0.852    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.242    -0.610    
                         clock uncertainty            0.208    -0.402    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105    -0.297    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT5 (Prop_lut5_I1_O)        0.043    -0.197 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/data0[9]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.208    -0.397    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.131    -0.266    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    display/data0[8]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.208    -0.397    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.120    -0.277    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.156    -0.323    display/hcount_reg_n_0_[4]
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.099    -0.224 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    display/data0[6]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.208    -0.399    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.092    -0.307    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.555    -0.609    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.271    display/vcount_reg_n_0_[6]
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    display/vcount[6]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.850    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.208    -0.401    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.310    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.270    display/hcount_reg_n_0_[0]
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    display/hcount[0]
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.208    -0.400    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091    -0.309    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.809%)  route 0.203ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.203    -0.277    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.178 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/vcount[7]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.322%)  route 0.207ns (47.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.207    -0.273    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.174 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    display/vcount[9]_i_2_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.121    -0.266    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.230ns (52.707%)  route 0.206ns (47.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.273    display/hcount_reg_n_0_[3]
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.102    -0.171 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/hcount[3]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.208    -0.399    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.107    -0.292    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            6  Failing Endpoints,  Worst Slack      -18.029ns,  Total Violation     -107.698ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.029ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.205ns  (logic 15.764ns (57.945%)  route 11.441ns (42.055%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.457    26.160    display/R_pix_r[3]_i_3_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.284 r  display/R_pix_b[0]_i_1/O
                         net (fo=1, routed)           0.000    26.284    display/R_pix_b[0]_i_1_n_0
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X55Y91         FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.284    
  -------------------------------------------------------------------
                         slack                                -18.029    

Slack (VIOLATED) :        -18.024ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.202ns  (logic 15.764ns (57.951%)  route 11.438ns (42.049%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.454    26.157    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.281 r  display/R_pix_g[1]_i_1/O
                         net (fo=1, routed)           0.000    26.281    display/R_pix_g[1]_i_1_n_0
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.281    
  -------------------------------------------------------------------
                         slack                                -18.024    

Slack (VIOLATED) :        -17.913ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.093ns  (logic 15.764ns (58.186%)  route 11.329ns (41.814%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.344    26.048    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.172 r  display/R_pix_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.172    display/tmpR[2]
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.032     8.258    display/R_pix_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                         -26.172    
  -------------------------------------------------------------------
                         slack                                -17.913    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.090ns  (logic 15.764ns (58.192%)  route 11.326ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.169 r  display/R_pix_r[3]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_r[3]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_r_reg[3]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_r_reg[3]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.911ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.089ns  (logic 15.764ns (58.192%)  route 11.325ns (41.808%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.341    26.045    display/R_pix_r[3]_i_3_n_0
    SLICE_X52Y91         LUT5 (Prop_lut5_I1_O)        0.124    26.169 r  display/R_pix_g[2]_i_1/O
                         net (fo=1, routed)           0.000    26.169    display/R_pix_g[2]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X52Y91         FDRE                                         r  display/R_pix_g_reg[2]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)        0.031     8.257    display/R_pix_g_reg[2]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -26.169    
  -------------------------------------------------------------------
                         slack                                -17.911    

Slack (VIOLATED) :        -17.909ns  (required time - arrival time)
  Source:                 display/curr_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 15.764ns (58.202%)  route 11.321ns (41.798%))
  Logic Levels:           33  (CARRY4=13 DSP48E1=2 LUT2=5 LUT3=1 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 7.875 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.619    -0.921    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  display/curr_x_reg[4]/Q
                         net (fo=20, routed)          0.657     0.192    display/curr_x[4]
    SLICE_X58Y81         LUT3 (Prop_lut3_I1_O)        0.124     0.316 r  display/R_pix_r[3]_i_223/O
                         net (fo=3, routed)           0.619     0.936    display/R_pix_r[3]_i_223_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I3_O)        0.124     1.060 r  display/R_pix_r[3]_i_137/O
                         net (fo=1, routed)           0.332     1.392    display/R_pix_r[3]_i_137_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.918 r  display/R_pix_r_reg[3]_i_70/CO[3]
                         net (fo=1, routed)           0.000     1.918    display/R_pix_r_reg[3]_i_70_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.252 r  display/R_pix_r_reg[3]_i_25/O[1]
                         net (fo=36, routed)          0.873     3.125    display_n_7
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.303     3.428 r  R_pix_r[3]_i_160/O
                         net (fo=1, routed)           0.476     3.904    R_pix_r[3]_i_160_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.441 r  R_pix_r_reg[3]_i_88/O[2]
                         net (fo=3, routed)           0.674     5.114    display/curr_x_reg[7]_1[2]
    SLICE_X58Y86         LUT4 (Prop_lut4_I1_O)        0.302     5.416 r  display/R_pix_r[3]_i_86/O
                         net (fo=1, routed)           0.000     5.416    display/R_pix_r[3]_i_86_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.990 f  display/R_pix_r_reg[3]_i_33/CO[2]
                         net (fo=22, routed)          0.487     6.477    display/R_pix_r_reg[3]_i_33_n_1
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.310     6.787 r  display/R_pix_r[3]_i_24/O
                         net (fo=19, routed)          0.253     7.041    display/R_pix_r[3]_i_24_n_0
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.165 r  display/R_pix_r[3]_i_36/O
                         net (fo=15, routed)          0.613     7.778    display/draw_mod/A[3]
    SLICE_X61Y88         LUT6 (Prop_lut6_I1_O)        0.124     7.902 r  display/blkpos_x3__2_i_71/O
                         net (fo=6, routed)           0.425     8.326    display/blkpos_x3__2_i_71_n_0
    SLICE_X59Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.450 r  display/blkpos_x3__2_i_78/O
                         net (fo=1, routed)           0.000     8.450    display/blkpos_x3__2_i_78_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.874 r  display/blkpos_x3__2_i_72/O[1]
                         net (fo=4, routed)           0.495     9.370    display/blkpos_x3__2_i_72_n_6
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.303     9.673 r  display/blkpos_x3__2_i_55/O
                         net (fo=1, routed)           0.351    10.024    display/blkpos_x3__2_i_55_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    10.580 r  display/blkpos_x3__2_i_42/O[2]
                         net (fo=1, routed)           0.572    11.152    blkpos_x7[8]
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.302    11.454 r  blkpos_x3__2_i_25/O
                         net (fo=1, routed)           0.000    11.454    blkpos_x3__2_i_25_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.830 r  blkpos_x3__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.830    blkpos_x3__2_i_8_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.153 r  blkpos_x3__2_i_4/O[1]
                         net (fo=3, routed)           0.449    12.602    display/blkpos_x6[8]
    SLICE_X57Y86         LUT2 (Prop_lut2_I1_O)        0.306    12.908 r  display/draw_r2__2_i_5/O
                         net (fo=1, routed)           0.000    12.908    display/draw_r2__2_i_5_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.548 r  display/draw_r2__2_i_1/O[3]
                         net (fo=54, routed)          0.832    14.380    draw_mod/curr_x_reg[10][11]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    18.598 r  draw_mod/draw_r2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    18.600    draw_mod/draw_r2__3_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    20.118 r  draw_mod/draw_r2__4/P[3]
                         net (fo=2, routed)           0.844    20.962    draw_mod/draw_r2__4_n_102
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    21.086 r  draw_mod/R_pix_r[3]_i_241/O
                         net (fo=1, routed)           0.000    21.086    draw_mod/R_pix_r[3]_i_241_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.618 r  draw_mod/R_pix_r_reg[3]_i_166/CO[3]
                         net (fo=1, routed)           0.000    21.618    draw_mod/R_pix_r_reg[3]_i_166_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.952 r  draw_mod/R_pix_r_reg[3]_i_176/O[1]
                         net (fo=2, routed)           0.605    22.557    draw_mod_n_26
    SLICE_X54Y92         LUT2 (Prop_lut2_I0_O)        0.303    22.860 r  R_pix_r[3]_i_179/O
                         net (fo=1, routed)           0.000    22.860    draw_mod/draw_r2__4_1[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.393 r  draw_mod/R_pix_r_reg[3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    23.393    draw_mod/R_pix_r_reg[3]_i_100_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    23.612 r  draw_mod/R_pix_r_reg[3]_i_48/O[0]
                         net (fo=1, routed)           0.575    24.187    display/draw_r1[28]
    SLICE_X55Y91         LUT4 (Prop_lut4_I2_O)        0.295    24.482 r  display/R_pix_r[3]_i_111/O
                         net (fo=1, routed)           0.294    24.776    display/R_pix_r[3]_i_111_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I1_O)        0.124    24.900 r  display/R_pix_r[3]_i_50/O
                         net (fo=1, routed)           0.263    25.163    display/R_pix_r[3]_i_50_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I5_O)        0.124    25.287 r  display/R_pix_r[3]_i_15/O
                         net (fo=1, routed)           0.292    25.579    display/R_pix_r[3]_i_15_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    25.703 r  display/R_pix_r[3]_i_3/O
                         net (fo=6, routed)           0.337    26.040    display/R_pix_r[3]_i_3_n_0
    SLICE_X53Y91         LUT4 (Prop_lut4_I1_O)        0.124    26.164 r  display/R_pix_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.164    display/tmpR[1]
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.503     7.875    display/clk_out1
    SLICE_X53Y91         FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.559     8.435    
                         clock uncertainty           -0.208     8.226    
    SLICE_X53Y91         FDRE (Setup_fdre_C_D)        0.029     8.255    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                         -26.164    
  -------------------------------------------------------------------
                         slack                                -17.909    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[1]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.704ns (13.223%)  route 4.620ns (86.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.864 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.608    -0.932    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.476 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          2.733     2.257    display/vcount_reg_n_0_[0]
    SLICE_X50Y80         LUT3 (Prop_lut3_I1_O)        0.124     2.381 f  display/vcount[9]_i_3/O
                         net (fo=2, routed)           0.809     3.190    display/vcount[9]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.124     3.314 r  display/vcount[9]_i_1/O
                         net (fo=9, routed)           1.079     4.392    display/vcount[9]_i_1_n_0
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.492     7.864    display/clk_out1
    SLICE_X52Y78         FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.576     8.441    
                         clock uncertainty           -0.208     8.232    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.429     7.803    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          7.803    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[0]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    

Slack (MET) :             3.534ns  (required time - arrival time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.828ns (15.303%)  route 4.583ns (84.697%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 7.871 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.612    -0.928    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.472 f  display/vcount_reg[6]/Q
                         net (fo=13, routed)          2.076     1.604    display/vcount_reg_n_0_[6]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.728 r  display/curr_x[10]_i_6/O
                         net (fo=1, routed)           0.829     2.557    display/curr_x[10]_i_6_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.681 r  display/curr_x[10]_i_4/O
                         net (fo=1, routed)           0.500     3.181    display/curr_x[10]_i_4_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124     3.305 r  display/curr_x[10]_i_1/O
                         net (fo=27, routed)          1.178     4.483    display/pix_r1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          1.499     7.871    display/clk_out1
    SLICE_X61Y81         FDRE                                         r  display/curr_x_reg[2]/C
                         clock pessimism              0.559     8.431    
                         clock uncertainty           -0.208     8.222    
    SLICE_X61Y81         FDRE (Setup_fdre_C_CE)      -0.205     8.017    display/curr_x_reg[2]
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -4.483    
  -------------------------------------------------------------------
                         slack                                  3.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.315    display/hcount_reg_n_0_[0]
    SLICE_X55Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.270 r  display/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    display/data0[5]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[5]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.208    -0.385    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.091    -0.294    display/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.554    -0.610    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  display/vcount_reg[0]/Q
                         net (fo=17, routed)          0.168    -0.301    display/vcount_reg_n_0_[0]
    SLICE_X53Y77         LUT2 (Prop_lut2_I1_O)        0.042    -0.259 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    display/vcount[0]_i_1_n_0
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.821    -0.852    display/clk_out1
    SLICE_X53Y77         FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.242    -0.610    
                         clock uncertainty            0.208    -0.402    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.105    -0.297    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.207ns (50.643%)  route 0.202ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT5 (Prop_lut5_I1_O)        0.043    -0.197 r  display/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    display/data0[9]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[9]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.208    -0.397    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.131    -0.266    display/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.884%)  route 0.202ns (49.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.559    -0.605    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  display/hcount_reg[8]/Q
                         net (fo=10, routed)          0.202    -0.240    display/hcount_reg_n_0_[8]
    SLICE_X50Y82         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    display/data0[8]
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.827    -0.846    display/clk_out1
    SLICE_X50Y82         FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.208    -0.397    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.120    -0.277    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 display/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.227ns (59.245%)  route 0.156ns (40.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[4]/Q
                         net (fo=11, routed)          0.156    -0.323    display/hcount_reg_n_0_[4]
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.099    -0.224 r  display/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    display/data0[6]
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X55Y81         FDRE                                         r  display/hcount_reg[6]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.208    -0.399    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.092    -0.307    display/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.555    -0.609    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.197    -0.271    display/vcount_reg_n_0_[6]
    SLICE_X52Y79         LUT6 (Prop_lut6_I5_O)        0.045    -0.226 r  display/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    display/vcount[6]_i_1_n_0
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.823    -0.850    display/clk_out1
    SLICE_X52Y79         FDRE                                         r  display/vcount_reg[6]/C
                         clock pessimism              0.241    -0.609    
                         clock uncertainty            0.208    -0.401    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.091    -0.310    display/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 display/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.467 f  display/hcount_reg[0]/Q
                         net (fo=9, routed)           0.197    -0.270    display/hcount_reg_n_0_[0]
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.045    -0.225 r  display/hcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    display/hcount[0]
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X52Y80         FDRE                                         r  display/hcount_reg[0]/C
                         clock pessimism              0.241    -0.608    
                         clock uncertainty            0.208    -0.400    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091    -0.309    display/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.809%)  route 0.203ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.203    -0.277    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.178 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    display/vcount[7]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.120    -0.267    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.227ns (52.322%)  route 0.207ns (47.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.556    -0.608    display/clk_out1
    SLICE_X51Y79         FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  display/vcount_reg[2]/Q
                         net (fo=15, routed)          0.207    -0.273    display/vcount_reg_n_0_[2]
    SLICE_X50Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.174 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.174    display/vcount[9]_i_2_n_0
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.824    -0.849    display/clk_out1
    SLICE_X50Y79         FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.208    -0.387    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.121    -0.266    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.230ns (52.707%)  route 0.206ns (47.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.557    -0.607    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  display/hcount_reg[3]/Q
                         net (fo=7, routed)           0.206    -0.273    display/hcount_reg_n_0_[3]
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.102    -0.171 r  display/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    display/hcount[3]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=48, routed)          0.825    -0.848    display/clk_out1
    SLICE_X52Y81         FDRE                                         r  display/hcount_reg[3]/C
                         clock pessimism              0.241    -0.607    
                         clock uncertainty            0.208    -0.399    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.107    -0.292    display/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.121    





