<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/Projekte/hardware_files/Lattice/FFSS3/XO345/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/standard.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/textio.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - E:/lscc/diamond/3.4_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v
(VERI-1482) Analyzing Verilog file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(112,4-126,7) (VERI-1212) block identifier is required on this block
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(178,4-186,7) (VERI-1212) block identifier is required on this block
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(90,4-90,55) (VERI-1199) parameter declaration becomes local in ext_if with formal parameter declaration list
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(91,4-91,55) (VERI-1199) parameter declaration becomes local in ext_if with formal parameter declaration list
(VERI-1482) Analyzing Verilog file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_ctrl.v
(VERI-1482) Analyzing Verilog file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_efb.v
(VERI-1482) Analyzing Verilog file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_top.v
(VERI-1482) Analyzing Verilog file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/wb_ctrl.v
(VHDL-1481) Analyzing VHDL file E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.vhd
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd(8,8-8,12) (VHDL-1012) analyzing entity mono
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd(20,14-20,32) (VHDL-1010) analyzing architecture simplemonoflop_inv
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd(60,14-60,28) (VHDL-1010) analyzing architecture simplemonoflop
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_prefetch_if2.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_prefetch_if2.vhd(23,8-23,24) (VHDL-1012) analyzing entity fifo_prefetch_if
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_prefetch_if2.vhd(43,14-43,41) (VHDL-1010) analyzing architecture fifo_prefetch_if_arch_dummy
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_prefetch_if2.vhd(89,14-89,34) (VHDL-1010) analyzing architecture fifo_prefetch_mem_if
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_ctrl.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_ctrl.vhd(12,8-12,17) (VHDL-1012) analyzing entity fifo_ctrl
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_ctrl.vhd(41,14-41,29) (VHDL-1010) analyzing architecture fifobackendarch
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(14,8-14,15) (VHDL-1012) analyzing entity fifo_dc
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(12,8-12,11) (VHDL-1012) analyzing entity top
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(33,14-33,18) (VHDL-1010) analyzing architecture main
(VHDL-1481) Analyzing VHDL file E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(14,8-14,14) (VHDL-1012) analyzing entity ram_dp
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(12,8-12,11) (VHDL-1067) elaborating top(main)
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(188,2-191,5) (VHDL-1399) going to verilog side to elaborate module GSR
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,8-494,11) (VERI-1018) compiling module GSR_uniq_1
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(188,2-191,5) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(197,2-203,5) (VHDL-1399) going to verilog side to elaborate module PUR
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(57,4-57,7) (VHDL-1336) formal port \PUR\ of mode in cannot be associated with actual port pur of mode out
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1034,9-1034,12) (VHDL-1259) \PUR\ is declared here
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,8-1032,11) (VERI-1018) compiling module PUR_uniq_1
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(197,2-203,5) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(208,2-216,5) (VHDL-1399) going to verilog side to elaborate module OSCH
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,8-1759,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,1-1764,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(208,2-216,5) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_ctrl.vhd(12,8-12,17) (VHDL-1067) elaborating fifo_ctrl_uniq_0(FIFOBackendArch)
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd(8,8-8,12) (VHDL-1067) elaborating mono_uniq_0(simplemonoflop_inv)
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/monoflop.vhd(8,8-8,12) (VHDL-1067) elaborating mono_uniq_1(simplemonoflop)
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(14,8-14,15) (VHDL-1067) elaborating fifo_dc_uniq_0(Structure)
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(83,5-84,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(86,5-87,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(89,5-109,62) (VHDL-1250) fifo8kb remains a black-box since it has no binding entity
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(14,8-14,15) (VHDL-1067) elaborating fifo_dc_uniq_1(Structure)
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(83,5-84,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(86,5-87,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_dc.vhd(89,5-109,62) (VHDL-1250) fifo8kb remains a black-box since it has no binding entity
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/fifo_prefetch_if2.vhd(23,8-23,24) (VHDL-1067) elaborating fifo_prefetch_if_uniq_0(fifo_prefetch_mem_if)
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(14,8-14,14) (VHDL-1067) elaborating ram_dp_uniq_0(Structure)
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(111,5-112,33) (VHDL-1250) vhi remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(114,5-115,33) (VHDL-1250) vlo remains a black-box since it has no binding entity
WARNING - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ram_dp.vhd(117,5-177,61) (VHDL-1250) dp8kc remains a black-box since it has no binding entity
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(260,2-295,5) (VHDL-1399) going to verilog side to elaborate module spi_slave_top
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_top.v(53,8-53,21) (VERI-1018) compiling module spi_slave_top_uniq_1
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_top.v(53,1-259,10) (VERI-9000) elaborating module 'spi_slave_top_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_efb.v(8,1-134,10) (VERI-9000) elaborating module 'spi_slave_efb_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module 'wb_ctrl_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_ctrl.v(53,1-554,10) (VERI-9000) elaborating module 'main_ctrl_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(53,1-201,10) (VERI-9000) elaborating module 'ext_if_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1766,1-1838,10) (VERI-9000) elaborating module 'EFB_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/main_1300E.vhd(260,2-295,5) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(494,1-496,10) (VERI-9000) elaborating module 'GSR_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1032,1-1035,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1759,1-1764,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_top.v(53,1-259,10) (VERI-9000) elaborating module 'spi_slave_top_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_efb.v(8,1-134,10) (VERI-9000) elaborating module 'spi_slave_efb_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/wb_ctrl.v(53,1-131,10) (VERI-9000) elaborating module 'wb_ctrl_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/spi_slave_ctrl.v(53,1-554,10) (VERI-9000) elaborating module 'main_ctrl_uniq_1'
INFO - E:/Projekte/hardware_files/Lattice/FFSS3/XO345/source/ext_if.v(53,1-201,10) (VERI-9000) elaborating module 'ext_if_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_2'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(82,1-87,10) (VERI-9000) elaborating module 'BB_uniq_3'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/lscc/diamond/3.4_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1766,1-1838,10) (VERI-9000) elaborating module 'EFB_uniq_1'
Done: design load finished with (0) errors, and (14) warnings

</PRE></BODY></HTML>