<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\berke\OneDrive\Documents\fpga projects\fpga-3dmap\impl\gwsynthesis\fpga-3dmap.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\berke\OneDrive\Documents\fpga projects\fpga-3dmap\src\fpga-3dmap.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 20 12:06:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1406</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>139</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sysclk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sysclk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>hdmi_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>hdmi_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>hdmi_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>sysclk_ibuf/I</td>
<td>sysclk</td>
<td>hdmi_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>hdmi_pll/rpll_inst/CLKOUT</td>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td style="color: #FF0000;" class = "error">24.688(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sysclk!</h4>
<h4>No timing paths to get frequency of hdmi_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2.204</td>
<td>4</td>
</tr>
<tr>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.823</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/rd_4_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>40.105</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.627</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/rd_3_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>39.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.518</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/rd_2_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>39.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.236</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/rd_1_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>39.519</td>
</tr>
<tr>
<td>5</td>
<td>0.337</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/rd_0_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>38.946</td>
</tr>
<tr>
<td>6</td>
<td>1.434</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/out_2_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>37.848</td>
</tr>
<tr>
<td>7</td>
<td>1.434</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/out_5_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>37.848</td>
</tr>
<tr>
<td>8</td>
<td>2.630</td>
<td>xpos_1_s0/Q</td>
<td>encode_g/out_8_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>36.653</td>
</tr>
<tr>
<td>9</td>
<td>28.894</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/out_6_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>10.388</td>
</tr>
<tr>
<td>10</td>
<td>28.894</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/out_7_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>10.388</td>
</tr>
<tr>
<td>11</td>
<td>28.969</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/out_9_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>10.313</td>
</tr>
<tr>
<td>12</td>
<td>29.217</td>
<td>ypos_0_s0/Q</td>
<td>ypos_0_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>10.065</td>
</tr>
<tr>
<td>13</td>
<td>29.498</td>
<td>ypos_5_s0/Q</td>
<td>encode_g/rd_4_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>10.141</td>
</tr>
<tr>
<td>14</td>
<td>29.510</td>
<td>xpos_0_s0/Q</td>
<td>xpos_0_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.772</td>
</tr>
<tr>
<td>15</td>
<td>29.817</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/rd_1_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.822</td>
</tr>
<tr>
<td>16</td>
<td>29.817</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/rd_2_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.822</td>
</tr>
<tr>
<td>17</td>
<td>29.817</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/out_6_s0/SET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.822</td>
</tr>
<tr>
<td>18</td>
<td>29.817</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/out_7_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.822</td>
</tr>
<tr>
<td>19</td>
<td>29.866</td>
<td>ypos_5_s0/Q</td>
<td>encode_g/rd_0_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.773</td>
</tr>
<tr>
<td>20</td>
<td>29.866</td>
<td>ypos_5_s0/Q</td>
<td>encode_g/rd_3_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.773</td>
</tr>
<tr>
<td>21</td>
<td>30.190</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/rd_3_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.450</td>
</tr>
<tr>
<td>22</td>
<td>30.190</td>
<td>ypos_5_s0/Q</td>
<td>encode_r/rd_4_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.450</td>
</tr>
<tr>
<td>23</td>
<td>30.190</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/rd_1_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.450</td>
</tr>
<tr>
<td>24</td>
<td>30.190</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/rd_3_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.450</td>
</tr>
<tr>
<td>25</td>
<td>30.190</td>
<td>ypos_5_s0/Q</td>
<td>encode_b/rd_4_s0/RESET</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.683</td>
<td>0.000</td>
<td>9.450</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>ypos_8_s0/Q</td>
<td>ypos_8_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>encode_r/rd_1_s0/Q</td>
<td>encode_r/rd_1_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>encode_b/rd_1_s0/Q</td>
<td>encode_b/rd_1_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>encode_b/rd_3_s0/Q</td>
<td>encode_b/rd_3_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.710</td>
<td>ypos_4_s0/Q</td>
<td>ypos_4_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>6</td>
<td>0.710</td>
<td>ypos_6_s0/Q</td>
<td>ypos_6_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>ypos_7_s0/Q</td>
<td>ypos_7_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.730</td>
<td>xpos_2_s0/Q</td>
<td>xpos_2_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>9</td>
<td>0.730</td>
<td>xpos_6_s0/Q</td>
<td>xpos_6_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.731</td>
<td>xpos_8_s0/Q</td>
<td>xpos_8_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>11</td>
<td>0.853</td>
<td>xpos_1_s0/Q</td>
<td>xpos_1_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.853</td>
</tr>
<tr>
<td>12</td>
<td>0.869</td>
<td>encode_r/out_6_s0/Q</td>
<td>oser10_r/D9</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>13</td>
<td>0.875</td>
<td>encode_r/out_7_s0/Q</td>
<td>oser10_r/D7</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.888</td>
</tr>
<tr>
<td>14</td>
<td>0.892</td>
<td>encode_b/rd_0_s0/Q</td>
<td>encode_b/rd_0_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>15</td>
<td>0.895</td>
<td>ypos_1_s0/Q</td>
<td>ypos_1_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>16</td>
<td>0.915</td>
<td>encode_r/out_7_s0/Q</td>
<td>oser10_r/D1</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.927</td>
</tr>
<tr>
<td>17</td>
<td>0.915</td>
<td>encode_r/out_7_s0/Q</td>
<td>oser10_r/D0</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.927</td>
</tr>
<tr>
<td>18</td>
<td>0.916</td>
<td>encode_r/out_7_s0/Q</td>
<td>oser10_r/D5</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.929</td>
</tr>
<tr>
<td>19</td>
<td>0.945</td>
<td>encode_r/rd_4_s0/Q</td>
<td>encode_r/rd_4_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.945</td>
</tr>
<tr>
<td>20</td>
<td>0.949</td>
<td>ypos_2_s0/Q</td>
<td>ypos_3_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>21</td>
<td>0.949</td>
<td>ypos_9_s0/Q</td>
<td>ypos_9_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.949</td>
</tr>
<tr>
<td>22</td>
<td>0.962</td>
<td>xpos_9_s0/Q</td>
<td>xpos_9_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>23</td>
<td>0.962</td>
<td>xpos_5_s0/Q</td>
<td>xpos_5_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>24</td>
<td>0.965</td>
<td>xpos_3_s0/Q</td>
<td>xpos_3_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>25</td>
<td>0.965</td>
<td>xpos_4_s0/Q</td>
<td>xpos_4_s0/D</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>xpos_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>xpos_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>xpos_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>ypos_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>encode_g/out_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>encode_g/out_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>encode_b/out_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>encode_b/rd_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>xpos_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>15.588</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>pattern_drawer/test14/by_8_s3/I3</td>
</tr>
<tr>
<td>16.620</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_8_s3/F</td>
</tr>
<tr>
<td>18.734</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>pattern_drawer/test14/by_6_s4/I0</td>
</tr>
<tr>
<td>19.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_6_s4/F</td>
</tr>
<tr>
<td>21.159</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[2][B]</td>
<td>pattern_drawer/test14/f_bc_9_s/I1</td>
</tr>
<tr>
<td>21.709</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_9_s/COUT</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][A]</td>
<td>pattern_drawer/test14/f_bc_10_s/CIN</td>
</tr>
<tr>
<td>22.272</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>23.561</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>25.348</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>26.306</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>pattern_drawer/test14/f_bc_11_s2/CIN</td>
</tr>
<tr>
<td>26.869</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_11_s2/SUM</td>
</tr>
<tr>
<td>29.307</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>encode_g/q_m_diff_3_s51/I2</td>
</tr>
<tr>
<td>30.129</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s51/F</td>
</tr>
<tr>
<td>30.134</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>encode_g/q_m_diff_3_s24/I2</td>
</tr>
<tr>
<td>30.956</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s24/F</td>
</tr>
<tr>
<td>30.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>encode_g/q_m_diff_3_s11/I0</td>
</tr>
<tr>
<td>31.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>33.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>34.934</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>35.756</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>37.078</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>encode_g/n159_s11/I1</td>
</tr>
<tr>
<td>37.704</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">encode_g/n159_s11/F</td>
</tr>
<tr>
<td>37.709</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[2][A]</td>
<td>encode_g/n159_s4/I0</td>
</tr>
<tr>
<td>38.667</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" background: #97FFFF;">encode_g/n159_s4/COUT</td>
</tr>
<tr>
<td>38.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[2][B]</td>
<td>encode_g/n158_s4/CIN</td>
</tr>
<tr>
<td>39.230</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">encode_g/n158_s4/SUM</td>
</tr>
<tr>
<td>40.051</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>encode_g/n190_s0/I0</td>
</tr>
<tr>
<td>40.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" background: #97FFFF;">encode_g/n190_s0/F</td>
</tr>
<tr>
<td>40.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">encode_g/rd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>encode_g/rd_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>encode_g/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.612, 43.914%; route: 22.035, 54.943%; tC2Q: 0.458, 1.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.627</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>20.181</td>
<td>8.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>pattern_drawer/test12/by_7_s5/I3</td>
</tr>
<tr>
<td>20.983</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/by_7_s5/F</td>
</tr>
<tr>
<td>21.406</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>pattern_drawer/test12/f_bc_10_s/I1</td>
</tr>
<tr>
<td>22.107</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>22.811</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>23.794</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>24.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>25.573</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.142</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>encode_g/q_m_diff_3_s102/I2</td>
</tr>
<tr>
<td>27.241</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s102/F</td>
</tr>
<tr>
<td>28.045</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>encode_g/q_m_diff_3_s84/I3</td>
</tr>
<tr>
<td>28.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s84/F</td>
</tr>
<tr>
<td>30.320</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>encode_g/q_m_diff_3_s33/I1</td>
</tr>
<tr>
<td>30.946</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s33/F</td>
</tr>
<tr>
<td>31.921</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>encode_g/q_m_diff_3_s14/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s14/F</td>
</tr>
<tr>
<td>33.037</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>encode_g/q_m_diff_3_s7/I0</td>
</tr>
<tr>
<td>33.663</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s7/F</td>
</tr>
<tr>
<td>35.127</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>pattern_drawer/feasible_all_s1/I1</td>
</tr>
<tr>
<td>35.949</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/feasible_all_s1/F</td>
</tr>
<tr>
<td>37.772</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[0][B]</td>
<td>encode_g/n162_s7/I1</td>
</tr>
<tr>
<td>38.322</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">encode_g/n162_s7/COUT</td>
</tr>
<tr>
<td>38.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>encode_g/n161_s3/CIN</td>
</tr>
<tr>
<td>38.379</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">encode_g/n161_s3/COUT</td>
</tr>
<tr>
<td>38.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[1][B]</td>
<td>encode_g/n160_s3/CIN</td>
</tr>
<tr>
<td>38.436</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">encode_g/n160_s3/COUT</td>
</tr>
<tr>
<td>38.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[2][A]</td>
<td>encode_g/n159_s4/CIN</td>
</tr>
<tr>
<td>38.964</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" background: #97FFFF;">encode_g/n159_s4/SUM</td>
</tr>
<tr>
<td>39.383</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>encode_g/n191_s0/I0</td>
</tr>
<tr>
<td>40.482</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">encode_g/n191_s0/F</td>
</tr>
<tr>
<td>40.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">encode_g/rd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>encode_g/rd_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>encode_g/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.600, 39.088%; route: 23.851, 59.763%; tC2Q: 0.458, 1.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>20.181</td>
<td>8.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>pattern_drawer/test12/by_7_s5/I3</td>
</tr>
<tr>
<td>20.983</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/by_7_s5/F</td>
</tr>
<tr>
<td>21.406</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>pattern_drawer/test12/f_bc_10_s/I1</td>
</tr>
<tr>
<td>22.107</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>22.811</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>23.794</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>24.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>25.573</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.142</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>encode_g/q_m_diff_3_s102/I2</td>
</tr>
<tr>
<td>27.241</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s102/F</td>
</tr>
<tr>
<td>28.045</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>encode_g/q_m_diff_3_s84/I3</td>
</tr>
<tr>
<td>28.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s84/F</td>
</tr>
<tr>
<td>30.320</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>encode_g/q_m_diff_3_s33/I1</td>
</tr>
<tr>
<td>30.946</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s33/F</td>
</tr>
<tr>
<td>31.921</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>encode_g/q_m_diff_3_s14/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s14/F</td>
</tr>
<tr>
<td>33.037</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>encode_g/q_m_diff_3_s7/I0</td>
</tr>
<tr>
<td>33.663</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s7/F</td>
</tr>
<tr>
<td>35.127</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>pattern_drawer/feasible_all_s1/I1</td>
</tr>
<tr>
<td>35.949</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/feasible_all_s1/F</td>
</tr>
<tr>
<td>37.772</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[0][B]</td>
<td>encode_g/n162_s7/I1</td>
</tr>
<tr>
<td>38.322</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">encode_g/n162_s7/COUT</td>
</tr>
<tr>
<td>38.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>encode_g/n161_s3/CIN</td>
</tr>
<tr>
<td>38.379</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">encode_g/n161_s3/COUT</td>
</tr>
<tr>
<td>38.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[1][B]</td>
<td>encode_g/n160_s3/CIN</td>
</tr>
<tr>
<td>38.942</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][B]</td>
<td style=" background: #97FFFF;">encode_g/n160_s3/SUM</td>
</tr>
<tr>
<td>39.746</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>encode_g/n192_s0/I0</td>
</tr>
<tr>
<td>40.372</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">encode_g/n192_s0/F</td>
</tr>
<tr>
<td>40.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" font-weight:bold;">encode_g/rd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>encode_g/rd_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>encode_g/rd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.105, 37.952%; route: 24.237, 60.896%; tC2Q: 0.458, 1.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>20.181</td>
<td>8.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>pattern_drawer/test12/by_7_s5/I3</td>
</tr>
<tr>
<td>20.983</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/by_7_s5/F</td>
</tr>
<tr>
<td>21.406</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>pattern_drawer/test12/f_bc_10_s/I1</td>
</tr>
<tr>
<td>22.107</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>22.811</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>23.794</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>24.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>25.573</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.142</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>encode_g/q_m_diff_3_s102/I2</td>
</tr>
<tr>
<td>27.241</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s102/F</td>
</tr>
<tr>
<td>28.045</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>encode_g/q_m_diff_3_s84/I3</td>
</tr>
<tr>
<td>28.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s84/F</td>
</tr>
<tr>
<td>30.320</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>encode_g/q_m_diff_3_s33/I1</td>
</tr>
<tr>
<td>30.946</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s33/F</td>
</tr>
<tr>
<td>31.921</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>encode_g/q_m_diff_3_s14/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s14/F</td>
</tr>
<tr>
<td>33.037</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>encode_g/q_m_diff_3_s7/I0</td>
</tr>
<tr>
<td>33.663</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s7/F</td>
</tr>
<tr>
<td>35.127</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>pattern_drawer/feasible_all_s1/I1</td>
</tr>
<tr>
<td>35.949</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/feasible_all_s1/F</td>
</tr>
<tr>
<td>37.772</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[0][B]</td>
<td>encode_g/n162_s7/I1</td>
</tr>
<tr>
<td>38.322</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">encode_g/n162_s7/COUT</td>
</tr>
<tr>
<td>38.322</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>encode_g/n161_s3/CIN</td>
</tr>
<tr>
<td>38.850</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">encode_g/n161_s3/SUM</td>
</tr>
<tr>
<td>39.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>encode_g/n193_s0/I0</td>
</tr>
<tr>
<td>40.091</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/n193_s0/F</td>
</tr>
<tr>
<td>40.091</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">encode_g/rd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>encode_g/rd_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>encode_g/rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.209, 38.486%; route: 23.851, 60.355%; tC2Q: 0.458, 1.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>20.181</td>
<td>8.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][A]</td>
<td>pattern_drawer/test12/by_7_s5/I3</td>
</tr>
<tr>
<td>20.983</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/by_7_s5/F</td>
</tr>
<tr>
<td>21.406</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C30[0][A]</td>
<td>pattern_drawer/test12/f_bc_10_s/I1</td>
</tr>
<tr>
<td>22.107</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>22.811</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>23.794</td>
<td>0.983</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>24.615</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C32[1][A]</td>
<td>pattern_drawer/test12/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>25.573</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test12/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.142</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td>encode_g/q_m_diff_3_s102/I2</td>
</tr>
<tr>
<td>27.241</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C32[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s102/F</td>
</tr>
<tr>
<td>28.045</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>encode_g/q_m_diff_3_s84/I3</td>
</tr>
<tr>
<td>28.867</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s84/F</td>
</tr>
<tr>
<td>30.320</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>encode_g/q_m_diff_3_s33/I1</td>
</tr>
<tr>
<td>30.946</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s33/F</td>
</tr>
<tr>
<td>31.921</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td>encode_g/q_m_diff_3_s14/I2</td>
</tr>
<tr>
<td>32.547</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s14/F</td>
</tr>
<tr>
<td>33.037</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[1][B]</td>
<td>encode_g/q_m_diff_3_s7/I0</td>
</tr>
<tr>
<td>33.663</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[1][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s7/F</td>
</tr>
<tr>
<td>35.127</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][B]</td>
<td>pattern_drawer/feasible_all_s1/I1</td>
</tr>
<tr>
<td>35.949</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R8C25[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/feasible_all_s1/F</td>
</tr>
<tr>
<td>37.772</td>
<td>1.823</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C24[0][B]</td>
<td>encode_g/n162_s7/I1</td>
</tr>
<tr>
<td>38.473</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">encode_g/n162_s7/SUM</td>
</tr>
<tr>
<td>38.892</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>encode_g/n194_s0/I0</td>
</tr>
<tr>
<td>39.518</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">encode_g/n194_s0/F</td>
</tr>
<tr>
<td>39.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">encode_g/rd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>encode_g/rd_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>encode_g/rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.636, 37.580%; route: 23.851, 61.243%; tC2Q: 0.458, 1.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>15.588</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>pattern_drawer/test14/by_8_s3/I3</td>
</tr>
<tr>
<td>16.620</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_8_s3/F</td>
</tr>
<tr>
<td>18.734</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>pattern_drawer/test14/by_6_s4/I0</td>
</tr>
<tr>
<td>19.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_6_s4/F</td>
</tr>
<tr>
<td>21.159</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[2][B]</td>
<td>pattern_drawer/test14/f_bc_9_s/I1</td>
</tr>
<tr>
<td>21.709</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_9_s/COUT</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][A]</td>
<td>pattern_drawer/test14/f_bc_10_s/CIN</td>
</tr>
<tr>
<td>22.272</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>23.561</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>25.348</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>26.306</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>pattern_drawer/test14/f_bc_11_s2/CIN</td>
</tr>
<tr>
<td>26.869</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_11_s2/SUM</td>
</tr>
<tr>
<td>29.307</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>encode_g/q_m_diff_3_s51/I2</td>
</tr>
<tr>
<td>30.129</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s51/F</td>
</tr>
<tr>
<td>30.134</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>encode_g/q_m_diff_3_s24/I2</td>
</tr>
<tr>
<td>30.956</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s24/F</td>
</tr>
<tr>
<td>30.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>encode_g/q_m_diff_3_s11/I0</td>
</tr>
<tr>
<td>31.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>33.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>34.934</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>35.756</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.783</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>encode_g/n195_s1/I1</td>
</tr>
<tr>
<td>36.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/n195_s1/F</td>
</tr>
<tr>
<td>38.420</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" font-weight:bold;">encode_g/out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>encode_g/out_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>encode_g/out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 41.933%; route: 21.519, 56.856%; tC2Q: 0.458, 1.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>15.588</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>pattern_drawer/test14/by_8_s3/I3</td>
</tr>
<tr>
<td>16.620</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_8_s3/F</td>
</tr>
<tr>
<td>18.734</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>pattern_drawer/test14/by_6_s4/I0</td>
</tr>
<tr>
<td>19.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_6_s4/F</td>
</tr>
<tr>
<td>21.159</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[2][B]</td>
<td>pattern_drawer/test14/f_bc_9_s/I1</td>
</tr>
<tr>
<td>21.709</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_9_s/COUT</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][A]</td>
<td>pattern_drawer/test14/f_bc_10_s/CIN</td>
</tr>
<tr>
<td>22.272</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>23.561</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>25.348</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>26.306</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>pattern_drawer/test14/f_bc_11_s2/CIN</td>
</tr>
<tr>
<td>26.869</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_11_s2/SUM</td>
</tr>
<tr>
<td>29.307</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>encode_g/q_m_diff_3_s51/I2</td>
</tr>
<tr>
<td>30.129</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s51/F</td>
</tr>
<tr>
<td>30.134</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>encode_g/q_m_diff_3_s24/I2</td>
</tr>
<tr>
<td>30.956</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s24/F</td>
</tr>
<tr>
<td>30.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>encode_g/q_m_diff_3_s11/I0</td>
</tr>
<tr>
<td>31.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>33.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>34.934</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>35.756</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>35.783</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>encode_g/n195_s1/I1</td>
</tr>
<tr>
<td>36.815</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C25[1][A]</td>
<td style=" background: #97FFFF;">encode_g/n195_s1/F</td>
</tr>
<tr>
<td>38.420</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">encode_g/out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>encode_g/out_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>encode_g/out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.871, 41.933%; route: 21.519, 56.856%; tC2Q: 0.458, 1.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>2.021</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>n31_s6/I1</td>
</tr>
<tr>
<td>3.053</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">n31_s6/F</td>
</tr>
<tr>
<td>4.204</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>encode_g/q_m_diff_3_s18/I0</td>
</tr>
<tr>
<td>5.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s18/F</td>
</tr>
<tr>
<td>5.031</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>encode_g/q_m_diff_3_s8/I1</td>
</tr>
<tr>
<td>6.130</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s8/F</td>
</tr>
<tr>
<td>7.430</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td>pattern_drawer/a_mapx_1_s1/I1</td>
</tr>
<tr>
<td>8.056</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/a_mapx_1_s1/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>pattern_drawer/test1/n189_s/I0</td>
</tr>
<tr>
<td>11.209</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n189_s/COUT</td>
</tr>
<tr>
<td>11.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>pattern_drawer/test1/n188_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n188_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>pattern_drawer/test1/n187_s/CIN</td>
</tr>
<tr>
<td>11.829</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>51</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/n187_s/SUM</td>
</tr>
<tr>
<td>15.588</td>
<td>3.759</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][B]</td>
<td>pattern_drawer/test14/by_8_s3/I3</td>
</tr>
<tr>
<td>16.620</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C36[3][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_8_s3/F</td>
</tr>
<tr>
<td>18.734</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[3][A]</td>
<td>pattern_drawer/test14/by_6_s4/I0</td>
</tr>
<tr>
<td>19.360</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C30[3][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/by_6_s4/F</td>
</tr>
<tr>
<td>21.159</td>
<td>1.799</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C38[2][B]</td>
<td>pattern_drawer/test14/f_bc_9_s/I1</td>
</tr>
<tr>
<td>21.709</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_9_s/COUT</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C39[0][A]</td>
<td>pattern_drawer/test14/f_bc_10_s/CIN</td>
</tr>
<tr>
<td>22.272</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s/SUM</td>
</tr>
<tr>
<td>23.561</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C40[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s1/I0</td>
</tr>
<tr>
<td>24.544</td>
<td>0.983</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s1/SUM</td>
</tr>
<tr>
<td>25.348</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][A]</td>
<td>pattern_drawer/test14/f_bc_10_s2/I0</td>
</tr>
<tr>
<td>26.306</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_10_s2/COUT</td>
</tr>
<tr>
<td>26.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C39[1][B]</td>
<td>pattern_drawer/test14/f_bc_11_s2/CIN</td>
</tr>
<tr>
<td>26.869</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">pattern_drawer/test14/f_bc_11_s2/SUM</td>
</tr>
<tr>
<td>29.307</td>
<td>2.437</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>encode_g/q_m_diff_3_s51/I2</td>
</tr>
<tr>
<td>30.129</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s51/F</td>
</tr>
<tr>
<td>30.134</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td>encode_g/q_m_diff_3_s24/I2</td>
</tr>
<tr>
<td>30.956</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s24/F</td>
</tr>
<tr>
<td>30.962</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>encode_g/q_m_diff_3_s11/I0</td>
</tr>
<tr>
<td>31.994</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s11/F</td>
</tr>
<tr>
<td>32.968</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>encode_g/q_m_diff_3_s6/I1</td>
</tr>
<tr>
<td>33.790</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[0][A]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s6/F</td>
</tr>
<tr>
<td>34.934</td>
<td>1.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][B]</td>
<td>encode_g/q_m_diff_3_s5/I0</td>
</tr>
<tr>
<td>35.756</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C25[3][B]</td>
<td style=" background: #97FFFF;">encode_g/q_m_diff_3_s5/F</td>
</tr>
<tr>
<td>37.225</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">encode_g/out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>encode_g/out_8_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>encode_g/out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.839, 40.486%; route: 21.355, 58.264%; tC2Q: 0.458, 1.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>9.928</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>encode_b/n198_s2/I0</td>
</tr>
<tr>
<td>10.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">encode_b/n198_s2/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" font-weight:bold;">encode_b/out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>encode_b/out_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>encode_b/out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 27.781%; route: 7.044, 67.807%; tC2Q: 0.458, 4.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>9.928</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>encode_b/n197_s1/I0</td>
</tr>
<tr>
<td>10.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n197_s1/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td style=" font-weight:bold;">encode_b/out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>encode_b/out_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>encode_b/out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 27.781%; route: 7.044, 67.807%; tC2Q: 0.458, 4.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.126</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.259</td>
<td>2.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>encode_b/n195_s0/I0</td>
</tr>
<tr>
<td>10.885</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" background: #97FFFF;">encode_b/n195_s0/F</td>
</tr>
<tr>
<td>10.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td style=" font-weight:bold;">encode_b/out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>encode_b/out_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C35[0][B]</td>
<td>encode_b/out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 24.047%; route: 7.375, 71.509%; tC2Q: 0.458, 4.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>ypos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>65</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">ypos_0_s0/Q</td>
</tr>
<tr>
<td>6.928</td>
<td>5.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>pattern_drawer/test1/f_ab_3_s8/I0</td>
</tr>
<tr>
<td>7.554</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test1/f_ab_3_s8/F</td>
</tr>
<tr>
<td>10.638</td>
<td>3.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td style=" font-weight:bold;">ypos_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>ypos_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][B]</td>
<td>ypos_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 6.219%; route: 8.981, 89.227%; tC2Q: 0.458, 4.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.713</td>
<td>2.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td style=" font-weight:bold;">encode_g/rd_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>encode_g/rd_4_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C24[0][B]</td>
<td>encode_g/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.085%; route: 7.849, 77.395%; tC2Q: 0.458, 4.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>xpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>151</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">xpos_0_s0/Q</td>
</tr>
<tr>
<td>5.474</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[0][A]</td>
<td>pattern_drawer/test15/cx_minus_xp_0_s7/I0</td>
</tr>
<tr>
<td>6.296</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R20C20[0][A]</td>
<td style=" background: #97FFFF;">pattern_drawer/test15/cx_minus_xp_0_s7/F</td>
</tr>
<tr>
<td>10.344</td>
<td>4.048</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">xpos_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>xpos_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>xpos_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 8.412%; route: 8.492, 86.898%; tC2Q: 0.458, 4.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.394</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">encode_r/rd_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/rd_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.673%; route: 7.529, 76.661%; tC2Q: 0.458, 4.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.394</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">encode_r/rd_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>encode_r/rd_2_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>encode_r/rd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.673%; route: 7.529, 76.661%; tC2Q: 0.458, 4.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.394</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" font-weight:bold;">encode_r/out_6_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>encode_r/out_6_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>encode_r/out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.673%; route: 7.529, 76.661%; tC2Q: 0.458, 4.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.394</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">encode_r/out_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.673%; route: 7.529, 76.661%; tC2Q: 0.458, 4.666%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.345</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" font-weight:bold;">encode_g/rd_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>encode_g/rd_0_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>encode_g/rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.765%; route: 7.481, 76.545%; tC2Q: 0.458, 4.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.866</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_g/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.345</td>
<td>2.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td style=" font-weight:bold;">encode_g/rd_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>encode_g/rd_3_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>encode_g/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 18.765%; route: 7.481, 76.545%; tC2Q: 0.458, 4.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td style=" font-weight:bold;">encode_r/rd_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>encode_r/rd_3_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[2][B]</td>
<td>encode_r/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 19.408%; route: 7.157, 75.742%; tC2Q: 0.458, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">encode_r/rd_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/rd_4_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 19.408%; route: 7.157, 75.742%; tC2Q: 0.458, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">encode_b/rd_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/rd_1_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 19.408%; route: 7.157, 75.742%; tC2Q: 0.458, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">encode_b/rd_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/rd_3_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 19.408%; route: 7.157, 75.742%; tC2Q: 0.458, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>ypos_5_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>66</td>
<td>R13C26[0][B]</td>
<td style=" font-weight:bold;">ypos_5_s0/Q</td>
</tr>
<tr>
<td>5.287</td>
<td>4.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C34[2][A]</td>
<td>encode_b/n126_s3/I0</td>
</tr>
<tr>
<td>6.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s3/F</td>
</tr>
<tr>
<td>7.304</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>encode_b/n126_s1/I2</td>
</tr>
<tr>
<td>8.106</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>24</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n126_s1/F</td>
</tr>
<tr>
<td>10.022</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" font-weight:bold;">encode_b/rd_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>39.683</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>encode_b/rd_4_s0/CLK</td>
</tr>
<tr>
<td>40.211</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>encode_b/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 19.408%; route: 7.157, 75.742%; tC2Q: 0.458, 4.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>ypos_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">ypos_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>n49_s2/I1</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">ypos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>ypos_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>ypos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/rd_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">encode_r/rd_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/n193_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" background: #97FFFF;">encode_r/n193_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">encode_r/rd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/rd_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>encode_r/rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_b/rd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/rd_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">encode_b/rd_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/n193_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">encode_b/n193_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">encode_b/rd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/rd_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>encode_b/rd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_b/rd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/rd_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">encode_b/rd_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/n191_s0/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" background: #97FFFF;">encode_b/n191_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">encode_b/rd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/rd_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>encode_b/rd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>ypos_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">ypos_4_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>n53_s2/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">n53_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">ypos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>ypos_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>ypos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ypos_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>65</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">ypos_6_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n51_s2/I2</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">ypos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ypos_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>ypos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>ypos_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">ypos_7_s0/Q</td>
</tr>
<tr>
<td>0.851</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>n50_s2/I3</td>
</tr>
<tr>
<td>1.223</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">n50_s2/F</td>
</tr>
<tr>
<td>1.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">ypos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>ypos_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>ypos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>xpos_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">xpos_2_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">xpos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>xpos_2_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][A]</td>
<td>xpos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">xpos_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C27[0][A]</td>
<td>n21_s/I1</td>
</tr>
<tr>
<td>1.243</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">xpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>xpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">xpos_8_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C27[1][A]</td>
<td>n19_s/I1</td>
</tr>
<tr>
<td>1.244</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" background: #97FFFF;">n19_s/SUM</td>
</tr>
<tr>
<td>1.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">xpos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>xpos_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>xpos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[0][B]</td>
<td>n26_s/I0</td>
</tr>
<tr>
<td>1.366</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n26_s/SUM</td>
</tr>
<tr>
<td>1.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">xpos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>xpos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.631%; route: 0.002, 0.277%; tC2Q: 0.333, 39.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/out_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td>encode_r/out_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C38[1][B]</td>
<td style=" font-weight:bold;">encode_r/out_6_s0/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser10_r/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">encode_r/out_7_s0/Q</td>
</tr>
<tr>
<td>1.401</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser10_r/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.554, 62.448%; tC2Q: 0.333, 37.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_b/rd_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_b/rd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>encode_b/rd_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C34[2][A]</td>
<td style=" font-weight:bold;">encode_b/rd_0_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>encode_b/n194_s2/I0</td>
</tr>
<tr>
<td>1.405</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">encode_b/n194_s2/F</td>
</tr>
<tr>
<td>1.405</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" font-weight:bold;">encode_b/rd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>encode_b/rd_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>encode_b/rd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>ypos_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>80</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">ypos_1_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>1.408</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>1.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">ypos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>ypos_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>ypos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">encode_r/out_7_s0/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser10_r/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 64.044%; tC2Q: 0.333, 35.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">encode_r/out_7_s0/Q</td>
</tr>
<tr>
<td>1.440</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser10_r/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 64.044%; tC2Q: 0.333, 35.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/out_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oser10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>encode_r/out_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">encode_r/out_7_s0/Q</td>
</tr>
<tr>
<td>1.442</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">oser10_r/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>oser10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 64.101%; tC2Q: 0.333, 35.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>encode_r/rd_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>encode_r/rd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/rd_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">encode_r/rd_4_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/n190_s0/I3</td>
</tr>
<tr>
<td>1.458</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">encode_r/n190_s0/F</td>
</tr>
<tr>
<td>1.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">encode_r/rd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/rd_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>encode_r/rd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.354%; route: 0.240, 25.383%; tC2Q: 0.333, 35.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][B]</td>
<td>ypos_2_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>66</td>
<td>R14C31[1][B]</td>
<td style=" font-weight:bold;">ypos_2_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>n54_s2/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">ypos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>ypos_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>ypos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.207%; route: 0.243, 25.661%; tC2Q: 0.333, 35.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>ypos_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ypos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>ypos_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">ypos_9_s0/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>n48_s2/I3</td>
</tr>
<tr>
<td>1.462</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">ypos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>ypos_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>ypos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.194%; route: 0.244, 25.685%; tC2Q: 0.333, 35.120%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>xpos_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">xpos_9_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C27[1][B]</td>
<td>n18_s/I1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>1.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">xpos_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>xpos_9_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>xpos_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>xpos_5_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">xpos_5_s0/Q</td>
</tr>
<tr>
<td>1.081</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C26[2][B]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>1.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>1.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td style=" font-weight:bold;">xpos_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>xpos_5_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][B]</td>
<td>xpos_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>xpos_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">xpos_3_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][B]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td style=" font-weight:bold;">xpos_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>xpos_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[1][B]</td>
<td>xpos_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>xpos_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>xpos_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>xpos_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">xpos_4_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C26[2][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>1.478</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>1.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td style=" font-weight:bold;">xpos_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>49</td>
<td>TOPSIDE[0]</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>xpos_4_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[2][A]</td>
<td>xpos_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>xpos_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>xpos_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>xpos_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>xpos_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>xpos_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>xpos_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>xpos_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>xpos_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>xpos_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ypos_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>ypos_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>ypos_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>encode_g/out_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>encode_g/out_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>encode_g/out_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>encode_g/out_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>encode_g/out_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>encode_g/out_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ypos_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>ypos_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>ypos_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>encode_b/out_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>encode_b/out_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>encode_b/out_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>encode_b/rd_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>encode_b/rd_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>encode_b/rd_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>xpos_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>xpos_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>xpos_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>151</td>
<td>xpos[0]</td>
<td>-0.744</td>
<td>5.445</td>
</tr>
<tr>
<td>105</td>
<td>pattern_drawer/f_bc_11_13</td>
<td>7.054</td>
<td>5.445</td>
</tr>
<tr>
<td>82</td>
<td>pattern_drawer/n189_2</td>
<td>-0.745</td>
<td>5.589</td>
</tr>
<tr>
<td>80</td>
<td>ypos[1]</td>
<td>0.048</td>
<td>16.642</td>
</tr>
<tr>
<td>69</td>
<td>pattern_drawer/n188_2</td>
<td>-0.817</td>
<td>8.512</td>
</tr>
<tr>
<td>66</td>
<td>ypos[2]</td>
<td>10.703</td>
<td>5.086</td>
</tr>
<tr>
<td>66</td>
<td>ypos[5]</td>
<td>11.582</td>
<td>5.376</td>
</tr>
<tr>
<td>65</td>
<td>ypos[0]</td>
<td>4.121</td>
<td>15.022</td>
</tr>
<tr>
<td>65</td>
<td>ypos[6]</td>
<td>11.444</td>
<td>8.632</td>
</tr>
<tr>
<td>65</td>
<td>ypos[3]</td>
<td>9.470</td>
<td>7.356</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C21</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
