# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../HDL Example 4.2.srcs/sources_1/imports/HDL Example 4.2 INVERTERS/inv.v" \

sv xil_defaultlib  \
"../../../../HDL Example 4.2.srcs/sources_1/imports/HDL Example 4.2 INVERTERS/inv.sv" \
"../../../../HDL Example 4.2.srcs/sim_1/imports/HDL Example 4.2 INVERTERS/TB_HDL Example 4_2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
