Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Oct 29 15:43:47 2023
| Host         : ThinkPadX390 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab5_top_timing_summary_routed.rpt -pb Lab5_top_timing_summary_routed.pb -rpx Lab5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    4           
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: uut2/counter_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.455        0.000                      0                   45        0.252        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.455        0.000                      0                   45        0.252        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    uut2/counter_reg[16]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  uut2/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut2/counter_reg[20]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.693 r  uut2/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.693    uut2/counter_reg[24]_i_1_n_7
    SLICE_X65Y21         FDRE                                         r  uut2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.507    14.848    uut2/clk
    SLICE_X65Y21         FDRE                                         r  uut2/counter_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_D)        0.062    15.149    uut2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    uut2/counter_reg[16]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  uut2/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.690    uut2/counter_reg[20]_i_1_n_6
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    uut2/counter_reg[16]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.669 r  uut2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.669    uut2/counter_reg[20]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    uut2/counter_reg[16]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.595 r  uut2/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.595    uut2/counter_reg[20]_i_1_n_5
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  uut2/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    uut2/counter_reg[16]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.579 r  uut2/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.579    uut2/counter_reg[20]_i_1_n_7
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                  7.570    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.576 r  uut2/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.576    uut2/counter_reg[16]_i_1_n_6
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.555 r  uut2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.555    uut2/counter_reg[16]_i_1_n_4
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[19]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.481 r  uut2/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.481    uut2/counter_reg[16]_i_1_n_5
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  uut2/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    uut2/counter_reg[12]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.465 r  uut2/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.465    uut2/counter_reg[16]_i_1_n_7
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508    14.849    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)        0.062    15.150    uut2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 uut2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.631     5.152    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  uut2/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.226    uut2/counter_reg_n_0_[1]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.900 r  uut2/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.900    uut2/counter_reg[0]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.014 r  uut2/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.014    uut2/counter_reg[4]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  uut2/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    uut2/counter_reg[8]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.462 r  uut2/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.462    uut2/counter_reg[12]_i_1_n_6
    SLICE_X65Y18         FDRE                                         r  uut2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.509    14.850    uut2/clk
    SLICE_X65Y18         FDRE                                         r  uut2/counter_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y18         FDRE (Setup_fdre_C_D)        0.062    15.151    uut2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.589     1.472    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uut2/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.721    uut2/counter_reg_n_0_[11]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  uut2/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    uut2/counter_reg[8]_i_1_n_4
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    uut2/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.471    uut2/clk
    SLICE_X65Y18         FDRE                                         r  uut2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uut2/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.720    uut2/counter_reg_n_0_[15]
    SLICE_X65Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  uut2/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    uut2/counter_reg[12]_i_1_n_4
    SLICE_X65Y18         FDRE                                         r  uut2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.857     1.984    uut2/clk
    SLICE_X65Y18         FDRE                                         r  uut2/counter_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    uut2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uut2/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.719    uut2/counter_reg_n_0_[19]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  uut2/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    uut2/counter_reg[16]_i_1_n_4
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    uut2/clk
    SLICE_X65Y19         FDRE                                         r  uut2/counter_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    uut2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.590     1.473    uut2/clk
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  uut2/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    uut2/counter_reg_n_0_[7]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  uut2/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    uut2/counter_reg[4]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    uut2/clk
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    uut2/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    uut3/clk
    SLICE_X63Y21         FDRE                                         r  uut3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uut3/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    uut3/count_reg_n_0_[11]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  uut3/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    uut3/count_reg[8]_i_1_n_4
    SLICE_X63Y21         FDRE                                         r  uut3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.854     1.981    uut3/clk
    SLICE_X63Y21         FDRE                                         r  uut3/count_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    uut3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut3/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.585     1.468    uut3/clk
    SLICE_X63Y22         FDRE                                         r  uut3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  uut3/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.717    uut3/count_reg_n_0_[15]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  uut3/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    uut3/count_reg[12]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  uut3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.853     1.980    uut3/clk
    SLICE_X63Y22         FDRE                                         r  uut3/count_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    uut3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.587     1.470    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uut3/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    uut3/count_reg_n_0_[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  uut3/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    uut3/count_reg[0]_i_1_n_4
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     1.983    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    uut3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uut2/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.718    uut2/counter_reg_n_0_[23]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  uut2/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    uut2/counter_reg[20]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.982    uut2/clk
    SLICE_X65Y20         FDRE                                         r  uut2/counter_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    uut2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.474    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  uut2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    uut2/counter_reg_n_0_[3]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  uut2/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    uut2/counter_reg[0]_i_1_n_4
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    uut2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uut3/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.586     1.469    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uut3/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    uut3/count_reg_n_0_[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  uut3/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    uut3/count_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.855     1.982    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    uut3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y15   uut2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   uut2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   uut2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   uut2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   uut2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   uut2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   uut2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   uut2/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   uut2/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   uut2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   uut2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   uut2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y15   uut2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   uut2/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y18   uut2/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.632ns  (logic 5.436ns (46.736%)  route 6.195ns (53.264%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF_inst/O
                         net (fo=6, routed)           3.495     4.949    uut1/sel_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.073 r  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.841     5.914    uut3/value_sel__0[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.150     6.064 r  uut3/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859     7.923    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    11.632 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.632    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.368ns  (logic 5.222ns (45.934%)  route 6.146ns (54.066%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF_inst/O
                         net (fo=6, routed)           3.495     4.949    uut1/sel_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.073 r  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.841     5.914    uut3/value_sel__0[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.038 r  uut3/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810     7.848    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.368 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.368    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.145ns  (logic 5.493ns (49.284%)  route 5.653ns (50.716%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sel_IBUF_inst/O
                         net (fo=6, routed)           3.495     4.949    uut1/sel_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.073 f  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.478     5.551    uut3/value_sel__0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.149     5.700 r  uut3/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.679     7.379    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.766    11.145 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.145    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.138ns  (logic 5.212ns (46.801%)  route 5.925ns (53.199%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF_inst/O
                         net (fo=6, routed)           3.495     4.949    uut1/sel_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.073 r  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.478     5.551    uut3/value_sel__0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.675 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.952     7.627    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.138 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.138    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.879ns  (logic 5.237ns (48.140%)  route 5.642ns (51.860%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF_inst/O
                         net (fo=6, routed)           3.495     4.949    uut1/sel_IBUF
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124     5.073 r  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.478     5.551    uut3/value_sel__0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.124     5.675 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.669     7.344    seg_L_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.879 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.879    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 5.109ns (51.373%)  route 4.836ns (48.627%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  sel_IBUF_inst/O
                         net (fo=6, routed)           2.961     4.415    uut3/sel_IBUF
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.124     4.539 r  uut3/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     6.414    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.945 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.945    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 1.441ns (28.159%)  route 3.677ns (71.841%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          3.677     5.118    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 1.441ns (28.159%)  route 3.677ns (71.841%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          3.677     5.118    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 1.441ns (28.159%)  route 3.677ns (71.841%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          3.677     5.118    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.118ns  (logic 1.441ns (28.159%)  route 3.677ns (71.841%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          3.677     5.118    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/count_reg[1]/Q
                         net (fo=4, routed)           0.175     0.339    uut1/count_reg[1]
    SLICE_X64Y21         LUT3 (Prop_lut3_I1_O)        0.043     0.382 r  uut1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.382    uut1/b[2]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[1]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut1/count_reg[1]/Q
                         net (fo=4, routed)           0.175     0.339    uut1/count_reg[1]
    SLICE_X64Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  uut1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    uut1/count[1]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.209ns (46.102%)  route 0.244ns (53.898%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[0]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  uut1/count_reg[0]/Q
                         net (fo=5, routed)           0.244     0.408    uut1/count_reg[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.453 r  uut1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.453    uut1/sel0[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.251ns (37.208%)  route 0.424ns (62.792%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[3]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uut1/count_reg[3]/Q
                         net (fo=2, routed)           0.093     0.241    uut1/count_reg[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.103     0.344 r  uut1/count[3]_i_1/O
                         net (fo=1, routed)           0.331     0.675    uut1/b[3]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 0.210ns (10.489%)  route 1.788ns (89.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.788     1.998    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 0.210ns (10.489%)  route 1.788ns (89.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.788     1.998    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 0.210ns (10.489%)  route 1.788ns (89.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.788     1.998    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut1/count_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 0.210ns (10.489%)  route 1.788ns (89.511%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.788     1.998    uut1/SR[0]
    SLICE_X64Y21         FDRE                                         r  uut1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.528ns (73.103%)  route 0.562ns (26.897%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[3]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uut1/count_reg[3]/Q
                         net (fo=2, routed)           0.093     0.241    uut1/count_reg[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.099     0.340 r  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.134     0.474    uut3/value_sel__0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.519 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.336     0.854    seg_L_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.091 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.091    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.605ns (74.137%)  route 0.560ns (25.863%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  uut1/count_reg[3]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uut1/count_reg[3]/Q
                         net (fo=2, routed)           0.093     0.241    uut1/count_reg[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.099     0.340 f  uut1/seg_L_OBUF[5]_inst_i_2/O
                         net (fo=4, routed)           0.134     0.474    uut3/value_sel__0[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I3_O)        0.048     0.522 r  uut3/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.855    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.310     2.165 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.165    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.310ns (57.645%)  route 3.167ns (42.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[18]/Q
                         net (fo=10, routed)          1.308     6.905    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.146     7.051 r  uut3/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.910    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    12.619 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.619    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.340ns (58.280%)  route 3.107ns (41.720%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[19]/Q
                         net (fo=10, routed)          1.222     6.819    uut3/seg7_clk[1]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.150     6.969 r  uut3/anode_L_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.885     8.854    anode_L_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.589 r  anode_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.589    anode_L[3]
    W4                                                                r  anode_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.313ns (59.469%)  route 2.939ns (40.531%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          1.223     6.820    uut3/seg7_clk[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     6.972 r  uut3/anode_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.689    anode_L_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.394 r  anode_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.394    anode_L[0]
    U2                                                                r  anode_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.218ns  (logic 4.100ns (56.804%)  route 3.118ns (43.196%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          1.308     6.905    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.124     7.029 r  uut3/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.810     8.839    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.359 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.359    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.111ns (57.040%)  route 3.097ns (42.960%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[19]/Q
                         net (fo=10, routed)          1.222     6.819    uut3/seg7_clk[1]
    SLICE_X64Y20         LUT3 (Prop_lut3_I1_O)        0.124     6.943 r  uut3/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     8.818    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.349 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.349    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.379ns (62.218%)  route 2.659ns (37.782%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.980     6.577    uut3/seg7_clk[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.157     6.734 r  uut3/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.679     8.414    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.766    12.180 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.180    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.091ns (58.251%)  route 2.932ns (41.749%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.980     6.577    uut3/seg7_clk[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.701 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.952     8.653    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.164 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.164    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.079ns (58.488%)  route 2.895ns (41.512%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[18]/Q
                         net (fo=10, routed)          1.223     6.820    uut3/seg7_clk[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.944 r  uut3/anode_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.616    anode_L_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.116 r  anode_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.116    anode_L[1]
    U4                                                                r  anode_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.853ns  (logic 4.103ns (59.869%)  route 2.750ns (40.131%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          1.225     6.822    uut3/seg7_clk[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.946 r  uut3/anode_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.472    anode_L_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.995 r  anode_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.995    anode_L[2]
    V4                                                                r  anode_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 4.116ns (60.843%)  route 2.649ns (39.157%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.620     5.141    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.980     6.577    uut3/seg7_clk[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.701 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.669     8.370    seg_L_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.906 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.906    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.422ns (69.870%)  route 0.613ns (30.130%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.278     1.885    uut3/seg7_clk[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.336     2.266    seg_L_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.502 r  seg_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.502    seg_L[3]
    V8                                                                r  seg_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.495ns (70.989%)  route 0.611ns (29.011%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.278     1.885    uut3/seg7_clk[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.044     1.929 r  uut3/seg_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.262    seg_L_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.310     3.572 r  seg_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.572    seg_L[2]
    U8                                                                r  seg_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.398ns (65.737%)  route 0.729ns (34.263%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.278     1.885    uut3/seg7_clk[0]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.930 r  uut3/seg_L_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.451     2.381    seg_L_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.592 r  seg_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.592    seg_L[0]
    W7                                                                r  seg_L[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.410ns (63.063%)  route 0.826ns (36.937%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.545     2.153    uut3/seg7_clk[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.198 r  uut3/anode_L_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.478    anode_L_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.702 r  anode_L_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.702    anode_L[2]
    V4                                                                r  anode_L[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.386ns (61.369%)  route 0.873ns (38.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.545     2.153    uut3/seg7_clk[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.198 r  uut3/anode_L_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.525    anode_L_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.725 r  anode_L_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.725    anode_L[1]
    U4                                                                r  anode_L[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.418ns (62.435%)  route 0.853ns (37.565%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.427     2.034    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.079 r  uut3/seg_L_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.505    seg_L_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.738 r  seg_L_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.738    seg_L[6]
    U7                                                                r  seg_L[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.407ns (61.553%)  route 0.879ns (38.447%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.486     2.093    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     2.138 r  uut3/seg_L_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.531    seg_L_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.752 r  seg_L_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.752    seg_L[4]
    U5                                                                r  seg_L[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.470ns (62.914%)  route 0.867ns (37.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.427     2.034    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.079 r  uut3/anode_L_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.519    anode_L_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.803 r  anode_L_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.803    anode_L[3]
    W4                                                                r  anode_L[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_L[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.457ns (61.805%)  route 0.900ns (38.195%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  uut3/count_reg[18]/Q
                         net (fo=10, routed)          0.486     2.093    uut3/seg7_clk[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.044     2.137 r  uut3/seg_L_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.551    seg_L_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     3.823 r  seg_L_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.823    seg_L[5]
    V5                                                                r  seg_L[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut3/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_L[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.453ns (61.649%)  route 0.904ns (38.351%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.583     1.466    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  uut3/count_reg[19]/Q
                         net (fo=10, routed)          0.545     2.153    uut3/seg7_clk[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.046     2.199 r  uut3/anode_L_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.557    anode_L_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.823 r  anode_L_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.823    anode_L[0]
    U2                                                                r  anode_L[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.441ns (24.958%)  route 4.334ns (75.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.334     5.775    uut3/rst
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.441ns (24.958%)  route 4.334ns (75.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.334     5.775    uut3/rst
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.441ns (24.958%)  route 4.334ns (75.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.334     5.775    uut3/rst
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.775ns  (logic 1.441ns (24.958%)  route 4.334ns (75.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.334     5.775    uut3/rst
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y19         FDRE                                         r  uut3/count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.441ns (25.172%)  route 4.285ns (74.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.285     5.726    uut3/rst
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.441ns (25.172%)  route 4.285ns (74.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.285     5.726    uut3/rst
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.441ns (25.172%)  route 4.285ns (74.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.285     5.726    uut3/rst
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.726ns  (logic 1.441ns (25.172%)  route 4.285ns (74.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.285     5.726    uut3/rst
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.508     4.849    uut3/clk
    SLICE_X63Y20         FDRE                                         r  uut3/count_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.441ns (25.180%)  route 4.283ns (74.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.283     5.724    uut3/rst
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut3/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.724ns  (logic 1.441ns (25.180%)  route 4.283ns (74.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  rst_IBUF_inst/O
                         net (fo=49, routed)          4.283     5.724    uut3/rst
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504     4.845    uut3/clk
    SLICE_X63Y23         FDRE                                         r  uut3/count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.210ns (13.306%)  route 1.365ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.365     1.575    uut2/rst
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.210ns (13.306%)  route 1.365ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.365     1.575    uut2/rst
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.210ns (13.306%)  route 1.365ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.365     1.575    uut2/rst
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.210ns (13.306%)  route 1.365ns (86.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.365     1.575    uut2/rst
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.858     1.985    uut2/clk
    SLICE_X65Y17         FDRE                                         r  uut2/counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.210ns (12.827%)  route 1.424ns (87.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.424     1.633    uut2/rst
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.210ns (12.827%)  route 1.424ns (87.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.424     1.633    uut2/rst
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.210ns (12.827%)  route 1.424ns (87.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.424     1.633    uut2/rst
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.633ns  (logic 0.210ns (12.827%)  route 1.424ns (87.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.424     1.633    uut2/rst
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     1.987    uut2/clk
    SLICE_X65Y15         FDRE                                         r  uut2/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.210ns (12.796%)  route 1.428ns (87.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.428     1.637    uut2/rst
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    uut2/clk
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut2/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.210ns (12.796%)  route 1.428ns (87.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  rst_IBUF_inst/O
                         net (fo=49, routed)          1.428     1.637    uut2/rst
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.859     1.986    uut2/clk
    SLICE_X65Y16         FDRE                                         r  uut2/counter_reg[5]/C





