;redcode
;assert 1
	SPL 0, <3
	CMP 82, 0
	SUB 628, 1
	JMZ 1, 602
	SPL -9, @-12
	SUB @121, @805
	MOV -9, <-20
	MOV -9, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 12, @10
	JMP -9, @-7
	SUB 12, @10
	JMP -9, @-7
	SUB 12, @15
	SUB 12, @15
	SUB 0, 0
	MOV #92, @70
	JMP @72, #-200
	JMP @72, #-200
	SUB @121, 103
	MOV 100, @802
	JMP -9, @-7
	SUB 12, @15
	SUB 112, @15
	CMP 82, 0
	CMP 82, 0
	CMP 82, 0
	SUB 12, @15
	SUB 12, @15
	SUB 12, @15
	SUB 12, @15
	JMZ @72, #200
	JMZ @72, #200
	SUB 12, @15
	DJN 30, 99
	SLT 8, <0
	JMP @72, #200
	SPL 10, 40
	JMP @72, #200
	SUB 12, @15
	SUB 12, @15
	SPL 0, <3
	JMP @72, #200
	JMP @72, #200
	JMP @72, #200
	SPL -9, @-12
	JMZ 1, 602
	SUB 628, 1
