#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 13:38:54 2020
# Process ID: 11468
# Current directory: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11124 C:\Users\Adam\Downloads\INF1500\INF1500_2034584_2081643_Lab4\lab4\lab4.xpr
# Log file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/vivado.log
# Journal file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.605 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top MOD_3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MOD_3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MOD_3_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/MOD_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MOD_3'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MOD_3_behav xil_defaultlib.MOD_3 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MOD_3_behav xil_defaultlib.MOD_3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture mod_3behave of entity xil_defaultlib.mod_3
Built simulation snapshot MOD_3_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/MOD_3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/MOD_3_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 12 14:06:45 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 12 14:06:45 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MOD_3_behav -key {Behavioral:sim_1:Functional:MOD_3} -tclbatch {MOD_3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source MOD_3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.605 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MOD_3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1014.605 ; gain = 0.000
add_force {/MOD_3/A} -radix hex {7 0ns}
add_force {/MOD_3/A[0]} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/MOD_3/A[1]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/MOD_3/A[2]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
add_force {/MOD_3/A[3]} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
add_force {/MOD_3/A[4]} -radix hex {0 0ns} {1 8000ps} -repeat_every 16000ps
run 16 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.605 ; gain = 0.000
set_property top CMP [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CMP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CMP_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.srcs/sources_1/new/CMP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMP'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CMP_behav xil_defaultlib.CMP -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CMP_behav xil_defaultlib.CMP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture cmpbehavioral of entity xil_defaultlib.cmp
Built simulation snapshot CMP_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/CMP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/CMP_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 12 14:17:58 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 12 14:17:58 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CMP_behav -key {Behavioral:sim_1:Functional:CMP} -tclbatch {CMP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source CMP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CMP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1014.605 ; gain = 0.000
add_force {/CMP/A[0]} -radix hex {0 0ns}
add_force {/CMP/A[4]} -radix hex {0 0ns}
add_force {/CMP/A[3]} -radix hex {0 0ns}
add_force {/CMP/A[2]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
add_force {/CMP/A[1]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/CMP/A[0]} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/CMP/B} -radix hex {2 0ns}
run 4 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.109 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CMP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj CMP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CMP_behav xil_defaultlib.CMP -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CMP_behav xil_defaultlib.CMP -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CMP_behav -key {Behavioral:sim_1:Functional:CMP} -tclbatch {CMP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source CMP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CMP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.109 ; gain = 0.000
add_force {/CMP/A[0]} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/CMP/A[1]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/CMP/A[2]} -radix hex {0 0ns}
add_force {/CMP/A[3]} -radix hex {0 0ns}
add_force {/CMP/A[4]} -radix hex {0 0ns}
add_force {/CMP/B} -radix hex {2 0ns}
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SYSTEM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top REG [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'REG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj REG_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_behav -key {Behavioral:sim_1:Functional:REG} -tclbatch {REG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source REG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.109 ; gain = 0.000
add_force {/REG/D} -radix hex {5 0ns}
add_force {/REG/E} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/REG/D} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/REG/D[0]} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/REG/D[1]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/REG/D[2]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
add_force {/REG/E} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
run 8 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1450.109 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'REG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj REG_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_behav -key {Behavioral:sim_1:Functional:REG} -tclbatch {REG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source REG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1450.109 ; gain = 0.000
add_force {/REG/E} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/REG/D[0]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/REG/D[1]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
add_force {/REG/D[2]} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
run 8 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'REG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj REG_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot REG_behav xil_defaultlib.REG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "REG_behav -key {Behavioral:sim_1:Functional:REG} -tclbatch {REG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source REG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'REG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1450.109 ; gain = 0.000
add_force {/REG/E} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/REG/D[0]} -radix hex {2 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '2': Object size 1 does not match size of given value 2.
add_force {/REG/D[0]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/REG/D[1]} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
add_force {/REG/D[2]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
run 8 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SYSTEM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SYSTEM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SYSTEM_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8f1aba1a64c14d43b35e5ff25e6b9d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture mod_3behave of entity xil_defaultlib.MOD_3 [mod_3_default]
Compiling architecture cmpbehavioral of entity xil_defaultlib.CMP [cmp_default]
Compiling architecture mux2_1behavioral of entity xil_defaultlib.MUX2_1 [mux2_1_default]
Compiling architecture regbehavioral of entity xil_defaultlib.REG [reg_default]
Compiling architecture systembehavioral of entity xil_defaultlib.system
Built simulation snapshot SYSTEM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/SYSTEM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/SYSTEM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 12 14:56:17 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 12 14:56:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SYSTEM_behav -key {Behavioral:sim_1:Functional:SYSTEM} -tclbatch {SYSTEM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source SYSTEM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SYSTEM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1450.109 ; gain = 0.000
add_force {/SYSTEM/E} -radix hex {0 0ns} {1 12500ps} -repeat_every 25000ps
add_force {/SYSTEM/SEL} -radix hex {0 0ns} {1 25000ps} -repeat_every 50000ps
add_force {/SYSTEM/A} -radix hex {A 0ns}
add_force {/SYSTEM/B} -radix hex {B 0ns}
run 50 ns
close_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab4/lab4/vivado_pid11468.debug)
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1450.109 ; gain = 0.000
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 18:31:23 2020...
