#ifndef _ALTERA_ARM_A9_HPS_H_
#define _ALTERA_ARM_A9_HPS_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 * 
 * Created from SOPC Builder system 'Computer_System' in
 * file './Computer_System.sopcinfo'.
 */

/*
 * This file contains macros for module 'ARM_A9_HPS' and devices
 * connected to the following masters:
 *   h2f_axi_master
 *   h2f_lw_axi_master
 * 
 * Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 */

/*
 * Macros for device 'fifo_HPS_to_FPGA_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_IN_COMPONENT_NAME fifo_HPS_to_FPGA
#define FIFO_HPS_TO_FPGA_IN_BASE 0x0
#define FIFO_HPS_TO_FPGA_IN_SPAN 4
#define FIFO_HPS_TO_FPGA_IN_END 0x3
#define FIFO_HPS_TO_FPGA_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_IN_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_IN_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_IN_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_IN_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_IN_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_IN_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_IN_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_IN_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_IN_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_IN_CSR_COMPONENT_NAME fifo_HPS_to_FPGA
#define FIFO_HPS_TO_FPGA_IN_CSR_BASE 0x0
#define FIFO_HPS_TO_FPGA_IN_CSR_SPAN 32
#define FIFO_HPS_TO_FPGA_IN_CSR_END 0x1f
#define FIFO_HPS_TO_FPGA_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_CSR_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_IN_CSR_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_FPGA_to_HPS_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA_TO_HPS_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA_TO_HPS_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA_TO_HPS_OUT_COMPONENT_NAME fifo_FPGA_to_HPS
#define FIFO_FPGA_TO_HPS_OUT_BASE 0x10
#define FIFO_FPGA_TO_HPS_OUT_SPAN 4
#define FIFO_FPGA_TO_HPS_OUT_END 0x13
#define FIFO_FPGA_TO_HPS_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_BITS_PER_SYMBOL 16
#define FIFO_FPGA_TO_HPS_OUT_CHANNEL_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_ERROR_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_FIFO_DEPTH 64
#define FIFO_FPGA_TO_HPS_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA_TO_HPS_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONST_SINK 0
#define FIFO_FPGA_TO_HPS_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FPGA_TO_HPS_OUT_USE_BACKPRESSURE 0
#define FIFO_FPGA_TO_HPS_OUT_USE_IRQ 0
#define FIFO_FPGA_TO_HPS_OUT_USE_PACKET 1
#define FIFO_FPGA_TO_HPS_OUT_USE_READ_CONTROL 1
#define FIFO_FPGA_TO_HPS_OUT_USE_REGISTER 0
#define FIFO_FPGA_TO_HPS_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_0_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_0_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_0_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_0_IN_COMPONENT_NAME fifo_HPS_to_FPGA_0
#define FIFO_HPS_TO_FPGA_0_IN_BASE 0x20
#define FIFO_HPS_TO_FPGA_0_IN_SPAN 4
#define FIFO_HPS_TO_FPGA_0_IN_END 0x23
#define FIFO_HPS_TO_FPGA_0_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_0_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_0_IN_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_0_IN_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_0_IN_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_0_IN_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_0_IN_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_0_IN_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_0_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_0_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_0_IN_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_0_IN_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_0_IN_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_0_IN_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_0_IN_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_0_IN_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_0_IN_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_0_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_FPGA_to_HPS_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA_TO_HPS_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA_TO_HPS_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA_TO_HPS_OUT_CSR_COMPONENT_NAME fifo_FPGA_to_HPS
#define FIFO_FPGA_TO_HPS_OUT_CSR_BASE 0x20
#define FIFO_FPGA_TO_HPS_OUT_CSR_SPAN 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_END 0x3f
#define FIFO_FPGA_TO_HPS_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA_TO_HPS_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_FPGA_TO_HPS_OUT_CSR_CHANNEL_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_CSR_ERROR_WIDTH 8
#define FIFO_FPGA_TO_HPS_OUT_CSR_FIFO_DEPTH 64
#define FIFO_FPGA_TO_HPS_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONST_SINK 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_BACKPRESSURE 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_IRQ 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_PACKET 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_REGISTER 0
#define FIFO_FPGA_TO_HPS_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_1_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_1_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_1_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_1_IN_COMPONENT_NAME fifo_HPS_to_FPGA_1
#define FIFO_HPS_TO_FPGA_1_IN_BASE 0x30
#define FIFO_HPS_TO_FPGA_1_IN_SPAN 4
#define FIFO_HPS_TO_FPGA_1_IN_END 0x33
#define FIFO_HPS_TO_FPGA_1_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_1_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_1_IN_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_1_IN_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_1_IN_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_1_IN_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_1_IN_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_1_IN_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_1_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_1_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_1_IN_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_1_IN_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_1_IN_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_1_IN_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_1_IN_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_1_IN_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_1_IN_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_1_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_0_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_0_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_0_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_0_IN_CSR_COMPONENT_NAME fifo_HPS_to_FPGA_0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_BASE 0x40
#define FIFO_HPS_TO_FPGA_0_IN_CSR_SPAN 32
#define FIFO_HPS_TO_FPGA_0_IN_CSR_END 0x5f
#define FIFO_HPS_TO_FPGA_0_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_0_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_0_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_0_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_0_IN_CSR_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_0_IN_CSR_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_0_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_0_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_instruciton_in', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_INSTRUCITON_IN_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_INSTRUCITON_IN_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_INSTRUCITON_IN_COMPONENT_NAME fifo_instruciton
#define FIFO_INSTRUCITON_IN_BASE 0x40
#define FIFO_INSTRUCITON_IN_SPAN 4
#define FIFO_INSTRUCITON_IN_END 0x43
#define FIFO_INSTRUCITON_IN_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_INSTRUCITON_IN_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_INSTRUCITON_IN_BITS_PER_SYMBOL 16
#define FIFO_INSTRUCITON_IN_CHANNEL_WIDTH 8
#define FIFO_INSTRUCITON_IN_ERROR_WIDTH 8
#define FIFO_INSTRUCITON_IN_FIFO_DEPTH 16
#define FIFO_INSTRUCITON_IN_SINGLE_CLOCK_MODE 0
#define FIFO_INSTRUCITON_IN_SYMBOLS_PER_BEAT 2
#define FIFO_INSTRUCITON_IN_USE_AVALONMM_READ_SLAVE 1
#define FIFO_INSTRUCITON_IN_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_INSTRUCITON_IN_USE_AVALONST_SINK 0
#define FIFO_INSTRUCITON_IN_USE_AVALONST_SOURCE 0
#define FIFO_INSTRUCITON_IN_USE_BACKPRESSURE 0
#define FIFO_INSTRUCITON_IN_USE_IRQ 0
#define FIFO_INSTRUCITON_IN_USE_PACKET 1
#define FIFO_INSTRUCITON_IN_USE_READ_CONTROL 1
#define FIFO_INSTRUCITON_IN_USE_REGISTER 0
#define FIFO_INSTRUCITON_IN_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_fpga2hps_result_out', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA2HPS_RESULT_OUT_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA2HPS_RESULT_OUT_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA2HPS_RESULT_OUT_COMPONENT_NAME fifo_fpga2hps_result
#define FIFO_FPGA2HPS_RESULT_OUT_BASE 0x50
#define FIFO_FPGA2HPS_RESULT_OUT_SPAN 4
#define FIFO_FPGA2HPS_RESULT_OUT_END 0x53
#define FIFO_FPGA2HPS_RESULT_OUT_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA2HPS_RESULT_OUT_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA2HPS_RESULT_OUT_BITS_PER_SYMBOL 16
#define FIFO_FPGA2HPS_RESULT_OUT_CHANNEL_WIDTH 8
#define FIFO_FPGA2HPS_RESULT_OUT_ERROR_WIDTH 8
#define FIFO_FPGA2HPS_RESULT_OUT_FIFO_DEPTH 16
#define FIFO_FPGA2HPS_RESULT_OUT_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA2HPS_RESULT_OUT_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA2HPS_RESULT_OUT_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA2HPS_RESULT_OUT_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA2HPS_RESULT_OUT_USE_AVALONST_SINK 0
#define FIFO_FPGA2HPS_RESULT_OUT_USE_AVALONST_SOURCE 0
#define FIFO_FPGA2HPS_RESULT_OUT_USE_BACKPRESSURE 0
#define FIFO_FPGA2HPS_RESULT_OUT_USE_IRQ 0
#define FIFO_FPGA2HPS_RESULT_OUT_USE_PACKET 1
#define FIFO_FPGA2HPS_RESULT_OUT_USE_READ_CONTROL 1
#define FIFO_FPGA2HPS_RESULT_OUT_USE_REGISTER 0
#define FIFO_FPGA2HPS_RESULT_OUT_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_HPS_to_FPGA_1_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_HPS_TO_FPGA_1_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_HPS_TO_FPGA_1_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_HPS_TO_FPGA_1_IN_CSR_COMPONENT_NAME fifo_HPS_to_FPGA_1
#define FIFO_HPS_TO_FPGA_1_IN_CSR_BASE 0x60
#define FIFO_HPS_TO_FPGA_1_IN_CSR_SPAN 32
#define FIFO_HPS_TO_FPGA_1_IN_CSR_END 0x7f
#define FIFO_HPS_TO_FPGA_1_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_1_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_HPS_TO_FPGA_1_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_HPS_TO_FPGA_1_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_HPS_TO_FPGA_1_IN_CSR_ERROR_WIDTH 8
#define FIFO_HPS_TO_FPGA_1_IN_CSR_FIFO_DEPTH 64
#define FIFO_HPS_TO_FPGA_1_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_IRQ 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_PACKET 1
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_READ_CONTROL 1
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_REGISTER 0
#define FIFO_HPS_TO_FPGA_1_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_instruciton_in_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_INSTRUCITON_IN_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_INSTRUCITON_IN_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_INSTRUCITON_IN_CSR_COMPONENT_NAME fifo_instruciton
#define FIFO_INSTRUCITON_IN_CSR_BASE 0x80
#define FIFO_INSTRUCITON_IN_CSR_SPAN 32
#define FIFO_INSTRUCITON_IN_CSR_END 0x9f
#define FIFO_INSTRUCITON_IN_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_INSTRUCITON_IN_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_INSTRUCITON_IN_CSR_BITS_PER_SYMBOL 16
#define FIFO_INSTRUCITON_IN_CSR_CHANNEL_WIDTH 8
#define FIFO_INSTRUCITON_IN_CSR_ERROR_WIDTH 8
#define FIFO_INSTRUCITON_IN_CSR_FIFO_DEPTH 16
#define FIFO_INSTRUCITON_IN_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_INSTRUCITON_IN_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_INSTRUCITON_IN_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_INSTRUCITON_IN_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_INSTRUCITON_IN_CSR_USE_AVALONST_SINK 0
#define FIFO_INSTRUCITON_IN_CSR_USE_AVALONST_SOURCE 0
#define FIFO_INSTRUCITON_IN_CSR_USE_BACKPRESSURE 0
#define FIFO_INSTRUCITON_IN_CSR_USE_IRQ 0
#define FIFO_INSTRUCITON_IN_CSR_USE_PACKET 1
#define FIFO_INSTRUCITON_IN_CSR_USE_READ_CONTROL 1
#define FIFO_INSTRUCITON_IN_CSR_USE_REGISTER 0
#define FIFO_INSTRUCITON_IN_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'fifo_fpga2hps_result_out_csr', class 'altera_avalon_fifo'
 * The macros are prefixed with 'FIFO_FPGA2HPS_RESULT_OUT_CSR_'.
 * The prefix is the slave descriptor.
 */
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_COMPONENT_TYPE altera_avalon_fifo
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_COMPONENT_NAME fifo_fpga2hps_result
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_BASE 0xa0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_SPAN 32
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_END 0xbf
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_AVALONMM_AVALONMM_DATA_WIDTH 32
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_AVALONMM_AVALONST_DATA_WIDTH 32
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_BITS_PER_SYMBOL 16
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_CHANNEL_WIDTH 8
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_ERROR_WIDTH 8
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_FIFO_DEPTH 16
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_SINGLE_CLOCK_MODE 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_SYMBOLS_PER_BEAT 2
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_AVALONMM_READ_SLAVE 1
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_AVALONMM_WRITE_SLAVE 1
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_AVALONST_SINK 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_AVALONST_SOURCE 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_BACKPRESSURE 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_IRQ 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_PACKET 1
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_READ_CONTROL 1
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_REGISTER 0
#define FIFO_FPGA2HPS_RESULT_OUT_CSR_USE_WRITE_CONTROL 1

/*
 * Macros for device 'pio_0', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_0_'.
 * The prefix is the slave descriptor.
 */
#define PIO_0_COMPONENT_TYPE altera_avalon_pio
#define PIO_0_COMPONENT_NAME pio_0
#define PIO_0_BASE 0xc0
#define PIO_0_SPAN 16
#define PIO_0_END 0xcf
#define PIO_0_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_0_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_0_CAPTURE 0
#define PIO_0_DATA_WIDTH 32
#define PIO_0_DO_TEST_BENCH_WIRING 0
#define PIO_0_DRIVEN_SIM_VALUE 0
#define PIO_0_EDGE_TYPE NONE
#define PIO_0_FREQ 50000000
#define PIO_0_HAS_IN 0
#define PIO_0_HAS_OUT 1
#define PIO_0_HAS_TRI 0
#define PIO_0_IRQ_TYPE NONE
#define PIO_0_RESET_VALUE 0

/*
 * Macros for device 'pio_1', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_1_'.
 * The prefix is the slave descriptor.
 */
#define PIO_1_COMPONENT_TYPE altera_avalon_pio
#define PIO_1_COMPONENT_NAME pio_1
#define PIO_1_BASE 0xd0
#define PIO_1_SPAN 16
#define PIO_1_END 0xdf
#define PIO_1_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_1_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_1_CAPTURE 0
#define PIO_1_DATA_WIDTH 32
#define PIO_1_DO_TEST_BENCH_WIRING 0
#define PIO_1_DRIVEN_SIM_VALUE 0
#define PIO_1_EDGE_TYPE NONE
#define PIO_1_FREQ 50000000
#define PIO_1_HAS_IN 0
#define PIO_1_HAS_OUT 1
#define PIO_1_HAS_TRI 0
#define PIO_1_IRQ_TYPE NONE
#define PIO_1_RESET_VALUE 0

/*
 * Macros for device 'pio_2', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_2_'.
 * The prefix is the slave descriptor.
 */
#define PIO_2_COMPONENT_TYPE altera_avalon_pio
#define PIO_2_COMPONENT_NAME pio_2
#define PIO_2_BASE 0xe0
#define PIO_2_SPAN 16
#define PIO_2_END 0xef
#define PIO_2_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_2_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_2_CAPTURE 0
#define PIO_2_DATA_WIDTH 32
#define PIO_2_DO_TEST_BENCH_WIRING 0
#define PIO_2_DRIVEN_SIM_VALUE 0
#define PIO_2_EDGE_TYPE NONE
#define PIO_2_FREQ 50000000
#define PIO_2_HAS_IN 0
#define PIO_2_HAS_OUT 1
#define PIO_2_HAS_TRI 0
#define PIO_2_IRQ_TYPE NONE
#define PIO_2_RESET_VALUE 0

/*
 * Macros for device 'pio_3', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_3_'.
 * The prefix is the slave descriptor.
 */
#define PIO_3_COMPONENT_TYPE altera_avalon_pio
#define PIO_3_COMPONENT_NAME pio_3
#define PIO_3_BASE 0xf0
#define PIO_3_SPAN 16
#define PIO_3_END 0xff
#define PIO_3_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_3_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_3_CAPTURE 0
#define PIO_3_DATA_WIDTH 32
#define PIO_3_DO_TEST_BENCH_WIRING 0
#define PIO_3_DRIVEN_SIM_VALUE 0
#define PIO_3_EDGE_TYPE NONE
#define PIO_3_FREQ 50000000
#define PIO_3_HAS_IN 0
#define PIO_3_HAS_OUT 1
#define PIO_3_HAS_TRI 0
#define PIO_3_IRQ_TYPE NONE
#define PIO_3_RESET_VALUE 0

/*
 * Macros for device 'pio_4', class 'altera_avalon_pio'
 * The macros are prefixed with 'PIO_4_'.
 * The prefix is the slave descriptor.
 */
#define PIO_4_COMPONENT_TYPE altera_avalon_pio
#define PIO_4_COMPONENT_NAME pio_4
#define PIO_4_BASE 0x100
#define PIO_4_SPAN 16
#define PIO_4_END 0x10f
#define PIO_4_BIT_CLEARING_EDGE_REGISTER 0
#define PIO_4_BIT_MODIFYING_OUTPUT_REGISTER 0
#define PIO_4_CAPTURE 0
#define PIO_4_DATA_WIDTH 32
#define PIO_4_DO_TEST_BENCH_WIRING 0
#define PIO_4_DRIVEN_SIM_VALUE 0
#define PIO_4_EDGE_TYPE NONE
#define PIO_4_FREQ 50000000
#define PIO_4_HAS_IN 0
#define PIO_4_HAS_OUT 1
#define PIO_4_HAS_TRI 0
#define PIO_4_IRQ_TYPE NONE
#define PIO_4_RESET_VALUE 0

/*
 * Macros for device 'Onchip_SRAM', class 'altera_avalon_onchip_memory2'
 * The macros are prefixed with 'ONCHIP_SRAM_'.
 * The prefix is the slave descriptor.
 */
#define ONCHIP_SRAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define ONCHIP_SRAM_COMPONENT_NAME Onchip_SRAM
#define ONCHIP_SRAM_BASE 0x8000000
#define ONCHIP_SRAM_SPAN 1024
#define ONCHIP_SRAM_END 0x80003ff
#define ONCHIP_SRAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define ONCHIP_SRAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define ONCHIP_SRAM_CONTENTS_INFO ""
#define ONCHIP_SRAM_DUAL_PORT 1
#define ONCHIP_SRAM_GUI_RAM_BLOCK_TYPE AUTO
#define ONCHIP_SRAM_INIT_CONTENTS_FILE Computer_System_Onchip_SRAM
#define ONCHIP_SRAM_INIT_MEM_CONTENT 0
#define ONCHIP_SRAM_INSTANCE_ID NONE
#define ONCHIP_SRAM_NON_DEFAULT_INIT_FILE_ENABLED 0
#define ONCHIP_SRAM_RAM_BLOCK_TYPE AUTO
#define ONCHIP_SRAM_READ_DURING_WRITE_MODE DONT_CARE
#define ONCHIP_SRAM_SINGLE_CLOCK_OP 0
#define ONCHIP_SRAM_SIZE_MULTIPLE 1
#define ONCHIP_SRAM_SIZE_VALUE 1024
#define ONCHIP_SRAM_WRITABLE 1
#define ONCHIP_SRAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define ONCHIP_SRAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define ONCHIP_SRAM_MEMORY_INFO_GENERATE_HEX 1
#define ONCHIP_SRAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define ONCHIP_SRAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define ONCHIP_SRAM_MEMORY_INFO_MEM_INIT_FILENAME Computer_System_Onchip_SRAM


#endif /* _ALTERA_ARM_A9_HPS_H_ */
