

================================================================
== Vitis HLS Report for 'max_pooling'
================================================================
* Date:           Tue Jan 28 19:05:56 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.636 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      787|      787|  7.870 us|  7.870 us|  787|  787|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      785|      785|         6|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    261|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     97|    -|
|Register         |        -|   -|    142|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    142|    358|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_75_p2                 |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_69_p2                |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln27_1_fu_105_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_2_fu_117_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_3_fu_131_p2             |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln27_fu_89_p2                |      icmp|   0|  0|  31|          24|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |pool_to_flat_streams_0_din        |    select|   0|  0|  24|           1|          24|
    |select_ln27_1_fu_110_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln27_2_fu_123_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln27_fu_95_p3              |    select|   0|  0|  23|           1|          23|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 261|         122|         183|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  25|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |conv_to_pool_streams_0_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_fu_40                  |   9|          2|    8|         16|
    |pool_to_flat_streams_0_blk_n          |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  97|         21|   23|         49|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln13_reg_155             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln13_reg_151            |   1|   0|    1|          0|
    |indvar_flatten_fu_40         |   8|   0|    8|          0|
    |reg_57                       |  24|   0|   24|          0|
    |select_ln27_2_reg_176        |  24|   0|   24|          0|
    |select_ln27_reg_171          |  23|   0|   23|          0|
    |trunc_ln23_reg_160           |  23|   0|   23|          0|
    |value_1_reg_165              |  24|   0|   24|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 142|   0|  142|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|             max_pooling|  return value|
|conv_to_pool_streams_0_dout            |   in|   24|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_empty_n         |   in|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|conv_to_pool_streams_0_read            |  out|    1|     ap_fifo|  conv_to_pool_streams_0|       pointer|
|pool_to_flat_streams_0_din             |  out|   24|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_num_data_valid  |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_fifo_cap        |   in|    9|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_full_n          |   in|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
|pool_to_flat_streams_0_write           |  out|    1|     ap_fifo|  pool_to_flat_streams_0|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %conv_to_pool_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %pool_to_flat_streams_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln13 = br void %pool_for_pr" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 13 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.91ns)   --->   "%icmp_ln13 = icmp_eq  i8 %indvar_flatten_load, i8 196" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 15 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten_load, i8 1" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 16 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc18, void %for.cond.cleanup" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 17 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 18 [1/1] (3.56ns)   --->   "%value = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_0" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 18 'read' 'value' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i24 %value" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 19 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %indvar_flatten" [CNN_Optimal/src/pool.cpp:13]   --->   Operation 20 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [CNN_Optimal/src/pool.cpp:33]   --->   Operation 38 'ret' 'ret_ln33' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 21 [1/1] (3.56ns)   --->   "%value_1 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_0" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 21 'read' 'value_1' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>

State 4 <SV = 3> <Delay = 3.56>
ST_4 : Operation 22 [1/1] (2.31ns)   --->   "%icmp_ln27 = icmp_sgt  i24 %value, i24 0" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 22 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln13)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.69ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i23 %trunc_ln23, i23 0" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 23 'select' 'select_ln27' <Predicate = (!icmp_ln13)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (3.56ns)   --->   "%value_2 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_0" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 24 'read' 'value_2' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>

State 5 <SV = 4> <Delay = 6.01>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i23 %select_ln27" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 25 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.31ns)   --->   "%icmp_ln27_1 = icmp_sgt  i24 %value_1, i24 %zext_ln23" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 26 'icmp' 'icmp_ln27_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.69ns)   --->   "%select_ln27_1 = select i1 %icmp_ln27_1, i24 %value_1, i24 %zext_ln23" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 27 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (2.31ns)   --->   "%icmp_ln27_2 = icmp_sgt  i24 %value_2, i24 %select_ln27_1" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.69ns)   --->   "%select_ln27_2 = select i1 %icmp_ln27_2, i24 %value_2, i24 %select_ln27_1" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 29 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (3.56ns)   --->   "%value_3 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %conv_to_pool_streams_0" [CNN_Optimal/src/pool.cpp:23]   --->   Operation 30 'read' 'value_3' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 784> <FIFO>

State 6 <SV = 5> <Delay = 6.63>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [CNN_Optimal/src/pool.cpp:16]   --->   Operation 33 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (2.31ns)   --->   "%icmp_ln27_3 = icmp_sgt  i24 %value_3, i24 %select_ln27_2" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 34 'icmp' 'icmp_ln27_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [1/1] (0.69ns)   --->   "%select_ln27_3 = select i1 %icmp_ln27_3, i24 %value_3, i24 %select_ln27_2" [CNN_Optimal/src/pool.cpp:27]   --->   Operation 35 'select' 'select_ln27_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (3.62ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %pool_to_flat_streams_0, i24 %select_ln27_3" [CNN_Optimal/src/pool.cpp:30]   --->   Operation 36 'write' 'write_ln30' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 196> <FIFO>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %pool_for_pr" [CNN_Optimal/src/pool.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 0110000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln13               (br               ) [ 0000000]
indvar_flatten_load   (load             ) [ 0000000]
icmp_ln13             (icmp             ) [ 0011100]
add_ln13              (add              ) [ 0010000]
br_ln13               (br               ) [ 0000000]
value                 (read             ) [ 0001100]
trunc_ln23            (trunc            ) [ 0001100]
store_ln13            (store            ) [ 0000000]
value_1               (read             ) [ 0100110]
icmp_ln27             (icmp             ) [ 0000000]
select_ln27           (select           ) [ 0100010]
value_2               (read             ) [ 0100010]
zext_ln23             (zext             ) [ 0000000]
icmp_ln27_1           (icmp             ) [ 0000000]
select_ln27_1         (select           ) [ 0000000]
icmp_ln27_2           (icmp             ) [ 0000000]
select_ln27_2         (select           ) [ 0010001]
value_3               (read             ) [ 0010001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln16     (specpipeline     ) [ 0000000]
icmp_ln27_3           (icmp             ) [ 0000000]
select_ln27_3         (select           ) [ 0000000]
write_ln30            (write            ) [ 0000000]
br_ln16               (br               ) [ 0000000]
ret_ln33              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_streams_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_streams_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_for_rows_pool_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="indvar_flatten_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="24" slack="0"/>
<pin id="46" dir="0" index="1" bw="24" slack="0"/>
<pin id="47" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value/2 value_1/3 value_2/4 value_3/5 "/>
</bind>
</comp>

<comp id="50" class="1004" name="write_ln30_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="24" slack="0"/>
<pin id="53" dir="0" index="2" bw="24" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/6 "/>
</bind>
</comp>

<comp id="57" class="1005" name="reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="24" slack="1"/>
<pin id="59" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="value value_2 value_3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln0_store_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="1" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="0"/>
<pin id="64" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_load_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln13_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="add_ln13_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="trunc_ln23_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="24" slack="0"/>
<pin id="83" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln13_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="1"/>
<pin id="87" dir="0" index="1" bw="8" slack="1"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln27_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="24" slack="2"/>
<pin id="91" dir="0" index="1" bw="24" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="select_ln27_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="23" slack="2"/>
<pin id="98" dir="0" index="2" bw="23" slack="0"/>
<pin id="99" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln23_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="23" slack="1"/>
<pin id="104" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln27_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="24" slack="2"/>
<pin id="107" dir="0" index="1" bw="24" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_1/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="select_ln27_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="24" slack="2"/>
<pin id="113" dir="0" index="2" bw="24" slack="0"/>
<pin id="114" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln27_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="1"/>
<pin id="119" dir="0" index="1" bw="24" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_2/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="select_ln27_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="24" slack="1"/>
<pin id="126" dir="0" index="2" bw="24" slack="0"/>
<pin id="127" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln27_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="1"/>
<pin id="133" dir="0" index="1" bw="24" slack="1"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_3/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln27_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="1"/>
<pin id="139" dir="0" index="2" bw="24" slack="1"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/6 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln13_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="155" class="1005" name="add_ln13_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="160" class="1005" name="trunc_ln23_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="23" slack="2"/>
<pin id="162" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="165" class="1005" name="value_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="2"/>
<pin id="167" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="value_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="select_ln27_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="23" slack="1"/>
<pin id="173" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="176" class="1005" name="select_ln27_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="24" slack="1"/>
<pin id="178" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln27_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="44" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="66" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="44" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="57" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="102" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="57" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="57" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="110" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="57" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="57" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="147"><net_src comp="40" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="154"><net_src comp="69" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="75" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="163"><net_src comp="81" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="168"><net_src comp="44" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="174"><net_src comp="95" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="179"><net_src comp="123" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="136" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_to_pool_streams_0 | {}
	Port: pool_to_flat_streams_0 | {6 }
 - Input state : 
	Port: max_pooling : conv_to_pool_streams_0 | {2 3 4 5 }
	Port: max_pooling : pool_to_flat_streams_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
	State 2
	State 3
	State 4
		select_ln27 : 1
	State 5
		icmp_ln27_1 : 1
		select_ln27_1 : 2
		icmp_ln27_2 : 3
		select_ln27_2 : 4
	State 6
		select_ln27_3 : 1
		write_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     icmp_ln13_fu_69    |    0    |    15   |
|          |     icmp_ln27_fu_89    |    0    |    31   |
|   icmp   |   icmp_ln27_1_fu_105   |    0    |    31   |
|          |   icmp_ln27_2_fu_117   |    0    |    31   |
|          |   icmp_ln27_3_fu_131   |    0    |    31   |
|----------|------------------------|---------|---------|
|          |    select_ln27_fu_95   |    0    |    23   |
|  select  |  select_ln27_1_fu_110  |    0    |    24   |
|          |  select_ln27_2_fu_123  |    0    |    24   |
|          |  select_ln27_3_fu_136  |    0    |    24   |
|----------|------------------------|---------|---------|
|    add   |     add_ln13_fu_75     |    0    |    15   |
|----------|------------------------|---------|---------|
|   read   |     grp_read_fu_44     |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln30_write_fu_50 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln23_fu_81    |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln23_fu_102    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   249   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln13_reg_155   |    8   |
|   icmp_ln13_reg_151  |    1   |
|indvar_flatten_reg_144|    8   |
|        reg_57        |   24   |
| select_ln27_2_reg_176|   24   |
|  select_ln27_reg_171 |   23   |
|  trunc_ln23_reg_160  |   23   |
|    value_1_reg_165   |   24   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   249  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   249  |
+-----------+--------+--------+
